-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Fri Aug 14 15:58:01 2020
-- Host        : excession.phy.bris.ac.uk running 64-bit Scientific Linux release 7.8 (Nitrogen)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Pcie_nvme1_sim_netlist.vhdl
-- Design      : Pcie_nvme1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku115-flva1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_16k is
  port (
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    wen_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ren_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    micompletionramwritedata : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_16k;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_16k is
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB18E2[0].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \RAMB18E2[0].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[1].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[1].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[2].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[2].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[3].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[3].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[4].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[4].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[5].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[5].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[6].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[6].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[7].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[7].ramb18e2_inst\ : label is "MLO";
begin
\RAMB18E2[0].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr0_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr0_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(16 downto 9),
      DINADIN(7 downto 0) => micompletionramwritedata(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(17),
      DINPADINP(0) => micompletionramwritedata(8),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(16 downto 9),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(7 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(17),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(8),
      ENARDEN => wen_i(0),
      ENBWREN => ren_i(0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[1].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr0_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr0_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(34 downto 27),
      DINADIN(7 downto 0) => micompletionramwritedata(25 downto 18),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(35),
      DINPADINP(0) => micompletionramwritedata(26),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(34 downto 27),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(25 downto 18),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(35),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(26),
      ENARDEN => wen_i(1),
      ENBWREN => ren_i(1),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[2].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr1_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr1_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(52 downto 45),
      DINADIN(7 downto 0) => micompletionramwritedata(43 downto 36),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(53),
      DINPADINP(0) => micompletionramwritedata(44),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(52 downto 45),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(43 downto 36),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(53),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(44),
      ENARDEN => wen_i(2),
      ENBWREN => ren_i(2),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[3].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr1_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr1_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(70 downto 63),
      DINADIN(7 downto 0) => micompletionramwritedata(61 downto 54),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(71),
      DINPADINP(0) => micompletionramwritedata(62),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(70 downto 63),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(61 downto 54),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(71),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(62),
      ENARDEN => wen_i(3),
      ENBWREN => ren_i(3),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[4].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr2_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr2_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(88 downto 81),
      DINADIN(7 downto 0) => micompletionramwritedata(79 downto 72),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(89),
      DINPADINP(0) => micompletionramwritedata(80),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(88 downto 81),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(79 downto 72),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(89),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(80),
      ENARDEN => wen_i(4),
      ENBWREN => ren_i(4),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[5].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr2_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr2_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(106 downto 99),
      DINADIN(7 downto 0) => micompletionramwritedata(97 downto 90),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(107),
      DINPADINP(0) => micompletionramwritedata(98),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(106 downto 99),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(97 downto 90),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(107),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(98),
      ENARDEN => wen_i(5),
      ENBWREN => ren_i(5),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[6].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr3_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr3_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(124 downto 117),
      DINADIN(7 downto 0) => micompletionramwritedata(115 downto 108),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(125),
      DINPADINP(0) => micompletionramwritedata(116),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(124 downto 117),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(115 downto 108),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(125),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(116),
      ENARDEN => wen_i(6),
      ENBWREN => ren_i(6),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[7].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr3_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr3_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => micompletionramwritedata(142 downto 135),
      DINADIN(7 downto 0) => micompletionramwritedata(133 downto 126),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => micompletionramwritedata(143),
      DINPADINP(0) => micompletionramwritedata(134),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(142 downto 135),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(133 downto 126),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(143),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(134),
      ENARDEN => wen_i(7),
      ENBWREN => ren_i(7),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep_8k is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep_8k;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep_8k is
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB36E2[0].ramb36e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \RAMB36E2[0].ramb36e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB36E2[1].ramb36e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB36E2[1].ramb36e2_inst\ : label is "MLO";
begin
\RAMB36E2[0].ramb36e2_inst\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => MIREPLAYRAMWRITEDATA(34 downto 27),
      DINADIN(23 downto 16) => MIREPLAYRAMWRITEDATA(25 downto 18),
      DINADIN(15 downto 8) => MIREPLAYRAMWRITEDATA(16 downto 9),
      DINADIN(7 downto 0) => MIREPLAYRAMWRITEDATA(7 downto 0),
      DINBDIN(31 downto 24) => MIREPLAYRAMWRITEDATA(70 downto 63),
      DINBDIN(23 downto 16) => MIREPLAYRAMWRITEDATA(61 downto 54),
      DINBDIN(15 downto 8) => MIREPLAYRAMWRITEDATA(52 downto 45),
      DINBDIN(7 downto 0) => MIREPLAYRAMWRITEDATA(43 downto 36),
      DINPADINP(3) => MIREPLAYRAMWRITEDATA(35),
      DINPADINP(2) => MIREPLAYRAMWRITEDATA(26),
      DINPADINP(1) => MIREPLAYRAMWRITEDATA(17),
      DINPADINP(0) => MIREPLAYRAMWRITEDATA(8),
      DINPBDINP(3) => MIREPLAYRAMWRITEDATA(71),
      DINPBDINP(2) => MIREPLAYRAMWRITEDATA(62),
      DINPBDINP(1) => MIREPLAYRAMWRITEDATA(53),
      DINPBDINP(0) => MIREPLAYRAMWRITEDATA(44),
      DOUTADOUT(31 downto 24) => MIREPLAYRAMREADDATA(34 downto 27),
      DOUTADOUT(23 downto 16) => MIREPLAYRAMREADDATA(25 downto 18),
      DOUTADOUT(15 downto 8) => MIREPLAYRAMREADDATA(16 downto 9),
      DOUTADOUT(7 downto 0) => MIREPLAYRAMREADDATA(7 downto 0),
      DOUTBDOUT(31 downto 24) => MIREPLAYRAMREADDATA(70 downto 63),
      DOUTBDOUT(23 downto 16) => MIREPLAYRAMREADDATA(61 downto 54),
      DOUTBDOUT(15 downto 8) => MIREPLAYRAMREADDATA(52 downto 45),
      DOUTBDOUT(7 downto 0) => MIREPLAYRAMREADDATA(43 downto 36),
      DOUTPADOUTP(3) => MIREPLAYRAMREADDATA(35),
      DOUTPADOUTP(2) => MIREPLAYRAMREADDATA(26),
      DOUTPADOUTP(1) => MIREPLAYRAMREADDATA(17),
      DOUTPADOUTP(0) => MIREPLAYRAMREADDATA(8),
      DOUTPBDOUTP(3) => MIREPLAYRAMREADDATA(71),
      DOUTPBDOUTP(2) => MIREPLAYRAMREADDATA(62),
      DOUTPBDOUTP(1) => MIREPLAYRAMREADDATA(53),
      DOUTPBDOUTP(0) => MIREPLAYRAMREADDATA(44),
      ECCPARITY(7 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => MIREPLAYRAMWRITEENABLE(0),
      WEA(2) => MIREPLAYRAMWRITEENABLE(0),
      WEA(1) => MIREPLAYRAMWRITEENABLE(0),
      WEA(0) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(2) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(1) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(0) => MIREPLAYRAMWRITEENABLE(0)
    );
\RAMB36E2[1].ramb36e2_inst\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => MIREPLAYRAMWRITEDATA(106 downto 99),
      DINADIN(23 downto 16) => MIREPLAYRAMWRITEDATA(97 downto 90),
      DINADIN(15 downto 8) => MIREPLAYRAMWRITEDATA(88 downto 81),
      DINADIN(7 downto 0) => MIREPLAYRAMWRITEDATA(79 downto 72),
      DINBDIN(31 downto 24) => MIREPLAYRAMWRITEDATA(142 downto 135),
      DINBDIN(23 downto 16) => MIREPLAYRAMWRITEDATA(133 downto 126),
      DINBDIN(15 downto 8) => MIREPLAYRAMWRITEDATA(124 downto 117),
      DINBDIN(7 downto 0) => MIREPLAYRAMWRITEDATA(115 downto 108),
      DINPADINP(3) => MIREPLAYRAMWRITEDATA(107),
      DINPADINP(2) => MIREPLAYRAMWRITEDATA(98),
      DINPADINP(1) => MIREPLAYRAMWRITEDATA(89),
      DINPADINP(0) => MIREPLAYRAMWRITEDATA(80),
      DINPBDINP(3) => MIREPLAYRAMWRITEDATA(143),
      DINPBDINP(2) => MIREPLAYRAMWRITEDATA(134),
      DINPBDINP(1) => MIREPLAYRAMWRITEDATA(125),
      DINPBDINP(0) => MIREPLAYRAMWRITEDATA(116),
      DOUTADOUT(31 downto 24) => MIREPLAYRAMREADDATA(106 downto 99),
      DOUTADOUT(23 downto 16) => MIREPLAYRAMREADDATA(97 downto 90),
      DOUTADOUT(15 downto 8) => MIREPLAYRAMREADDATA(88 downto 81),
      DOUTADOUT(7 downto 0) => MIREPLAYRAMREADDATA(79 downto 72),
      DOUTBDOUT(31 downto 24) => MIREPLAYRAMREADDATA(142 downto 135),
      DOUTBDOUT(23 downto 16) => MIREPLAYRAMREADDATA(133 downto 126),
      DOUTBDOUT(15 downto 8) => MIREPLAYRAMREADDATA(124 downto 117),
      DOUTBDOUT(7 downto 0) => MIREPLAYRAMREADDATA(115 downto 108),
      DOUTPADOUTP(3) => MIREPLAYRAMREADDATA(107),
      DOUTPADOUTP(2) => MIREPLAYRAMREADDATA(98),
      DOUTPADOUTP(1) => MIREPLAYRAMREADDATA(89),
      DOUTPADOUTP(0) => MIREPLAYRAMREADDATA(80),
      DOUTPBDOUTP(3) => MIREPLAYRAMREADDATA(143),
      DOUTPBDOUTP(2) => MIREPLAYRAMREADDATA(134),
      DOUTPBDOUTP(1) => MIREPLAYRAMREADDATA(125),
      DOUTPBDOUTP(0) => MIREPLAYRAMREADDATA(116),
      ECCPARITY(7 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => MIREPLAYRAMWRITEENABLE(1),
      WEA(2) => MIREPLAYRAMWRITEENABLE(1),
      WEA(1) => MIREPLAYRAMWRITEENABLE(1),
      WEA(0) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(2) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(1) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(0) => MIREPLAYRAMWRITEENABLE(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req_8k is
  port (
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req_8k;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req_8k is
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB18E2[0].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \RAMB18E2[0].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[1].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[1].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[2].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[2].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[3].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[3].ramb18e2_inst\ : label is "MLO";
begin
\RAMB18E2[0].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr0_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr0_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(16 downto 9),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(7 downto 0),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(34 downto 27),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(25 downto 18),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(17),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(8),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(35),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(26),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(16 downto 9),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(7 downto 0),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(34 downto 27),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(25 downto 18),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(17),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(8),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(35),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(26),
      ENARDEN => MIREQUESTRAMREADENABLE(0),
      ENBWREN => MIREQUESTRAMWRITEENABLE(0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
\RAMB18E2[1].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr0_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr0_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(52 downto 45),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(43 downto 36),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(70 downto 63),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(61 downto 54),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(53),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(44),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(71),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(62),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(52 downto 45),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(43 downto 36),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(70 downto 63),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(61 downto 54),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(53),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(44),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(71),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(62),
      ENARDEN => MIREQUESTRAMREADENABLE(1),
      ENBWREN => MIREQUESTRAMWRITEENABLE(1),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
\RAMB18E2[2].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr1_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr1_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(88 downto 81),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(79 downto 72),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(106 downto 99),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(97 downto 90),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(89),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(80),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(107),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(98),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(88 downto 81),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(79 downto 72),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(106 downto 99),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(97 downto 90),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(89),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(80),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(107),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(98),
      ENARDEN => MIREQUESTRAMREADENABLE(2),
      ENBWREN => MIREQUESTRAMWRITEENABLE(2),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
\RAMB18E2[3].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr1_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr1_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CLK_CORECLK,
      CLKBWRCLK => CLK_CORECLK,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(124 downto 117),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(115 downto 108),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(142 downto 135),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(133 downto 126),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(125),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(116),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(143),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(134),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(124 downto 117),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(115 downto 108),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(142 downto 135),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(133 downto 126),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(125),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(116),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(143),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(134),
      ENARDEN => MIREQUESTRAMREADENABLE(3),
      ENBWREN => MIREQUESTRAMWRITEENABLE(3),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_init_ctrl is
  port (
    MGMTRESETN : out STD_LOGIC;
    pipe_reset_n : out STD_LOGIC;
    \reg_state_reg[0]_0\ : out STD_LOGIC;
    CLK_USERCLK : in STD_LOGIC;
    phy_rdy_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_init_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_init_ctrl is
  signal p_0_in : STD_LOGIC;
  signal reg_cold_reset0 : STD_LOGIC;
  signal \reg_cold_reset_reg_n_0_[0]\ : STD_LOGIC;
  signal reg_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reg_phy_rdy : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of reg_phy_rdy : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of reg_phy_rdy : signal is "true";
  signal reg_reset_timer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_reset_timer0 : STD_LOGIC;
  signal \reg_reset_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_reset_timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_reset_timer[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of PCIE_3_1_inst_i_3 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of PCIE_3_1_inst_i_4 : label is "soft_lutpair65";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \reg_phy_rdy_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \reg_phy_rdy_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \reg_phy_rdy_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \reg_phy_rdy_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reg_phy_rdy_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \reg_phy_rdy_reg[1]\ : label is "NO";
  attribute SOFT_HLUTNM of \reg_reset_timer[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \reg_reset_timer[1]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \reg_state[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of reg_user_tph_stt_read_data_valid_o_i_2 : label is "soft_lutpair63";
begin
PCIE_3_1_inst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \reg_state_reg_n_0_[2]\,
      I1 => \reg_state_reg_n_0_[0]\,
      O => MGMTRESETN
    );
PCIE_3_1_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_state_reg_n_0_[2]\,
      I1 => \reg_state_reg_n_0_[0]\,
      O => pipe_reset_n
    );
\reg_cold_reset[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => reg_phy_rdy(1),
      O => reg_cold_reset0
    );
\reg_cold_reset_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_USERCLK,
      CE => '1',
      D => '0',
      Q => \reg_cold_reset_reg_n_0_[0]\,
      S => reg_cold_reset0
    );
\reg_cold_reset_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_USERCLK,
      CE => '1',
      D => \reg_cold_reset_reg_n_0_[0]\,
      Q => p_0_in,
      S => reg_cold_reset0
    );
\reg_phy_rdy_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_USERCLK,
      CE => '1',
      D => phy_rdy_out,
      Q => reg_phy_rdy(0),
      R => '0'
    );
\reg_phy_rdy_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_USERCLK,
      CE => '1',
      D => reg_phy_rdy(0),
      Q => reg_phy_rdy(1),
      R => '0'
    );
\reg_reset_timer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_reset_timer(0),
      O => \reg_reset_timer[0]_i_1_n_0\
    );
\reg_reset_timer[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_phy_rdy(1),
      O => \reg_reset_timer[1]_i_1_n_0\
    );
\reg_reset_timer[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => reg_reset_timer(1),
      I1 => reg_reset_timer(0),
      I2 => \reg_state_reg_n_0_[0]\,
      I3 => \reg_state_reg_n_0_[2]\,
      O => reg_reset_timer0
    );
\reg_reset_timer[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_reset_timer(0),
      I1 => reg_reset_timer(1),
      O => \reg_reset_timer[1]_i_3_n_0\
    );
\reg_reset_timer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => reg_reset_timer0,
      D => \reg_reset_timer[0]_i_1_n_0\,
      Q => reg_reset_timer(0),
      R => \reg_reset_timer[1]_i_1_n_0\
    );
\reg_reset_timer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => reg_reset_timer0,
      D => \reg_reset_timer[1]_i_3_n_0\,
      Q => reg_reset_timer(1),
      R => \reg_reset_timer[1]_i_1_n_0\
    );
\reg_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8ABABABA"
    )
        port map (
      I0 => reg_phy_rdy(1),
      I1 => \reg_state_reg_n_0_[2]\,
      I2 => \reg_state_reg_n_0_[0]\,
      I3 => reg_reset_timer(0),
      I4 => reg_reset_timer(1),
      O => reg_next_state(0)
    );
\reg_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => reg_reset_timer(0),
      I1 => reg_reset_timer(1),
      I2 => \reg_state_reg_n_0_[0]\,
      I3 => \reg_state_reg_n_0_[2]\,
      O => reg_next_state(2)
    );
\reg_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      CLR => p_0_in,
      D => reg_next_state(0),
      Q => \reg_state_reg_n_0_[0]\
    );
\reg_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      CLR => p_0_in,
      D => reg_next_state(2),
      Q => \reg_state_reg_n_0_[2]\
    );
reg_user_tph_stt_read_data_valid_o_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \reg_state_reg_n_0_[0]\,
      I1 => \reg_state_reg_n_0_[2]\,
      O => \reg_state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_clk is
  port (
    CLK_PCLK : out STD_LOGIC;
    CLK_USERCLK : out STD_LOGIC;
    CLK_CORECLK : out STD_LOGIC;
    CLK_PCLK_CE : in STD_LOGIC;
    CLK_PCLK_CEMASK : in STD_LOGIC;
    CLK_USERCLK_CLR : in STD_LOGIC;
    CLK_PCLK_MASK : in STD_LOGIC;
    CLK_USERCLK_IN : in STD_LOGIC;
    gt_bufgtdiv : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK_USERCLK_MASK : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_clk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_clk is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_coreclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_coreclk : label is "MLO";
  attribute BOX_TYPE of bufg_gt_pclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED of bufg_gt_pclk : label is "MLO";
  attribute BOX_TYPE of bufg_gt_userclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED of bufg_gt_userclk : label is "MLO";
begin
bufg_gt_coreclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => CLK_USERCLK_MASK,
      CLR => lopt_1,
      CLRMASK => CLK_USERCLK_MASK,
      DIV(2 downto 0) => gt_bufgtdiv(5 downto 3),
      I => CLK_USERCLK_IN,
      O => CLK_CORECLK
    );
bufg_gt_pclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => CLK_PCLK_CEMASK,
      CLR => lopt_1,
      CLRMASK => CLK_PCLK_MASK,
      DIV(2 downto 0) => gt_bufgtdiv(2 downto 0),
      I => CLK_USERCLK_IN,
      O => CLK_PCLK
    );
bufg_gt_userclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => CLK_USERCLK_MASK,
      CLR => lopt_1,
      CLRMASK => CLK_USERCLK_MASK,
      DIV(2 downto 0) => gt_bufgtdiv(8 downto 6),
      I => CLK_USERCLK_IN,
      O => CLK_USERCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_100 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_100 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_100 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEBEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => D(0)
    );
\FSM_sequential_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002232"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFF08EEFFF008"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_sequential_fsm_reg[1]\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => preset_done,
      O => D(2)
    );
\coeff[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FD55FF55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_101 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_101 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_101 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_102 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_102 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_102 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_103 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_103 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_103 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_104 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_104 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_104 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_105 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_105 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_105 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_106 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_106 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_106 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_112 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_112 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_112 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_113 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_113 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_113 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_114 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_114 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_114 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_115 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_115 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_115 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_116 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_116 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_116 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_117 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_117 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_117 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_118 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_118 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_118 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_119 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_119 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_119 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_120 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_120 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_120 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_121 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_121 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_121 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_122 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_122 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_122 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_123 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_123 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_123 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_124 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_124 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_124 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_125 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_125 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_125 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_126 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_126 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_126 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_127 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_127 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_127 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_128 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_128 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_128 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_129 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_129 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_129 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_130 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_130 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_130 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_131 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_131 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_131 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_132 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_132 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_132 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_136 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_136 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_136 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_137 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_137 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_137 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_138 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_138 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_138 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_139 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_139 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_139 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_140 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_140 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_140 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004070404"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_141 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_141 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_141 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEBEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => D(0)
    );
\FSM_sequential_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002232"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFF08EEFFF008"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_sequential_fsm_reg[1]\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => preset_done,
      O => D(2)
    );
\coeff[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FD55FF55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_142 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_142 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_142 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_143 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_143 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_143 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_144 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_144 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_144 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_145 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_145 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_145 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_146 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_146 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_146 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_147 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_147 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_147 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_153 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_153 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_153 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_154 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_154 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_154 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_155 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_155 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_155 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_156 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_156 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_156 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_157 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_157 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_157 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_158 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_158 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_158 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_159 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_159 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_159 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_160 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_160 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_160 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_161 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_161 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_161 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_162 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_162 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_162 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_163 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_163 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_163 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_164 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_164 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_164 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_165 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_165 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_165 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_166 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_166 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_166 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_167 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_167 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_167 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_168 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_168 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_168 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_169 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_169 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_169 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_170 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_170 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_170 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_171 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_171 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_171 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_172 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_172 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_172 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_173 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_173 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_173 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_177 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_177 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_177 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_178 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_178 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_178 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_179 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_179 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_179;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_179 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_180 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_180 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_180;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_180 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_181 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_181 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_181 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004070404"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_182 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_182 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_182;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_182 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEBEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => D(0)
    );
\FSM_sequential_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002232"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFF08EEFFF008"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_sequential_fsm_reg[1]\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => preset_done,
      O => D(2)
    );
\coeff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FD55FF55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_183 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_183 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_183;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_183 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_184 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_184 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_184;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_184 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_185 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_185 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_185;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_185 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_186 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_186 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_186;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_186 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_187 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_187 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_187 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_188 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_188 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_188;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_188 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_194 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_194 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_194;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_194 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_195 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_195 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_195;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_195 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_196 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_196 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_196;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_196 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_197 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_197 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_197;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_197 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_198 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_198 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_198;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_198 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_199 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_199 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_199;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_199 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_200 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_200 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_200;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_200 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_201 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_201 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_201;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_201 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_202 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_202 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_202;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_202 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_203 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_203 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_203;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_203 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_204 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_204 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_204;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_204 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_205 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_205 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_205;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_205 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_206 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_206 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_206;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_206 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_207 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_207 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_207;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_207 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_208 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_208 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_208;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_208 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_209 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_209 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_209;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_209 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_210 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_210 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_210;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_210 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_211 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_211 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_211;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_211 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_212 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_212 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_212;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_212 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_213 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_213 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_213;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_213 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
adapt_2nd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_214 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel_1 : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_214 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_214;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_214 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
adapt_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done_0
    );
done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
lffs_sel_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel_1
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_56 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_56 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_56 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_57 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_57 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_57 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_58 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_58 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_58 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_59 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_59 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_59 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004070404"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_60 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_60 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_60 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEBEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => D(0)
    );
\FSM_sequential_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002232"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFF08EEFFF008"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_sequential_fsm_reg[1]\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => preset_done,
      O => D(2)
    );
\coeff[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FD55FF55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_61 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_61 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_62 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_62 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_62 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_63 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_63 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_63 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_64 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_64 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_64 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_65 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_65 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_65 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_66 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_66 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_66 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_71 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_71 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_71 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_72 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_72 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_72 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_73 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_73 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_73 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_74 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_74 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_74 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_75 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_75 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_75 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_76 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_76 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_76 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_77 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_77 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_77 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_78 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_78 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_78 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_79 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_79 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_79 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_80 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_80 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_80 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_81 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_81 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_81 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_82 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_82 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_82 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_83 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_83 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_83 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_84 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_84 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_84 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_85 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_85 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_85 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_86 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_86 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_86 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_87 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_87 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_87 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_88 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_88 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_88 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_89 is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_89 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_89 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_90 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_90 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_90 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_91 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_91 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_91 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \sync_reg[0]_0\(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_95 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_95 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_95 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_96 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_96 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_96 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_97 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_97 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_97 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_98 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_98 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_98 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_99 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_99 : entity is "Pcie_nvme1_phy_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_99 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004070404"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0\ is
  port (
    pipe_rx0_elec_idle_reg1_reg : out STD_LOGIC;
    pipe_rx0_elec_idle_reg1 : in STD_LOGIC;
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
phy_rxcdrhold_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4C4"
    )
        port map (
      I0 => pipe_rx0_elec_idle_reg1,
      I1 => rxcdrhold_in(0),
      I2 => rxelecidle_out(0),
      I3 => sync(3),
      O => pipe_rx0_elec_idle_reg1_reg
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => D(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_25\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_25\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_25\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => pciesynctxsyncdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_26\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm22_out : in STD_LOGIC;
    \resetdone_a__0\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txsync_done_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_26\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_26\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  signal \txsync_done_a__2\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\FSM_onehot_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0080"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[5]\(1),
      I1 => \FSM_onehot_fsm_reg[5]\(0),
      I2 => \FSM_onehot_fsm_reg[6]\(0),
      I3 => \txsync_done_a__2\,
      I4 => \FSM_onehot_fsm_reg[6]\(1),
      O => D(0)
    );
\FSM_onehot_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \txsync_done_a__2\,
      I1 => \FSM_onehot_fsm_reg[6]\(1),
      I2 => in8,
      I3 => \FSM_onehot_fsm_reg[6]\(2),
      O => D(1)
    );
\FSM_onehot_fsm[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync(3),
      I1 => txsync_done_r(0),
      I2 => txsync_done_r(2),
      I3 => txsync_done_r(1),
      O => \txsync_done_a__2\
    );
\fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => in8,
      I1 => \txsync_done_a__2\,
      I2 => Q(1),
      I3 => fsm22_out,
      I4 => Q(0),
      I5 => \resetdone_a__0\,
      O => \fsm_reg[1]\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => pciesynctxsyncdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_27\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm22_out : out STD_LOGIC;
    \FSM_onehot_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsync_done_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_27\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_27\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[4]\(1),
      I1 => \FSM_onehot_fsm_reg[4]\(0),
      I2 => sync(3),
      I3 => txsync_done_r(2),
      I4 => txsync_done_r(0),
      I5 => txsync_done_r(1),
      O => fsm22_out
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => pciesynctxsyncdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_28\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_28\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_28\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => pciesynctxsyncdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_29\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_29\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_29\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_30\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_30\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_30\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \resetdone_a__0\ : out STD_LOGIC;
    \FSM_onehot_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm22_out : in STD_LOGIC;
    \resetdone_a0__2\ : in STD_LOGIC;
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_31\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_31\ is
  signal \^resetdone_a__0\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \resetdone_a__0\ <= \^resetdone_a__0\;
\FSM_onehot_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^resetdone_a__0\,
      I1 => Q(0),
      I2 => fsm22_out,
      I3 => Q(1),
      O => D(0)
    );
\FSM_onehot_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[4]\(2),
      I2 => \FSM_onehot_fsm_reg[4]\(0),
      I3 => \FSM_onehot_fsm_reg[4]\(1),
      I4 => \resetdone_a0__2\,
      O => \^resetdone_a__0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_32\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_32\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_32\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_33\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : out STD_LOGIC;
    \sync_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fsm_reg[0]_0\ : in STD_LOGIC;
    \fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fsm25_out : in STD_LOGIC;
    \FSM_onehot_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \resetdone_a__0\ : in STD_LOGIC;
    \sync_reg[3]_2\ : in STD_LOGIC;
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_33\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_33\ is
  signal \fsm2__0\ : STD_LOGIC;
  signal \fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\FSM_onehot_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[3]\(0),
      I2 => Q(0),
      I3 => \resetdone_a__0\,
      I4 => Q(1),
      O => \sync_reg[3]_1\(0)
    );
\fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500C00055FFC000"
    )
        port map (
      I0 => \fsm2__0\,
      I1 => \fsm_reg[0]_1\(0),
      I2 => \fsm_reg[0]_2\(0),
      I3 => \fsm_reg[0]\(1),
      I4 => \fsm_reg[0]\(0),
      I5 => fsm25_out,
      O => \fsm[0]_i_2_n_0\
    );
\fsm[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[3]\(0),
      O => \fsm2__0\
    );
\fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF070F0"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[3]\(0),
      I2 => \fsm_reg[0]\(1),
      I3 => \fsm_reg[0]\(0),
      I4 => fsm25_out,
      O => \sync_reg[3]_0\
    );
\fsm_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fsm[0]_i_2_n_0\,
      I1 => \fsm_reg[0]_0\,
      O => D(0),
      S => \fsm_reg[0]\(2)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => txprgdivresetdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_34\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_34\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_34\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => txprgdivresetdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_35\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_35\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_35\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => txprgdivresetdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_36\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_36\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_36\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => txprgdivresetdone_out(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_37\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_37\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_37\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_38\ is
  port (
    \resetdone_a0__2\ : out STD_LOGIC;
    \FSM_onehot_fsm[4]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_38\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_38\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm[4]_i_2\(0),
      I2 => \FSM_onehot_fsm[4]_i_2\(2),
      I3 => \FSM_onehot_fsm[4]_i_2\(1),
      O => \resetdone_a0__2\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_39\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_39\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_39\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_40\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_40\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_40\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_41\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_41\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_41\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => pcsrsvdin_in(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_42\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_42\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_42\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => '0',
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_43\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_43\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_43\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => in0,
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_44\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_44\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_44\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_45\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in8 : out STD_LOGIC;
    \FSM_onehot_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fsm22_out : in STD_LOGIC;
    \fsm_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_45\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_45\ is
  signal \^in8\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  in8 <= \^in8\;
\FSM_onehot_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[7]_1\(1),
      I1 => sync(3),
      I2 => \FSM_onehot_fsm_reg[7]_0\(0),
      I3 => \FSM_onehot_fsm_reg[7]_0\(2),
      I4 => \FSM_onehot_fsm_reg[7]_0\(1),
      I5 => \FSM_onehot_fsm_reg[7]_1\(0),
      O => \FSM_onehot_fsm_reg[7]\(0)
    );
\fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC8CFFFFBC8C0000"
    )
        port map (
      I0 => \^in8\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => fsm22_out,
      I4 => Q(2),
      I5 => \fsm_reg[1]\,
      O => D(0)
    );
\fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC8C8C8CCCCCCCCC"
    )
        port map (
      I0 => \^in8\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \out\(0),
      I4 => \fsm_reg[2]\(0),
      I5 => Q(0),
      O => D(1)
    );
\fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[7]_0\(0),
      I2 => \FSM_onehot_fsm_reg[7]_0\(2),
      I3 => \FSM_onehot_fsm_reg[7]_0\(1),
      O => \^in8\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_46\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_46\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_46\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_47\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_47\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_47\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_48\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_48\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_48\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_49\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_49\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_49\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_50\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm25_out : out STD_LOGIC;
    \FSM_onehot_fsm[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[0]_0\ : in STD_LOGIC;
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_50\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_50\ is
  signal \FSM_onehot_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm25_out\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[0]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[1]_i_1\ : label is "soft_lutpair55";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  fsm25_out <= \^fsm25_out\;
\FSM_onehot_fsm[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^fsm25_out\,
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => \^fsm25_out\,
      I1 => Q(0),
      I2 => \out\(0),
      I3 => \FSM_onehot_fsm_reg[1]\(0),
      I4 => Q(1),
      O => D(1)
    );
\FSM_onehot_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \FSM_onehot_fsm[1]_i_3_n_0\,
      I1 => \FSM_onehot_fsm_reg[0]\(1),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => \FSM_onehot_fsm_reg[0]_0\,
      I4 => \out\(0),
      O => \^fsm25_out\
    );
\FSM_onehot_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[1]\(0),
      I1 => sync(3),
      I2 => \FSM_onehot_fsm[1]_i_2_0\(2),
      I3 => \FSM_onehot_fsm[1]_i_2_0\(0),
      I4 => \FSM_onehot_fsm[1]_i_2_0\(1),
      O => \FSM_onehot_fsm[1]_i_3_n_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_51\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_51\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_51\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_52\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_52\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_52\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\FSM_onehot_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80808080"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => Q(0),
      I3 => \FSM_onehot_fsm_reg[2]_0\(0),
      I4 => \FSM_onehot_fsm_reg[2]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => pcsrsvdin_in(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_53\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_cplllock : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_53\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_53\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_cplllock(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_54\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_cplllock : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_54\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_54\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_cplllock(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_55\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_cplllock : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_55\ : entity is "Pcie_nvme1_phy_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_55\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_cplllock(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane is
  port (
    pipe_rx1_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx1_phy_status : out STD_LOGIC;
    pipe_rx1_elec_idle : out STD_LOGIC;
    pipe_rx1_eqdone : out STD_LOGIC;
    pipe_rx1_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx1_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx1_eqdone : out STD_LOGIC;
    rxpolarity_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ : out STD_LOGIC;
    check_eie_ff_reg : out STD_LOGIC;
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ : in STD_LOGIC;
    pipe_rx1_polarity : in STD_LOGIC;
    pipe_tx1_compliance : in STD_LOGIC;
    pipe_tx1_elec_idle : in STD_LOGIC;
    pipe_tx1_data_valid : in STD_LOGIC;
    pipe_tx1_start_block : in STD_LOGIC;
    check_eie_ff_0 : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdata_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane is
  signal \eie_found_ff_i_4__0_n_0\ : STD_LOGIC;
  signal \eie_found_ff_i_5__0_n_0\ : STD_LOGIC;
  signal \eie_found_ff_i_6__0_n_0\ : STD_LOGIC;
  signal \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : STD_LOGIC_VECTOR ( 38 downto 0 );
begin
  \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) <= \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0);
\eie_found_ff_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => check_eie_ff_0,
      I1 => p_36_out,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      I5 => \eie_found_ff_i_4__0_n_0\,
      O => check_eie_ff_reg
    );
\eie_found_ff_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \eie_found_ff_i_5__0_n_0\,
      I1 => \eie_found_ff_i_6__0_n_0\,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      O => \pipe_stages_1.pipe_rx_data_q_reg[0]_0\
    );
\eie_found_ff_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      I5 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      O => \eie_found_ff_i_4__0_n_0\
    );
\eie_found_ff_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      O => \eie_found_ff_i_5__0_n_0\
    );
\eie_found_ff_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      O => \eie_found_ff_i_6__0_n_0\
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(10),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(11),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(12),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(13),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(14),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(15),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(16),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(17),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(18),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(19),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(20),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(21),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(22),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(23),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(24),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(25),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(26),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(27),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(28),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(29),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(30),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(31),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(6),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(7),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(8),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(9),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxelecidle_out(0),
      Q => pipe_rx1_elec_idle,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqdone_q_reg_0\,
      Q => pipe_rx1_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\,
      Q => pipe_rx1_eqlp_adaptdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(4),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\,
      Q => pipe_rx1_eqlp_lffs_sel,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => '1',
      Q => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_phystatus(0),
      Q => pipe_rx1_phy_status,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx1_polarity,
      Q => rxpolarity_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(32),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(33),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(34),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxvalid(0),
      Q => pipe_rx1_valid,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => txctrl2_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => txctrl2_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx1_compliance,
      Q => txctrl1_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => txdata_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => txdata_in(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => txdata_in(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => txdata_in(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => txdata_in(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => txdata_in(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => txdata_in(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => txdata_in(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => txdata_in(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => txdata_in(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => txdata_in(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => txdata_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => txdata_in(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => txdata_in(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => txdata_in(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => txdata_in(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => txdata_in(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => txdata_in(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => txdata_in(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => txdata_in(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => txdata_in(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => txdata_in(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => txdata_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => txdata_in(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => txdata_in(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => txdata_in(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => txdata_in(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => txdata_in(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => txdata_in(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => txdata_in(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => txdata_in(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => txdata_in(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx1_data_valid,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx1_elec_idle,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdone_q_reg_0\,
      Q => pipe_tx1_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx1_start_block,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_0 is
  port (
    rxpolarity_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx2_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx2_phy_status : out STD_LOGIC;
    pipe_rx2_elec_idle : out STD_LOGIC;
    pipe_rx2_eqdone : out STD_LOGIC;
    pipe_rx2_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx2_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx2_eqdone : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ : out STD_LOGIC;
    check_eie_ff_reg : out STD_LOGIC;
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx2_polarity : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx2_compliance : in STD_LOGIC;
    pipe_tx2_elec_idle : in STD_LOGIC;
    pipe_tx2_data_valid : in STD_LOGIC;
    pipe_tx2_start_block : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ : in STD_LOGIC;
    check_eie_ff_1 : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdata_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_0 : entity is "Pcie_nvme1_pipe_lane";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_0 is
  signal \eie_found_ff_i_4__1_n_0\ : STD_LOGIC;
  signal \eie_found_ff_i_5__1_n_0\ : STD_LOGIC;
  signal \eie_found_ff_i_6__1_n_0\ : STD_LOGIC;
  signal \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : STD_LOGIC_VECTOR ( 38 downto 0 );
begin
  \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) <= \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0);
\eie_found_ff_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => check_eie_ff_1,
      I1 => p_30_out,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      I5 => \eie_found_ff_i_4__1_n_0\,
      O => check_eie_ff_reg
    );
\eie_found_ff_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \eie_found_ff_i_5__1_n_0\,
      I1 => \eie_found_ff_i_6__1_n_0\,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      O => \pipe_stages_1.pipe_rx_data_q_reg[0]_0\
    );
\eie_found_ff_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      I5 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      O => \eie_found_ff_i_4__1_n_0\
    );
\eie_found_ff_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      O => \eie_found_ff_i_5__1_n_0\
    );
\eie_found_ff_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      O => \eie_found_ff_i_6__1_n_0\
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(10),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(11),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(12),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(13),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(14),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(15),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(16),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(17),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(18),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(19),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(20),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(21),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(22),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(23),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(24),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(25),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(26),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(27),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(28),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(29),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(30),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(31),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(6),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(7),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(8),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(9),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxelecidle_out(0),
      Q => pipe_rx2_elec_idle,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqdone_q_reg_0\,
      Q => pipe_rx2_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\,
      Q => pipe_rx2_eqlp_adaptdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(4),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\,
      Q => pipe_rx2_eqlp_lffs_sel,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_phystatus(0),
      Q => pipe_rx2_phy_status,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx2_polarity,
      Q => rxpolarity_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(32),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(33),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(34),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxvalid(0),
      Q => pipe_rx2_valid,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => txctrl2_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => txctrl2_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx2_compliance,
      Q => txctrl1_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => txdata_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => txdata_in(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => txdata_in(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => txdata_in(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => txdata_in(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => txdata_in(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => txdata_in(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => txdata_in(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => txdata_in(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => txdata_in(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => txdata_in(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => txdata_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => txdata_in(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => txdata_in(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => txdata_in(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => txdata_in(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => txdata_in(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => txdata_in(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => txdata_in(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => txdata_in(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => txdata_in(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => txdata_in(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => txdata_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => txdata_in(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => txdata_in(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => txdata_in(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => txdata_in(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => txdata_in(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => txdata_in(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => txdata_in(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => txdata_in(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => txdata_in(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx2_data_valid,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx2_elec_idle,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdone_q_reg_0\,
      Q => pipe_tx2_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx2_start_block,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_1 is
  port (
    rxpolarity_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx3_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx3_phy_status : out STD_LOGIC;
    pipe_rx3_elec_idle : out STD_LOGIC;
    pipe_rx3_eqdone : out STD_LOGIC;
    pipe_rx3_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx3_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx3_eqdone : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ : out STD_LOGIC;
    check_eie_ff_reg : out STD_LOGIC;
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx3_polarity : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx3_compliance : in STD_LOGIC;
    pipe_tx3_elec_idle : in STD_LOGIC;
    pipe_tx3_data_valid : in STD_LOGIC;
    pipe_tx3_start_block : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ : in STD_LOGIC;
    check_eie_ff_2 : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdata_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_1 : entity is "Pcie_nvme1_pipe_lane";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_1 is
  signal \eie_found_ff_i_4__2_n_0\ : STD_LOGIC;
  signal \eie_found_ff_i_5__2_n_0\ : STD_LOGIC;
  signal \eie_found_ff_i_6__2_n_0\ : STD_LOGIC;
  signal \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : STD_LOGIC_VECTOR ( 38 downto 0 );
begin
  \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) <= \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0);
\eie_found_ff_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => check_eie_ff_2,
      I1 => p_24_out,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      I5 => \eie_found_ff_i_4__2_n_0\,
      O => check_eie_ff_reg
    );
\eie_found_ff_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \eie_found_ff_i_5__2_n_0\,
      I1 => \eie_found_ff_i_6__2_n_0\,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      O => \pipe_stages_1.pipe_rx_data_q_reg[0]_0\
    );
\eie_found_ff_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      I5 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      O => \eie_found_ff_i_4__2_n_0\
    );
\eie_found_ff_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      O => \eie_found_ff_i_5__2_n_0\
    );
\eie_found_ff_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      O => \eie_found_ff_i_6__2_n_0\
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(10),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(11),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(12),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(13),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(14),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(15),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(16),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(17),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(18),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(19),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(20),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(21),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(22),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(23),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(24),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(25),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(26),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(27),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(28),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(29),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(30),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(31),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(6),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(7),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(8),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(9),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxelecidle_out(0),
      Q => pipe_rx3_elec_idle,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqdone_q_reg_0\,
      Q => pipe_rx3_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\,
      Q => pipe_rx3_eqlp_adaptdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(4),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\,
      Q => pipe_rx3_eqlp_lffs_sel,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_phystatus(0),
      Q => pipe_rx3_phy_status,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx3_polarity,
      Q => rxpolarity_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(32),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(33),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(34),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxvalid(0),
      Q => pipe_rx3_valid,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => txctrl2_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => txctrl2_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx3_compliance,
      Q => txctrl1_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => txdata_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => txdata_in(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => txdata_in(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => txdata_in(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => txdata_in(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => txdata_in(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => txdata_in(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => txdata_in(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => txdata_in(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => txdata_in(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => txdata_in(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => txdata_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => txdata_in(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => txdata_in(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => txdata_in(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => txdata_in(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => txdata_in(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => txdata_in(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => txdata_in(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => txdata_in(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => txdata_in(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => txdata_in(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => txdata_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => txdata_in(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => txdata_in(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => txdata_in(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => txdata_in(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => txdata_in(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => txdata_in(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => txdata_in(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => txdata_in(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => txdata_in(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx3_data_valid,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx3_elec_idle,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdone_q_reg_0\,
      Q => pipe_tx3_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx3_start_block,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_2 is
  port (
    rxpolarity_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx0_phy_status : out STD_LOGIC;
    pipe_rx0_elec_idle : out STD_LOGIC;
    pipe_rx0_eqdone : out STD_LOGIC;
    pipe_rx0_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx0_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx0_eqdone : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ : out STD_LOGIC;
    check_eie_ff_reg : out STD_LOGIC;
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_polarity : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx0_compliance : in STD_LOGIC;
    pipe_tx0_elec_idle : in STD_LOGIC;
    pipe_tx0_data_valid : in STD_LOGIC;
    pipe_tx0_start_block : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ : in STD_LOGIC;
    adapt_done : in STD_LOGIC;
    lffs_sel : in STD_LOGIC;
    TXEQ_DONE : in STD_LOGIC;
    check_eie_ff : in STD_LOGIC;
    eieos_found_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdata_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_2 : entity is "Pcie_nvme1_pipe_lane";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_2 is
  signal eie_found_ff_i_4_n_0 : STD_LOGIC;
  signal eie_found_ff_i_5_n_0 : STD_LOGIC;
  signal eie_found_ff_i_6_n_0 : STD_LOGIC;
  signal \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : STD_LOGIC_VECTOR ( 38 downto 0 );
begin
  \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) <= \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0);
eie_found_ff_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => check_eie_ff,
      I1 => eieos_found_0,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      I5 => eie_found_ff_i_4_n_0,
      O => check_eie_ff_reg
    );
eie_found_ff_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => eie_found_ff_i_5_n_0,
      I1 => eie_found_ff_i_6_n_0,
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      O => \pipe_stages_1.pipe_rx_data_q_reg[0]_0\
    );
eie_found_ff_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      I4 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      I5 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      O => eie_found_ff_i_4_n_0
    );
eie_found_ff_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      O => eie_found_ff_i_5_n_0
    );
eie_found_ff_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      I1 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      I2 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      I3 => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      O => eie_found_ff_i_6_n_0
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(10),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(11),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(12),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(13),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(14),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(15),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(16),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(17),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(18),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(19),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(20),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(21),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(22),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(23),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(24),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(25),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(26),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(27),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(28),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(29),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(30),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(31),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(6),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(7),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(8),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxdata_out(9),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxelecidle_out(0),
      Q => pipe_rx0_elec_idle,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqdone_q_reg_0\,
      Q => pipe_rx0_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => pipe_rx0_eqlp_adaptdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(4),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5),
      Q => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => pipe_rx0_eqlp_lffs_sel,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3),
      Q => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(0),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(1),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2),
      Q => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_phystatus(0),
      Q => pipe_rx0_phy_status,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx0_polarity,
      Q => rxpolarity_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(3),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(32),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(33),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(34),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(35),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \^pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => gt_rxvalid(0),
      Q => pipe_rx0_valid,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => txctrl2_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => txctrl2_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx0_compliance,
      Q => txctrl1_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => txdata_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => txdata_in(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => txdata_in(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => txdata_in(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => txdata_in(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => txdata_in(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => txdata_in(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => txdata_in(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => txdata_in(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => txdata_in(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => txdata_in(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => txdata_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => txdata_in(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => txdata_in(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => txdata_in(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => txdata_in(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => txdata_in(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => txdata_in(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => txdata_in(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => txdata_in(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => txdata_in(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => txdata_in(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => txdata_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => txdata_in(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => txdata_in(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => txdata_in(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => txdata_in(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => txdata_in(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => txdata_in(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => txdata_in(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => txdata_in(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => txdata_in(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx0_data_valid,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx0_elec_idle,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => D(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => D(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => TXEQ_DONE,
      Q => pipe_tx0_eqdone,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_powerdown_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_powerdown_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx0_start_block,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_misc is
  port (
    txdetectrx_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx0_rcvr_det : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx0_deemph : in STD_LOGIC;
    pipe_tx0_swing : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_misc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_misc is
begin
\pipe_stages_1.pipe_tx_deemph_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx0_deemph,
      Q => txdeemph_in(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_margin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(0),
      Q => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_margin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(1),
      Q => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_margin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(2),
      Q => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_rate_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_rate_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_rcvr_det_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx0_rcvr_det,
      Q => txdetectrx_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_swing_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx0_swing,
      Q => txswing_in(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo is
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo is
  signal wr_en_int : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of wr_en_int : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of wr_en_int : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of wr_en_int : signal is "found";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_en_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_3 is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_3 : entity is "Pcie_nvme1_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_3 is
  signal wr_en_int : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of wr_en_int : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of wr_en_int : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of wr_en_int : signal is "found";
begin
\deskew[6].rxbuffi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_en_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_4 is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_4 : entity is "Pcie_nvme1_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_4 is
  signal wr_en_int : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of wr_en_int : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of wr_en_int : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of wr_en_int : signal is "found";
begin
\deskew[5].rxbuffi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_en_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_5 is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_5 : entity is "Pcie_nvme1_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_5 is
  signal wr_en_int : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of wr_en_int : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of wr_en_int : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of wr_en_int : signal is "found";
begin
\deskew[4].rxbuffi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_en_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_6 is
  port (
    cempty : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    eie_found_nxt2_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    eie_found_ff_reg : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    check_eie_ff_2 : in STD_LOGIC;
    \data_count_int_reg[0]_0\ : in STD_LOGIC;
    rd_en_int : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    eie_found_ff_reg_0 : in STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC;
    \reg_style_fifo.regBank_reg[0][38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_6 : entity is "Pcie_nvme1_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_6 is
  signal \^cempty\ : STD_LOGIC;
  signal \data_count_int[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_count_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_count_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_count_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[3]\ : STD_LOGIC;
  signal data_count_m1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_count_m1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_count_m1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_count_m1[2]_i_2_n_0\ : STD_LOGIC;
  signal \^eie_found_nxt2_out\ : STD_LOGIC;
  signal empty_int_i_1_n_0 : STD_LOGIC;
  signal \empty_int_i_2__2_n_0\ : STD_LOGIC;
  signal full_i_1_n_0 : STD_LOGIC;
  signal \full_i_2__2_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal regBank : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.dout_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_4__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank[0][38]_i_1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank_reg[0]_24\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[1]_25\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[2]_26\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[3]_27\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[4]_28\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[5]_29\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[6]_30\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[7]_31\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_int_i_2__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \full_i_2__2\ : label is "soft_lutpair84";
begin
  cempty <= \^cempty\;
  eie_found_nxt2_out <= \^eie_found_nxt2_out\;
  full_reg_0 <= \^full_reg_0\;
\data_count_int[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      O => \data_count_int[0]_i_1__2_n_0\
    );
\data_count_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      I1 => \data_count_int_reg_n_0_[1]\,
      I2 => \^full_reg_0\,
      I3 => rd_en_int,
      O => \data_count_int[1]_i_1_n_0\
    );
\data_count_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0FB04"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => rd_en_int,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      I4 => \data_count_int_reg_n_0_[1]\,
      O => \data_count_int[2]_i_1_n_0\
    );
\data_count_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => rd_en_int,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[1]\,
      I4 => \data_count_int_reg_n_0_[3]\,
      I5 => \data_count_int_reg_n_0_[2]\,
      O => \data_count_int[3]_i_1_n_0\
    );
\data_count_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[0]_i_1__2_n_0\,
      Q => \data_count_int_reg_n_0_[0]\,
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\data_count_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[1]_i_1_n_0\,
      Q => \data_count_int_reg_n_0_[1]\,
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\data_count_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[2]_i_1_n_0\,
      Q => \data_count_int_reg_n_0_[2]\,
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\data_count_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[3]_i_1_n_0\,
      Q => \data_count_int_reg_n_0_[3]\,
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\data_count_m1[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_count_m1(0),
      O => \data_count_m1[0]_i_1__2_n_0\
    );
\data_count_m1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => data_count_m1(0),
      I1 => data_count_m1(1),
      I2 => rd_en_int,
      I3 => \^full_reg_0\,
      O => \data_count_m1[1]_i_1_n_0\
    );
\data_count_m1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7878E178"
    )
        port map (
      I0 => data_count_m1(1),
      I1 => data_count_m1(0),
      I2 => data_count_m1(2),
      I3 => rd_en_int,
      I4 => \^full_reg_0\,
      O => \data_count_m1[2]_i_2_n_0\
    );
\data_count_m1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[0]_i_1__2_n_0\,
      Q => data_count_m1(0),
      S => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\data_count_m1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[1]_i_1_n_0\,
      Q => data_count_m1(1),
      S => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\data_count_m1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[2]_i_2_n_0\,
      Q => data_count_m1(2),
      S => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
eie_found_ff_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CF008A008A008A"
    )
        port map (
      I0 => p_24_out,
      I1 => check_eie_ff_2,
      I2 => p_4_in,
      I3 => eie_found_ff_reg,
      I4 => eie_found_ff_reg_0,
      I5 => eie_found_ff_reg_1,
      O => \^eie_found_nxt2_out\
    );
empty_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFEEAEE"
    )
        port map (
      I0 => \reg_style_fifo.regBank[0][38]_i_1_n_0\,
      I1 => \^cempty\,
      I2 => rd_en_int,
      I3 => \^full_reg_0\,
      I4 => \empty_int_i_2__2_n_0\,
      O => empty_int_i_1_n_0
    );
\empty_int_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => \empty_int_i_2__2_n_0\
    );
empty_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => empty_int_i_1_n_0,
      Q => \^cempty\,
      R => '0'
    );
full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD40"
    )
        port map (
      I0 => rd_en_int,
      I1 => \^full_reg_0\,
      I2 => \full_i_2__2_n_0\,
      I3 => full_reg_n_0,
      I4 => \reg_style_fifo.regBank[0][38]_i_1_n_0\,
      O => full_i_1_n_0
    );
\full_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => \full_i_2__2_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => full_i_1_n_0,
      Q => full_reg_n_0,
      R => '0'
    );
\reg_style_fifo.dout_reg[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(0),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(0),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(0),
      O => \reg_style_fifo.dout_reg[0]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(0),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(0),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(0),
      O => \reg_style_fifo.dout_reg[0]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(10),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(10),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(10),
      O => \reg_style_fifo.dout_reg[10]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(10),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(10),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(10),
      O => \reg_style_fifo.dout_reg[10]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(11),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(11),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(11),
      O => \reg_style_fifo.dout_reg[11]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(11),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(11),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(11),
      O => \reg_style_fifo.dout_reg[11]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(12),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(12),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(12),
      O => \reg_style_fifo.dout_reg[12]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(12),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(12),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(12),
      O => \reg_style_fifo.dout_reg[12]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(13),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(13),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(13),
      O => \reg_style_fifo.dout_reg[13]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(13),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(13),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(13),
      O => \reg_style_fifo.dout_reg[13]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(14),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(14),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(14),
      O => \reg_style_fifo.dout_reg[14]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(14),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(14),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(14),
      O => \reg_style_fifo.dout_reg[14]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(15),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(15),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(15),
      O => \reg_style_fifo.dout_reg[15]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(15),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(15),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(15),
      O => \reg_style_fifo.dout_reg[15]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(16),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(16),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(16),
      O => \reg_style_fifo.dout_reg[16]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(16),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(16),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(16),
      O => \reg_style_fifo.dout_reg[16]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(17),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(17),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(17),
      O => \reg_style_fifo.dout_reg[17]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(17),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(17),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(17),
      O => \reg_style_fifo.dout_reg[17]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(18),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(18),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(18),
      O => \reg_style_fifo.dout_reg[18]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(18),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(18),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(18),
      O => \reg_style_fifo.dout_reg[18]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(19),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(19),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(19),
      O => \reg_style_fifo.dout_reg[19]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(19),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(19),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(19),
      O => \reg_style_fifo.dout_reg[19]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(1),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(1),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(1),
      O => \reg_style_fifo.dout_reg[1]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(1),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(1),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(1),
      O => \reg_style_fifo.dout_reg[1]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(20),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(20),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(20),
      O => \reg_style_fifo.dout_reg[20]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(20),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(20),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(20),
      O => \reg_style_fifo.dout_reg[20]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(21),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(21),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(21),
      O => \reg_style_fifo.dout_reg[21]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(21),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(21),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(21),
      O => \reg_style_fifo.dout_reg[21]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(22),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(22),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(22),
      O => \reg_style_fifo.dout_reg[22]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(22),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(22),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(22),
      O => \reg_style_fifo.dout_reg[22]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(23),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(23),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(23),
      O => \reg_style_fifo.dout_reg[23]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(23),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(23),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(23),
      O => \reg_style_fifo.dout_reg[23]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(24),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(24),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(24),
      O => \reg_style_fifo.dout_reg[24]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(24),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(24),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(24),
      O => \reg_style_fifo.dout_reg[24]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(25),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(25),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(25),
      O => \reg_style_fifo.dout_reg[25]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(25),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(25),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(25),
      O => \reg_style_fifo.dout_reg[25]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(26),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(26),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(26),
      O => \reg_style_fifo.dout_reg[26]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(26),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(26),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(26),
      O => \reg_style_fifo.dout_reg[26]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(27),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(27),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(27),
      O => \reg_style_fifo.dout_reg[27]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(27),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(27),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(27),
      O => \reg_style_fifo.dout_reg[27]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(28),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(28),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(28),
      O => \reg_style_fifo.dout_reg[28]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(28),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(28),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(28),
      O => \reg_style_fifo.dout_reg[28]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(29),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(29),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(29),
      O => \reg_style_fifo.dout_reg[29]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(29),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(29),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(29),
      O => \reg_style_fifo.dout_reg[29]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(2),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(2),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(2),
      O => \reg_style_fifo.dout_reg[2]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(2),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(2),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(2),
      O => \reg_style_fifo.dout_reg[2]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(30),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(30),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(30),
      O => \reg_style_fifo.dout_reg[30]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(30),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(30),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(30),
      O => \reg_style_fifo.dout_reg[30]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(31),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(31),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(31),
      O => \reg_style_fifo.dout_reg[31]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(31),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(31),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(31),
      O => \reg_style_fifo.dout_reg[31]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(32),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(32),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(32),
      O => \reg_style_fifo.dout_reg[32]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(32),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(32),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(32),
      O => \reg_style_fifo.dout_reg[32]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(33),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(33),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(33),
      O => \reg_style_fifo.dout_reg[33]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(33),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(33),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(33),
      O => \reg_style_fifo.dout_reg[33]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(34),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(34),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(34),
      O => \reg_style_fifo.dout_reg[34]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(34),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(34),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(34),
      O => \reg_style_fifo.dout_reg[34]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(35),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(35),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(35),
      O => \reg_style_fifo.dout_reg[35]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(35),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(35),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(35),
      O => \reg_style_fifo.dout_reg[35]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(36),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(36),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(36),
      O => \reg_style_fifo.dout_reg[36]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(36),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(36),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(36),
      O => \reg_style_fifo.dout_reg[36]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(37),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(37),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(37),
      O => \reg_style_fifo.dout_reg[37]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(37),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(37),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(37),
      O => \reg_style_fifo.dout_reg[37]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(38),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(38),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(38),
      O => \reg_style_fifo.dout_reg[38]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(38),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(38),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(38),
      O => \reg_style_fifo.dout_reg[38]_i_4__2_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(3),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(3),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(3),
      O => \reg_style_fifo.dout_reg[3]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(3),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(3),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(3),
      O => \reg_style_fifo.dout_reg[3]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(4),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(4),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(4),
      O => \reg_style_fifo.dout_reg[4]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(4),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(4),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(4),
      O => \reg_style_fifo.dout_reg[4]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(5),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(5),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(5),
      O => \reg_style_fifo.dout_reg[5]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(5),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(5),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(5),
      O => \reg_style_fifo.dout_reg[5]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(6),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(6),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(6),
      O => \reg_style_fifo.dout_reg[6]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(6),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(6),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(6),
      O => \reg_style_fifo.dout_reg[6]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(7),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(7),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(7),
      O => \reg_style_fifo.dout_reg[7]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(7),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(7),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(7),
      O => \reg_style_fifo.dout_reg[7]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(8),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(8),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(8),
      O => \reg_style_fifo.dout_reg[8]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(8),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(8),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(8),
      O => \reg_style_fifo.dout_reg[8]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_26\(9),
      I1 => \reg_style_fifo.regBank_reg[0]_24\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_27\(9),
      I5 => \reg_style_fifo.regBank_reg[1]_25\(9),
      O => \reg_style_fifo.dout_reg[9]_i_2__2_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_30\(9),
      I1 => \reg_style_fifo.regBank_reg[4]_28\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_31\(9),
      I5 => \reg_style_fifo.regBank_reg[5]_29\(9),
      O => \reg_style_fifo.dout_reg[9]_i_3__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(0),
      Q => Q(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[0]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[0]_i_3__2_n_0\,
      O => regBank(0),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(10),
      Q => Q(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[10]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[10]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[10]_i_3__2_n_0\,
      O => regBank(10),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(11),
      Q => Q(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[11]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[11]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[11]_i_3__2_n_0\,
      O => regBank(11),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(12),
      Q => Q(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[12]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[12]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[12]_i_3__2_n_0\,
      O => regBank(12),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(13),
      Q => Q(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[13]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[13]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[13]_i_3__2_n_0\,
      O => regBank(13),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(14),
      Q => Q(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[14]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[14]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[14]_i_3__2_n_0\,
      O => regBank(14),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(15),
      Q => Q(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[15]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[15]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[15]_i_3__2_n_0\,
      O => regBank(15),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(16),
      Q => Q(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[16]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[16]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[16]_i_3__2_n_0\,
      O => regBank(16),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(17),
      Q => Q(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[17]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[17]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[17]_i_3__2_n_0\,
      O => regBank(17),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(18),
      Q => Q(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[18]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[18]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[18]_i_3__2_n_0\,
      O => regBank(18),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(19),
      Q => Q(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[19]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[19]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[19]_i_3__2_n_0\,
      O => regBank(19),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(1),
      Q => Q(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[1]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[1]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[1]_i_3__2_n_0\,
      O => regBank(1),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(20),
      Q => Q(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[20]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[20]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[20]_i_3__2_n_0\,
      O => regBank(20),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(21),
      Q => Q(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[21]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[21]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[21]_i_3__2_n_0\,
      O => regBank(21),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(22),
      Q => Q(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[22]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[22]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[22]_i_3__2_n_0\,
      O => regBank(22),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(23),
      Q => Q(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[23]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[23]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[23]_i_3__2_n_0\,
      O => regBank(23),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(24),
      Q => Q(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[24]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[24]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[24]_i_3__2_n_0\,
      O => regBank(24),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(25),
      Q => Q(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[25]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[25]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[25]_i_3__2_n_0\,
      O => regBank(25),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(26),
      Q => Q(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[26]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[26]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[26]_i_3__2_n_0\,
      O => regBank(26),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(27),
      Q => Q(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[27]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[27]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[27]_i_3__2_n_0\,
      O => regBank(27),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(28),
      Q => Q(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[28]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[28]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[28]_i_3__2_n_0\,
      O => regBank(28),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(29),
      Q => Q(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[29]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[29]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[29]_i_3__2_n_0\,
      O => regBank(29),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(2),
      Q => Q(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[2]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[2]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[2]_i_3__2_n_0\,
      O => regBank(2),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(30),
      Q => Q(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[30]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[30]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[30]_i_3__2_n_0\,
      O => regBank(30),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(31),
      Q => Q(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[31]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[31]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[31]_i_3__2_n_0\,
      O => regBank(31),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(32),
      Q => Q(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[32]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[32]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[32]_i_3__2_n_0\,
      O => regBank(32),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(33),
      Q => Q(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[33]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[33]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[33]_i_3__2_n_0\,
      O => regBank(33),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(34),
      Q => Q(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[34]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[34]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[34]_i_3__2_n_0\,
      O => regBank(34),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(35),
      Q => Q(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[35]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[35]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[35]_i_3__2_n_0\,
      O => regBank(35),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(36),
      Q => Q(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[36]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[36]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[36]_i_3__2_n_0\,
      O => regBank(36),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(37),
      Q => Q(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[37]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[37]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[37]_i_3__2_n_0\,
      O => regBank(37),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(38),
      Q => Q(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[38]_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[38]_i_3__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[38]_i_4__2_n_0\,
      O => regBank(38),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(3),
      Q => Q(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[3]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[3]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[3]_i_3__2_n_0\,
      O => regBank(3),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(4),
      Q => Q(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[4]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[4]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[4]_i_3__2_n_0\,
      O => regBank(4),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(5),
      Q => Q(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[5]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[5]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[5]_i_3__2_n_0\,
      O => regBank(5),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(6),
      Q => Q(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[6]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[6]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[6]_i_3__2_n_0\,
      O => regBank(6),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(7),
      Q => Q(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[7]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[7]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[7]_i_3__2_n_0\,
      O => regBank(7),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(8),
      Q => Q(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[8]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[8]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[8]_i_3__2_n_0\,
      O => regBank(8),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(9),
      Q => Q(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.dout_reg_reg[9]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[9]_i_2__2_n_0\,
      I1 => \reg_style_fifo.dout_reg[9]_i_3__2_n_0\,
      O => regBank(9),
      S => data_count_m1(2)
    );
\reg_style_fifo.regBank[0][38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => eie_found_ff_reg,
      I1 => p_4_in,
      I2 => check_eie_ff_2,
      I3 => \data_count_int_reg[0]_0\,
      O => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank[0][38]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eie_found_nxt2_out\,
      I1 => full_reg_n_0,
      O => \^full_reg_0\
    );
\reg_style_fifo.regBank_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(0),
      Q => \reg_style_fifo.regBank_reg[0]_24\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(10),
      Q => \reg_style_fifo.regBank_reg[0]_24\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(11),
      Q => \reg_style_fifo.regBank_reg[0]_24\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(12),
      Q => \reg_style_fifo.regBank_reg[0]_24\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(13),
      Q => \reg_style_fifo.regBank_reg[0]_24\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(14),
      Q => \reg_style_fifo.regBank_reg[0]_24\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(15),
      Q => \reg_style_fifo.regBank_reg[0]_24\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(16),
      Q => \reg_style_fifo.regBank_reg[0]_24\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(17),
      Q => \reg_style_fifo.regBank_reg[0]_24\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(18),
      Q => \reg_style_fifo.regBank_reg[0]_24\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(19),
      Q => \reg_style_fifo.regBank_reg[0]_24\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(1),
      Q => \reg_style_fifo.regBank_reg[0]_24\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(20),
      Q => \reg_style_fifo.regBank_reg[0]_24\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(21),
      Q => \reg_style_fifo.regBank_reg[0]_24\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(22),
      Q => \reg_style_fifo.regBank_reg[0]_24\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(23),
      Q => \reg_style_fifo.regBank_reg[0]_24\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(24),
      Q => \reg_style_fifo.regBank_reg[0]_24\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(25),
      Q => \reg_style_fifo.regBank_reg[0]_24\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(26),
      Q => \reg_style_fifo.regBank_reg[0]_24\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(27),
      Q => \reg_style_fifo.regBank_reg[0]_24\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(28),
      Q => \reg_style_fifo.regBank_reg[0]_24\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(29),
      Q => \reg_style_fifo.regBank_reg[0]_24\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(2),
      Q => \reg_style_fifo.regBank_reg[0]_24\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(30),
      Q => \reg_style_fifo.regBank_reg[0]_24\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(31),
      Q => \reg_style_fifo.regBank_reg[0]_24\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(32),
      Q => \reg_style_fifo.regBank_reg[0]_24\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(33),
      Q => \reg_style_fifo.regBank_reg[0]_24\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(34),
      Q => \reg_style_fifo.regBank_reg[0]_24\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(35),
      Q => \reg_style_fifo.regBank_reg[0]_24\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(36),
      Q => \reg_style_fifo.regBank_reg[0]_24\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(37),
      Q => \reg_style_fifo.regBank_reg[0]_24\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(38),
      Q => \reg_style_fifo.regBank_reg[0]_24\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(3),
      Q => \reg_style_fifo.regBank_reg[0]_24\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(4),
      Q => \reg_style_fifo.regBank_reg[0]_24\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(5),
      Q => \reg_style_fifo.regBank_reg[0]_24\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(6),
      Q => \reg_style_fifo.regBank_reg[0]_24\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(7),
      Q => \reg_style_fifo.regBank_reg[0]_24\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(8),
      Q => \reg_style_fifo.regBank_reg[0]_24\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(9),
      Q => \reg_style_fifo.regBank_reg[0]_24\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(0),
      Q => \reg_style_fifo.regBank_reg[1]_25\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(10),
      Q => \reg_style_fifo.regBank_reg[1]_25\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(11),
      Q => \reg_style_fifo.regBank_reg[1]_25\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(12),
      Q => \reg_style_fifo.regBank_reg[1]_25\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(13),
      Q => \reg_style_fifo.regBank_reg[1]_25\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(14),
      Q => \reg_style_fifo.regBank_reg[1]_25\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(15),
      Q => \reg_style_fifo.regBank_reg[1]_25\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(16),
      Q => \reg_style_fifo.regBank_reg[1]_25\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(17),
      Q => \reg_style_fifo.regBank_reg[1]_25\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(18),
      Q => \reg_style_fifo.regBank_reg[1]_25\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(19),
      Q => \reg_style_fifo.regBank_reg[1]_25\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(1),
      Q => \reg_style_fifo.regBank_reg[1]_25\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(20),
      Q => \reg_style_fifo.regBank_reg[1]_25\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(21),
      Q => \reg_style_fifo.regBank_reg[1]_25\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(22),
      Q => \reg_style_fifo.regBank_reg[1]_25\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(23),
      Q => \reg_style_fifo.regBank_reg[1]_25\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(24),
      Q => \reg_style_fifo.regBank_reg[1]_25\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(25),
      Q => \reg_style_fifo.regBank_reg[1]_25\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(26),
      Q => \reg_style_fifo.regBank_reg[1]_25\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(27),
      Q => \reg_style_fifo.regBank_reg[1]_25\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(28),
      Q => \reg_style_fifo.regBank_reg[1]_25\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(29),
      Q => \reg_style_fifo.regBank_reg[1]_25\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(2),
      Q => \reg_style_fifo.regBank_reg[1]_25\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(30),
      Q => \reg_style_fifo.regBank_reg[1]_25\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(31),
      Q => \reg_style_fifo.regBank_reg[1]_25\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(32),
      Q => \reg_style_fifo.regBank_reg[1]_25\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(33),
      Q => \reg_style_fifo.regBank_reg[1]_25\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(34),
      Q => \reg_style_fifo.regBank_reg[1]_25\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(35),
      Q => \reg_style_fifo.regBank_reg[1]_25\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(36),
      Q => \reg_style_fifo.regBank_reg[1]_25\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(37),
      Q => \reg_style_fifo.regBank_reg[1]_25\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(38),
      Q => \reg_style_fifo.regBank_reg[1]_25\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(3),
      Q => \reg_style_fifo.regBank_reg[1]_25\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(4),
      Q => \reg_style_fifo.regBank_reg[1]_25\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(5),
      Q => \reg_style_fifo.regBank_reg[1]_25\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(6),
      Q => \reg_style_fifo.regBank_reg[1]_25\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(7),
      Q => \reg_style_fifo.regBank_reg[1]_25\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(8),
      Q => \reg_style_fifo.regBank_reg[1]_25\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_24\(9),
      Q => \reg_style_fifo.regBank_reg[1]_25\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(0),
      Q => \reg_style_fifo.regBank_reg[2]_26\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(10),
      Q => \reg_style_fifo.regBank_reg[2]_26\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(11),
      Q => \reg_style_fifo.regBank_reg[2]_26\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(12),
      Q => \reg_style_fifo.regBank_reg[2]_26\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(13),
      Q => \reg_style_fifo.regBank_reg[2]_26\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(14),
      Q => \reg_style_fifo.regBank_reg[2]_26\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(15),
      Q => \reg_style_fifo.regBank_reg[2]_26\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(16),
      Q => \reg_style_fifo.regBank_reg[2]_26\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(17),
      Q => \reg_style_fifo.regBank_reg[2]_26\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(18),
      Q => \reg_style_fifo.regBank_reg[2]_26\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(19),
      Q => \reg_style_fifo.regBank_reg[2]_26\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(1),
      Q => \reg_style_fifo.regBank_reg[2]_26\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(20),
      Q => \reg_style_fifo.regBank_reg[2]_26\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(21),
      Q => \reg_style_fifo.regBank_reg[2]_26\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(22),
      Q => \reg_style_fifo.regBank_reg[2]_26\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(23),
      Q => \reg_style_fifo.regBank_reg[2]_26\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(24),
      Q => \reg_style_fifo.regBank_reg[2]_26\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(25),
      Q => \reg_style_fifo.regBank_reg[2]_26\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(26),
      Q => \reg_style_fifo.regBank_reg[2]_26\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(27),
      Q => \reg_style_fifo.regBank_reg[2]_26\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(28),
      Q => \reg_style_fifo.regBank_reg[2]_26\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(29),
      Q => \reg_style_fifo.regBank_reg[2]_26\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(2),
      Q => \reg_style_fifo.regBank_reg[2]_26\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(30),
      Q => \reg_style_fifo.regBank_reg[2]_26\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(31),
      Q => \reg_style_fifo.regBank_reg[2]_26\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(32),
      Q => \reg_style_fifo.regBank_reg[2]_26\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(33),
      Q => \reg_style_fifo.regBank_reg[2]_26\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(34),
      Q => \reg_style_fifo.regBank_reg[2]_26\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(35),
      Q => \reg_style_fifo.regBank_reg[2]_26\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(36),
      Q => \reg_style_fifo.regBank_reg[2]_26\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(37),
      Q => \reg_style_fifo.regBank_reg[2]_26\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(38),
      Q => \reg_style_fifo.regBank_reg[2]_26\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(3),
      Q => \reg_style_fifo.regBank_reg[2]_26\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(4),
      Q => \reg_style_fifo.regBank_reg[2]_26\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(5),
      Q => \reg_style_fifo.regBank_reg[2]_26\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(6),
      Q => \reg_style_fifo.regBank_reg[2]_26\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(7),
      Q => \reg_style_fifo.regBank_reg[2]_26\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(8),
      Q => \reg_style_fifo.regBank_reg[2]_26\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_25\(9),
      Q => \reg_style_fifo.regBank_reg[2]_26\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(0),
      Q => \reg_style_fifo.regBank_reg[3]_27\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(10),
      Q => \reg_style_fifo.regBank_reg[3]_27\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(11),
      Q => \reg_style_fifo.regBank_reg[3]_27\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(12),
      Q => \reg_style_fifo.regBank_reg[3]_27\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(13),
      Q => \reg_style_fifo.regBank_reg[3]_27\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(14),
      Q => \reg_style_fifo.regBank_reg[3]_27\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(15),
      Q => \reg_style_fifo.regBank_reg[3]_27\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(16),
      Q => \reg_style_fifo.regBank_reg[3]_27\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(17),
      Q => \reg_style_fifo.regBank_reg[3]_27\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(18),
      Q => \reg_style_fifo.regBank_reg[3]_27\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(19),
      Q => \reg_style_fifo.regBank_reg[3]_27\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(1),
      Q => \reg_style_fifo.regBank_reg[3]_27\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(20),
      Q => \reg_style_fifo.regBank_reg[3]_27\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(21),
      Q => \reg_style_fifo.regBank_reg[3]_27\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(22),
      Q => \reg_style_fifo.regBank_reg[3]_27\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(23),
      Q => \reg_style_fifo.regBank_reg[3]_27\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(24),
      Q => \reg_style_fifo.regBank_reg[3]_27\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(25),
      Q => \reg_style_fifo.regBank_reg[3]_27\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(26),
      Q => \reg_style_fifo.regBank_reg[3]_27\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(27),
      Q => \reg_style_fifo.regBank_reg[3]_27\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(28),
      Q => \reg_style_fifo.regBank_reg[3]_27\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(29),
      Q => \reg_style_fifo.regBank_reg[3]_27\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(2),
      Q => \reg_style_fifo.regBank_reg[3]_27\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(30),
      Q => \reg_style_fifo.regBank_reg[3]_27\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(31),
      Q => \reg_style_fifo.regBank_reg[3]_27\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(32),
      Q => \reg_style_fifo.regBank_reg[3]_27\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(33),
      Q => \reg_style_fifo.regBank_reg[3]_27\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(34),
      Q => \reg_style_fifo.regBank_reg[3]_27\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(35),
      Q => \reg_style_fifo.regBank_reg[3]_27\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(36),
      Q => \reg_style_fifo.regBank_reg[3]_27\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(37),
      Q => \reg_style_fifo.regBank_reg[3]_27\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(38),
      Q => \reg_style_fifo.regBank_reg[3]_27\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(3),
      Q => \reg_style_fifo.regBank_reg[3]_27\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(4),
      Q => \reg_style_fifo.regBank_reg[3]_27\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(5),
      Q => \reg_style_fifo.regBank_reg[3]_27\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(6),
      Q => \reg_style_fifo.regBank_reg[3]_27\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(7),
      Q => \reg_style_fifo.regBank_reg[3]_27\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(8),
      Q => \reg_style_fifo.regBank_reg[3]_27\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_26\(9),
      Q => \reg_style_fifo.regBank_reg[3]_27\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(0),
      Q => \reg_style_fifo.regBank_reg[4]_28\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(10),
      Q => \reg_style_fifo.regBank_reg[4]_28\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(11),
      Q => \reg_style_fifo.regBank_reg[4]_28\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(12),
      Q => \reg_style_fifo.regBank_reg[4]_28\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(13),
      Q => \reg_style_fifo.regBank_reg[4]_28\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(14),
      Q => \reg_style_fifo.regBank_reg[4]_28\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(15),
      Q => \reg_style_fifo.regBank_reg[4]_28\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(16),
      Q => \reg_style_fifo.regBank_reg[4]_28\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(17),
      Q => \reg_style_fifo.regBank_reg[4]_28\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(18),
      Q => \reg_style_fifo.regBank_reg[4]_28\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(19),
      Q => \reg_style_fifo.regBank_reg[4]_28\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(1),
      Q => \reg_style_fifo.regBank_reg[4]_28\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(20),
      Q => \reg_style_fifo.regBank_reg[4]_28\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(21),
      Q => \reg_style_fifo.regBank_reg[4]_28\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(22),
      Q => \reg_style_fifo.regBank_reg[4]_28\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(23),
      Q => \reg_style_fifo.regBank_reg[4]_28\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(24),
      Q => \reg_style_fifo.regBank_reg[4]_28\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(25),
      Q => \reg_style_fifo.regBank_reg[4]_28\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(26),
      Q => \reg_style_fifo.regBank_reg[4]_28\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(27),
      Q => \reg_style_fifo.regBank_reg[4]_28\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(28),
      Q => \reg_style_fifo.regBank_reg[4]_28\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(29),
      Q => \reg_style_fifo.regBank_reg[4]_28\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(2),
      Q => \reg_style_fifo.regBank_reg[4]_28\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(30),
      Q => \reg_style_fifo.regBank_reg[4]_28\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(31),
      Q => \reg_style_fifo.regBank_reg[4]_28\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(32),
      Q => \reg_style_fifo.regBank_reg[4]_28\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(33),
      Q => \reg_style_fifo.regBank_reg[4]_28\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(34),
      Q => \reg_style_fifo.regBank_reg[4]_28\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(35),
      Q => \reg_style_fifo.regBank_reg[4]_28\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(36),
      Q => \reg_style_fifo.regBank_reg[4]_28\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(37),
      Q => \reg_style_fifo.regBank_reg[4]_28\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(38),
      Q => \reg_style_fifo.regBank_reg[4]_28\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(3),
      Q => \reg_style_fifo.regBank_reg[4]_28\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(4),
      Q => \reg_style_fifo.regBank_reg[4]_28\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(5),
      Q => \reg_style_fifo.regBank_reg[4]_28\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(6),
      Q => \reg_style_fifo.regBank_reg[4]_28\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(7),
      Q => \reg_style_fifo.regBank_reg[4]_28\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(8),
      Q => \reg_style_fifo.regBank_reg[4]_28\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_27\(9),
      Q => \reg_style_fifo.regBank_reg[4]_28\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(0),
      Q => \reg_style_fifo.regBank_reg[5]_29\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(10),
      Q => \reg_style_fifo.regBank_reg[5]_29\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(11),
      Q => \reg_style_fifo.regBank_reg[5]_29\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(12),
      Q => \reg_style_fifo.regBank_reg[5]_29\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(13),
      Q => \reg_style_fifo.regBank_reg[5]_29\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(14),
      Q => \reg_style_fifo.regBank_reg[5]_29\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(15),
      Q => \reg_style_fifo.regBank_reg[5]_29\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(16),
      Q => \reg_style_fifo.regBank_reg[5]_29\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(17),
      Q => \reg_style_fifo.regBank_reg[5]_29\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(18),
      Q => \reg_style_fifo.regBank_reg[5]_29\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(19),
      Q => \reg_style_fifo.regBank_reg[5]_29\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(1),
      Q => \reg_style_fifo.regBank_reg[5]_29\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(20),
      Q => \reg_style_fifo.regBank_reg[5]_29\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(21),
      Q => \reg_style_fifo.regBank_reg[5]_29\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(22),
      Q => \reg_style_fifo.regBank_reg[5]_29\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(23),
      Q => \reg_style_fifo.regBank_reg[5]_29\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(24),
      Q => \reg_style_fifo.regBank_reg[5]_29\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(25),
      Q => \reg_style_fifo.regBank_reg[5]_29\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(26),
      Q => \reg_style_fifo.regBank_reg[5]_29\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(27),
      Q => \reg_style_fifo.regBank_reg[5]_29\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(28),
      Q => \reg_style_fifo.regBank_reg[5]_29\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(29),
      Q => \reg_style_fifo.regBank_reg[5]_29\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(2),
      Q => \reg_style_fifo.regBank_reg[5]_29\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(30),
      Q => \reg_style_fifo.regBank_reg[5]_29\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(31),
      Q => \reg_style_fifo.regBank_reg[5]_29\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(32),
      Q => \reg_style_fifo.regBank_reg[5]_29\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(33),
      Q => \reg_style_fifo.regBank_reg[5]_29\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(34),
      Q => \reg_style_fifo.regBank_reg[5]_29\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(35),
      Q => \reg_style_fifo.regBank_reg[5]_29\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(36),
      Q => \reg_style_fifo.regBank_reg[5]_29\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(37),
      Q => \reg_style_fifo.regBank_reg[5]_29\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(38),
      Q => \reg_style_fifo.regBank_reg[5]_29\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(3),
      Q => \reg_style_fifo.regBank_reg[5]_29\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(4),
      Q => \reg_style_fifo.regBank_reg[5]_29\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(5),
      Q => \reg_style_fifo.regBank_reg[5]_29\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(6),
      Q => \reg_style_fifo.regBank_reg[5]_29\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(7),
      Q => \reg_style_fifo.regBank_reg[5]_29\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(8),
      Q => \reg_style_fifo.regBank_reg[5]_29\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_28\(9),
      Q => \reg_style_fifo.regBank_reg[5]_29\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(0),
      Q => \reg_style_fifo.regBank_reg[6]_30\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(10),
      Q => \reg_style_fifo.regBank_reg[6]_30\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(11),
      Q => \reg_style_fifo.regBank_reg[6]_30\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(12),
      Q => \reg_style_fifo.regBank_reg[6]_30\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(13),
      Q => \reg_style_fifo.regBank_reg[6]_30\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(14),
      Q => \reg_style_fifo.regBank_reg[6]_30\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(15),
      Q => \reg_style_fifo.regBank_reg[6]_30\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(16),
      Q => \reg_style_fifo.regBank_reg[6]_30\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(17),
      Q => \reg_style_fifo.regBank_reg[6]_30\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(18),
      Q => \reg_style_fifo.regBank_reg[6]_30\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(19),
      Q => \reg_style_fifo.regBank_reg[6]_30\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(1),
      Q => \reg_style_fifo.regBank_reg[6]_30\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(20),
      Q => \reg_style_fifo.regBank_reg[6]_30\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(21),
      Q => \reg_style_fifo.regBank_reg[6]_30\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(22),
      Q => \reg_style_fifo.regBank_reg[6]_30\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(23),
      Q => \reg_style_fifo.regBank_reg[6]_30\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(24),
      Q => \reg_style_fifo.regBank_reg[6]_30\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(25),
      Q => \reg_style_fifo.regBank_reg[6]_30\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(26),
      Q => \reg_style_fifo.regBank_reg[6]_30\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(27),
      Q => \reg_style_fifo.regBank_reg[6]_30\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(28),
      Q => \reg_style_fifo.regBank_reg[6]_30\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(29),
      Q => \reg_style_fifo.regBank_reg[6]_30\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(2),
      Q => \reg_style_fifo.regBank_reg[6]_30\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(30),
      Q => \reg_style_fifo.regBank_reg[6]_30\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(31),
      Q => \reg_style_fifo.regBank_reg[6]_30\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(32),
      Q => \reg_style_fifo.regBank_reg[6]_30\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(33),
      Q => \reg_style_fifo.regBank_reg[6]_30\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(34),
      Q => \reg_style_fifo.regBank_reg[6]_30\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(35),
      Q => \reg_style_fifo.regBank_reg[6]_30\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(36),
      Q => \reg_style_fifo.regBank_reg[6]_30\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(37),
      Q => \reg_style_fifo.regBank_reg[6]_30\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(38),
      Q => \reg_style_fifo.regBank_reg[6]_30\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(3),
      Q => \reg_style_fifo.regBank_reg[6]_30\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(4),
      Q => \reg_style_fifo.regBank_reg[6]_30\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(5),
      Q => \reg_style_fifo.regBank_reg[6]_30\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(6),
      Q => \reg_style_fifo.regBank_reg[6]_30\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(7),
      Q => \reg_style_fifo.regBank_reg[6]_30\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(8),
      Q => \reg_style_fifo.regBank_reg[6]_30\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_29\(9),
      Q => \reg_style_fifo.regBank_reg[6]_30\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(0),
      Q => \reg_style_fifo.regBank_reg[7]_31\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(10),
      Q => \reg_style_fifo.regBank_reg[7]_31\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(11),
      Q => \reg_style_fifo.regBank_reg[7]_31\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(12),
      Q => \reg_style_fifo.regBank_reg[7]_31\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(13),
      Q => \reg_style_fifo.regBank_reg[7]_31\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(14),
      Q => \reg_style_fifo.regBank_reg[7]_31\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(15),
      Q => \reg_style_fifo.regBank_reg[7]_31\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(16),
      Q => \reg_style_fifo.regBank_reg[7]_31\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(17),
      Q => \reg_style_fifo.regBank_reg[7]_31\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(18),
      Q => \reg_style_fifo.regBank_reg[7]_31\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(19),
      Q => \reg_style_fifo.regBank_reg[7]_31\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(1),
      Q => \reg_style_fifo.regBank_reg[7]_31\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(20),
      Q => \reg_style_fifo.regBank_reg[7]_31\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(21),
      Q => \reg_style_fifo.regBank_reg[7]_31\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(22),
      Q => \reg_style_fifo.regBank_reg[7]_31\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(23),
      Q => \reg_style_fifo.regBank_reg[7]_31\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(24),
      Q => \reg_style_fifo.regBank_reg[7]_31\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(25),
      Q => \reg_style_fifo.regBank_reg[7]_31\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(26),
      Q => \reg_style_fifo.regBank_reg[7]_31\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(27),
      Q => \reg_style_fifo.regBank_reg[7]_31\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(28),
      Q => \reg_style_fifo.regBank_reg[7]_31\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(29),
      Q => \reg_style_fifo.regBank_reg[7]_31\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(2),
      Q => \reg_style_fifo.regBank_reg[7]_31\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(30),
      Q => \reg_style_fifo.regBank_reg[7]_31\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(31),
      Q => \reg_style_fifo.regBank_reg[7]_31\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(32),
      Q => \reg_style_fifo.regBank_reg[7]_31\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(33),
      Q => \reg_style_fifo.regBank_reg[7]_31\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(34),
      Q => \reg_style_fifo.regBank_reg[7]_31\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(35),
      Q => \reg_style_fifo.regBank_reg[7]_31\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(36),
      Q => \reg_style_fifo.regBank_reg[7]_31\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(37),
      Q => \reg_style_fifo.regBank_reg[7]_31\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(38),
      Q => \reg_style_fifo.regBank_reg[7]_31\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(3),
      Q => \reg_style_fifo.regBank_reg[7]_31\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(4),
      Q => \reg_style_fifo.regBank_reg[7]_31\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(5),
      Q => \reg_style_fifo.regBank_reg[7]_31\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(6),
      Q => \reg_style_fifo.regBank_reg[7]_31\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(7),
      Q => \reg_style_fifo.regBank_reg[7]_31\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(8),
      Q => \reg_style_fifo.regBank_reg[7]_31\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
\reg_style_fifo.regBank_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_30\(9),
      Q => \reg_style_fifo.regBank_reg[7]_31\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_7 is
  port (
    cempty : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    eie_found_nxt2_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    eie_found_ff_reg : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    check_eie_ff_1 : in STD_LOGIC;
    \data_count_int_reg[0]_0\ : in STD_LOGIC;
    rd_en_int : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    eie_found_ff_reg_0 : in STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC;
    \reg_style_fifo.regBank_reg[0][38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_7 : entity is "Pcie_nvme1_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_7 is
  signal \^cempty\ : STD_LOGIC;
  signal \data_count_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_count_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_count_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_count_int[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[3]\ : STD_LOGIC;
  signal data_count_m1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_count_m1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_count_m1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_count_m1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^eie_found_nxt2_out\ : STD_LOGIC;
  signal \empty_int_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_int_i_2__1_n_0\ : STD_LOGIC;
  signal \full_i_1__0_n_0\ : STD_LOGIC;
  signal \full_i_2__1_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal regBank : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.dout_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_4__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank[0][38]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank_reg[0]_16\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[1]_17\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[2]_18\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[3]_19\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[4]_20\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[5]_21\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[6]_22\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[7]_23\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_int_i_2__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \full_i_2__1\ : label is "soft_lutpair79";
begin
  cempty <= \^cempty\;
  eie_found_nxt2_out <= \^eie_found_nxt2_out\;
  full_reg_0 <= \^full_reg_0\;
\data_count_int[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      O => \data_count_int[0]_i_1__1_n_0\
    );
\data_count_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      I1 => \data_count_int_reg_n_0_[1]\,
      I2 => \^full_reg_0\,
      I3 => rd_en_int,
      O => \data_count_int[1]_i_1__0_n_0\
    );
\data_count_int[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0FB04"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => rd_en_int,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      I4 => \data_count_int_reg_n_0_[1]\,
      O => \data_count_int[2]_i_1__0_n_0\
    );
\data_count_int[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => rd_en_int,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[1]\,
      I4 => \data_count_int_reg_n_0_[3]\,
      I5 => \data_count_int_reg_n_0_[2]\,
      O => \data_count_int[3]_i_1__0_n_0\
    );
\data_count_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[0]_i_1__1_n_0\,
      Q => \data_count_int_reg_n_0_[0]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\data_count_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[1]_i_1__0_n_0\,
      Q => \data_count_int_reg_n_0_[1]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\data_count_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[2]_i_1__0_n_0\,
      Q => \data_count_int_reg_n_0_[2]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\data_count_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[3]_i_1__0_n_0\,
      Q => \data_count_int_reg_n_0_[3]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\data_count_m1[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_count_m1(0),
      O => \data_count_m1[0]_i_1__1_n_0\
    );
\data_count_m1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => data_count_m1(0),
      I1 => data_count_m1(1),
      I2 => rd_en_int,
      I3 => \^full_reg_0\,
      O => \data_count_m1[1]_i_1__0_n_0\
    );
\data_count_m1[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7878E178"
    )
        port map (
      I0 => data_count_m1(1),
      I1 => data_count_m1(0),
      I2 => data_count_m1(2),
      I3 => rd_en_int,
      I4 => \^full_reg_0\,
      O => \data_count_m1[2]_i_2__0_n_0\
    );
\data_count_m1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[0]_i_1__1_n_0\,
      Q => data_count_m1(0),
      S => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\data_count_m1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[1]_i_1__0_n_0\,
      Q => data_count_m1(1),
      S => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\data_count_m1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[2]_i_2__0_n_0\,
      Q => data_count_m1(2),
      S => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\eie_found_ff_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CF008A008A008A"
    )
        port map (
      I0 => p_30_out,
      I1 => check_eie_ff_1,
      I2 => p_4_in,
      I3 => eie_found_ff_reg,
      I4 => eie_found_ff_reg_0,
      I5 => eie_found_ff_reg_1,
      O => \^eie_found_nxt2_out\
    );
\empty_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFEEAEE"
    )
        port map (
      I0 => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\,
      I1 => \^cempty\,
      I2 => rd_en_int,
      I3 => \^full_reg_0\,
      I4 => \empty_int_i_2__1_n_0\,
      O => \empty_int_i_1__0_n_0\
    );
\empty_int_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => \empty_int_i_2__1_n_0\
    );
empty_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \empty_int_i_1__0_n_0\,
      Q => \^cempty\,
      R => '0'
    );
\full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD40"
    )
        port map (
      I0 => rd_en_int,
      I1 => \^full_reg_0\,
      I2 => \full_i_2__1_n_0\,
      I3 => full_reg_n_0,
      I4 => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\,
      O => \full_i_1__0_n_0\
    );
\full_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => \full_i_2__1_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \full_i_1__0_n_0\,
      Q => full_reg_n_0,
      R => '0'
    );
\reg_style_fifo.dout_reg[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(0),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(0),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(0),
      O => \reg_style_fifo.dout_reg[0]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(0),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(0),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(0),
      O => \reg_style_fifo.dout_reg[0]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(10),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(10),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(10),
      O => \reg_style_fifo.dout_reg[10]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(10),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(10),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(10),
      O => \reg_style_fifo.dout_reg[10]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(11),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(11),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(11),
      O => \reg_style_fifo.dout_reg[11]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(11),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(11),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(11),
      O => \reg_style_fifo.dout_reg[11]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(12),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(12),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(12),
      O => \reg_style_fifo.dout_reg[12]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(12),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(12),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(12),
      O => \reg_style_fifo.dout_reg[12]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(13),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(13),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(13),
      O => \reg_style_fifo.dout_reg[13]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(13),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(13),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(13),
      O => \reg_style_fifo.dout_reg[13]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(14),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(14),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(14),
      O => \reg_style_fifo.dout_reg[14]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(14),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(14),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(14),
      O => \reg_style_fifo.dout_reg[14]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(15),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(15),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(15),
      O => \reg_style_fifo.dout_reg[15]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(15),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(15),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(15),
      O => \reg_style_fifo.dout_reg[15]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(16),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(16),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(16),
      O => \reg_style_fifo.dout_reg[16]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(16),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(16),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(16),
      O => \reg_style_fifo.dout_reg[16]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(17),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(17),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(17),
      O => \reg_style_fifo.dout_reg[17]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(17),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(17),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(17),
      O => \reg_style_fifo.dout_reg[17]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(18),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(18),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(18),
      O => \reg_style_fifo.dout_reg[18]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(18),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(18),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(18),
      O => \reg_style_fifo.dout_reg[18]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(19),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(19),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(19),
      O => \reg_style_fifo.dout_reg[19]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(19),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(19),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(19),
      O => \reg_style_fifo.dout_reg[19]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(1),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(1),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(1),
      O => \reg_style_fifo.dout_reg[1]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(1),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(1),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(1),
      O => \reg_style_fifo.dout_reg[1]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(20),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(20),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(20),
      O => \reg_style_fifo.dout_reg[20]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(20),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(20),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(20),
      O => \reg_style_fifo.dout_reg[20]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(21),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(21),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(21),
      O => \reg_style_fifo.dout_reg[21]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(21),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(21),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(21),
      O => \reg_style_fifo.dout_reg[21]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(22),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(22),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(22),
      O => \reg_style_fifo.dout_reg[22]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(22),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(22),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(22),
      O => \reg_style_fifo.dout_reg[22]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(23),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(23),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(23),
      O => \reg_style_fifo.dout_reg[23]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(23),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(23),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(23),
      O => \reg_style_fifo.dout_reg[23]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(24),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(24),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(24),
      O => \reg_style_fifo.dout_reg[24]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(24),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(24),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(24),
      O => \reg_style_fifo.dout_reg[24]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(25),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(25),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(25),
      O => \reg_style_fifo.dout_reg[25]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(25),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(25),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(25),
      O => \reg_style_fifo.dout_reg[25]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(26),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(26),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(26),
      O => \reg_style_fifo.dout_reg[26]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(26),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(26),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(26),
      O => \reg_style_fifo.dout_reg[26]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(27),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(27),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(27),
      O => \reg_style_fifo.dout_reg[27]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(27),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(27),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(27),
      O => \reg_style_fifo.dout_reg[27]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(28),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(28),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(28),
      O => \reg_style_fifo.dout_reg[28]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(28),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(28),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(28),
      O => \reg_style_fifo.dout_reg[28]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(29),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(29),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(29),
      O => \reg_style_fifo.dout_reg[29]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(29),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(29),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(29),
      O => \reg_style_fifo.dout_reg[29]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(2),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(2),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(2),
      O => \reg_style_fifo.dout_reg[2]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(2),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(2),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(2),
      O => \reg_style_fifo.dout_reg[2]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(30),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(30),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(30),
      O => \reg_style_fifo.dout_reg[30]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(30),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(30),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(30),
      O => \reg_style_fifo.dout_reg[30]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(31),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(31),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(31),
      O => \reg_style_fifo.dout_reg[31]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(31),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(31),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(31),
      O => \reg_style_fifo.dout_reg[31]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(32),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(32),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(32),
      O => \reg_style_fifo.dout_reg[32]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(32),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(32),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(32),
      O => \reg_style_fifo.dout_reg[32]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(33),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(33),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(33),
      O => \reg_style_fifo.dout_reg[33]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(33),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(33),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(33),
      O => \reg_style_fifo.dout_reg[33]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(34),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(34),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(34),
      O => \reg_style_fifo.dout_reg[34]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(34),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(34),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(34),
      O => \reg_style_fifo.dout_reg[34]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(35),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(35),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(35),
      O => \reg_style_fifo.dout_reg[35]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(35),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(35),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(35),
      O => \reg_style_fifo.dout_reg[35]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(36),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(36),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(36),
      O => \reg_style_fifo.dout_reg[36]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(36),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(36),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(36),
      O => \reg_style_fifo.dout_reg[36]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(37),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(37),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(37),
      O => \reg_style_fifo.dout_reg[37]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(37),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(37),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(37),
      O => \reg_style_fifo.dout_reg[37]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(38),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(38),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(38),
      O => \reg_style_fifo.dout_reg[38]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(38),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(38),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(38),
      O => \reg_style_fifo.dout_reg[38]_i_4__1_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(3),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(3),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(3),
      O => \reg_style_fifo.dout_reg[3]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(3),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(3),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(3),
      O => \reg_style_fifo.dout_reg[3]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(4),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(4),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(4),
      O => \reg_style_fifo.dout_reg[4]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(4),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(4),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(4),
      O => \reg_style_fifo.dout_reg[4]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(5),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(5),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(5),
      O => \reg_style_fifo.dout_reg[5]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(5),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(5),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(5),
      O => \reg_style_fifo.dout_reg[5]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(6),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(6),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(6),
      O => \reg_style_fifo.dout_reg[6]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(6),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(6),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(6),
      O => \reg_style_fifo.dout_reg[6]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(7),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(7),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(7),
      O => \reg_style_fifo.dout_reg[7]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(7),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(7),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(7),
      O => \reg_style_fifo.dout_reg[7]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(8),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(8),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(8),
      O => \reg_style_fifo.dout_reg[8]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(8),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(8),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(8),
      O => \reg_style_fifo.dout_reg[8]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_18\(9),
      I1 => \reg_style_fifo.regBank_reg[0]_16\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_19\(9),
      I5 => \reg_style_fifo.regBank_reg[1]_17\(9),
      O => \reg_style_fifo.dout_reg[9]_i_2__1_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_22\(9),
      I1 => \reg_style_fifo.regBank_reg[4]_20\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_23\(9),
      I5 => \reg_style_fifo.regBank_reg[5]_21\(9),
      O => \reg_style_fifo.dout_reg[9]_i_3__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(0),
      Q => Q(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[0]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[0]_i_3__1_n_0\,
      O => regBank(0),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(10),
      Q => Q(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[10]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[10]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[10]_i_3__1_n_0\,
      O => regBank(10),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(11),
      Q => Q(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[11]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[11]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[11]_i_3__1_n_0\,
      O => regBank(11),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(12),
      Q => Q(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[12]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[12]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[12]_i_3__1_n_0\,
      O => regBank(12),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(13),
      Q => Q(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[13]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[13]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[13]_i_3__1_n_0\,
      O => regBank(13),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(14),
      Q => Q(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[14]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[14]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[14]_i_3__1_n_0\,
      O => regBank(14),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(15),
      Q => Q(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[15]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[15]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[15]_i_3__1_n_0\,
      O => regBank(15),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(16),
      Q => Q(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[16]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[16]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[16]_i_3__1_n_0\,
      O => regBank(16),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(17),
      Q => Q(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[17]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[17]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[17]_i_3__1_n_0\,
      O => regBank(17),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(18),
      Q => Q(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[18]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[18]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[18]_i_3__1_n_0\,
      O => regBank(18),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(19),
      Q => Q(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[19]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[19]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[19]_i_3__1_n_0\,
      O => regBank(19),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(1),
      Q => Q(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[1]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[1]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[1]_i_3__1_n_0\,
      O => regBank(1),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(20),
      Q => Q(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[20]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[20]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[20]_i_3__1_n_0\,
      O => regBank(20),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(21),
      Q => Q(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[21]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[21]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[21]_i_3__1_n_0\,
      O => regBank(21),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(22),
      Q => Q(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[22]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[22]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[22]_i_3__1_n_0\,
      O => regBank(22),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(23),
      Q => Q(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[23]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[23]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[23]_i_3__1_n_0\,
      O => regBank(23),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(24),
      Q => Q(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[24]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[24]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[24]_i_3__1_n_0\,
      O => regBank(24),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(25),
      Q => Q(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[25]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[25]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[25]_i_3__1_n_0\,
      O => regBank(25),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(26),
      Q => Q(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[26]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[26]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[26]_i_3__1_n_0\,
      O => regBank(26),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(27),
      Q => Q(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[27]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[27]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[27]_i_3__1_n_0\,
      O => regBank(27),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(28),
      Q => Q(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[28]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[28]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[28]_i_3__1_n_0\,
      O => regBank(28),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(29),
      Q => Q(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[29]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[29]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[29]_i_3__1_n_0\,
      O => regBank(29),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(2),
      Q => Q(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[2]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[2]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[2]_i_3__1_n_0\,
      O => regBank(2),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(30),
      Q => Q(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[30]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[30]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[30]_i_3__1_n_0\,
      O => regBank(30),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(31),
      Q => Q(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[31]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[31]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[31]_i_3__1_n_0\,
      O => regBank(31),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(32),
      Q => Q(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[32]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[32]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[32]_i_3__1_n_0\,
      O => regBank(32),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(33),
      Q => Q(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[33]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[33]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[33]_i_3__1_n_0\,
      O => regBank(33),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(34),
      Q => Q(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[34]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[34]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[34]_i_3__1_n_0\,
      O => regBank(34),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(35),
      Q => Q(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[35]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[35]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[35]_i_3__1_n_0\,
      O => regBank(35),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(36),
      Q => Q(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[36]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[36]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[36]_i_3__1_n_0\,
      O => regBank(36),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(37),
      Q => Q(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[37]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[37]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[37]_i_3__1_n_0\,
      O => regBank(37),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(38),
      Q => Q(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[38]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[38]_i_3__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[38]_i_4__1_n_0\,
      O => regBank(38),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(3),
      Q => Q(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[3]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[3]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[3]_i_3__1_n_0\,
      O => regBank(3),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(4),
      Q => Q(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[4]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[4]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[4]_i_3__1_n_0\,
      O => regBank(4),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(5),
      Q => Q(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[5]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[5]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[5]_i_3__1_n_0\,
      O => regBank(5),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(6),
      Q => Q(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[6]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[6]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[6]_i_3__1_n_0\,
      O => regBank(6),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(7),
      Q => Q(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[7]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[7]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[7]_i_3__1_n_0\,
      O => regBank(7),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(8),
      Q => Q(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[8]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[8]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[8]_i_3__1_n_0\,
      O => regBank(8),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(9),
      Q => Q(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[9]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[9]_i_2__1_n_0\,
      I1 => \reg_style_fifo.dout_reg[9]_i_3__1_n_0\,
      O => regBank(9),
      S => data_count_m1(2)
    );
\reg_style_fifo.regBank[0][38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => eie_found_ff_reg,
      I1 => p_4_in,
      I2 => check_eie_ff_1,
      I3 => \data_count_int_reg[0]_0\,
      O => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank[0][38]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eie_found_nxt2_out\,
      I1 => full_reg_n_0,
      O => \^full_reg_0\
    );
\reg_style_fifo.regBank_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(0),
      Q => \reg_style_fifo.regBank_reg[0]_16\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(10),
      Q => \reg_style_fifo.regBank_reg[0]_16\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(11),
      Q => \reg_style_fifo.regBank_reg[0]_16\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(12),
      Q => \reg_style_fifo.regBank_reg[0]_16\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(13),
      Q => \reg_style_fifo.regBank_reg[0]_16\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(14),
      Q => \reg_style_fifo.regBank_reg[0]_16\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(15),
      Q => \reg_style_fifo.regBank_reg[0]_16\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(16),
      Q => \reg_style_fifo.regBank_reg[0]_16\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(17),
      Q => \reg_style_fifo.regBank_reg[0]_16\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(18),
      Q => \reg_style_fifo.regBank_reg[0]_16\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(19),
      Q => \reg_style_fifo.regBank_reg[0]_16\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(1),
      Q => \reg_style_fifo.regBank_reg[0]_16\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(20),
      Q => \reg_style_fifo.regBank_reg[0]_16\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(21),
      Q => \reg_style_fifo.regBank_reg[0]_16\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(22),
      Q => \reg_style_fifo.regBank_reg[0]_16\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(23),
      Q => \reg_style_fifo.regBank_reg[0]_16\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(24),
      Q => \reg_style_fifo.regBank_reg[0]_16\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(25),
      Q => \reg_style_fifo.regBank_reg[0]_16\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(26),
      Q => \reg_style_fifo.regBank_reg[0]_16\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(27),
      Q => \reg_style_fifo.regBank_reg[0]_16\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(28),
      Q => \reg_style_fifo.regBank_reg[0]_16\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(29),
      Q => \reg_style_fifo.regBank_reg[0]_16\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(2),
      Q => \reg_style_fifo.regBank_reg[0]_16\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(30),
      Q => \reg_style_fifo.regBank_reg[0]_16\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(31),
      Q => \reg_style_fifo.regBank_reg[0]_16\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(32),
      Q => \reg_style_fifo.regBank_reg[0]_16\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(33),
      Q => \reg_style_fifo.regBank_reg[0]_16\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(34),
      Q => \reg_style_fifo.regBank_reg[0]_16\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(35),
      Q => \reg_style_fifo.regBank_reg[0]_16\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(36),
      Q => \reg_style_fifo.regBank_reg[0]_16\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(37),
      Q => \reg_style_fifo.regBank_reg[0]_16\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(38),
      Q => \reg_style_fifo.regBank_reg[0]_16\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(3),
      Q => \reg_style_fifo.regBank_reg[0]_16\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(4),
      Q => \reg_style_fifo.regBank_reg[0]_16\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(5),
      Q => \reg_style_fifo.regBank_reg[0]_16\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(6),
      Q => \reg_style_fifo.regBank_reg[0]_16\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(7),
      Q => \reg_style_fifo.regBank_reg[0]_16\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(8),
      Q => \reg_style_fifo.regBank_reg[0]_16\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(9),
      Q => \reg_style_fifo.regBank_reg[0]_16\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(0),
      Q => \reg_style_fifo.regBank_reg[1]_17\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(10),
      Q => \reg_style_fifo.regBank_reg[1]_17\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(11),
      Q => \reg_style_fifo.regBank_reg[1]_17\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(12),
      Q => \reg_style_fifo.regBank_reg[1]_17\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(13),
      Q => \reg_style_fifo.regBank_reg[1]_17\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(14),
      Q => \reg_style_fifo.regBank_reg[1]_17\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(15),
      Q => \reg_style_fifo.regBank_reg[1]_17\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(16),
      Q => \reg_style_fifo.regBank_reg[1]_17\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(17),
      Q => \reg_style_fifo.regBank_reg[1]_17\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(18),
      Q => \reg_style_fifo.regBank_reg[1]_17\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(19),
      Q => \reg_style_fifo.regBank_reg[1]_17\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(1),
      Q => \reg_style_fifo.regBank_reg[1]_17\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(20),
      Q => \reg_style_fifo.regBank_reg[1]_17\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(21),
      Q => \reg_style_fifo.regBank_reg[1]_17\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(22),
      Q => \reg_style_fifo.regBank_reg[1]_17\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(23),
      Q => \reg_style_fifo.regBank_reg[1]_17\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(24),
      Q => \reg_style_fifo.regBank_reg[1]_17\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(25),
      Q => \reg_style_fifo.regBank_reg[1]_17\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(26),
      Q => \reg_style_fifo.regBank_reg[1]_17\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(27),
      Q => \reg_style_fifo.regBank_reg[1]_17\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(28),
      Q => \reg_style_fifo.regBank_reg[1]_17\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(29),
      Q => \reg_style_fifo.regBank_reg[1]_17\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(2),
      Q => \reg_style_fifo.regBank_reg[1]_17\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(30),
      Q => \reg_style_fifo.regBank_reg[1]_17\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(31),
      Q => \reg_style_fifo.regBank_reg[1]_17\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(32),
      Q => \reg_style_fifo.regBank_reg[1]_17\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(33),
      Q => \reg_style_fifo.regBank_reg[1]_17\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(34),
      Q => \reg_style_fifo.regBank_reg[1]_17\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(35),
      Q => \reg_style_fifo.regBank_reg[1]_17\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(36),
      Q => \reg_style_fifo.regBank_reg[1]_17\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(37),
      Q => \reg_style_fifo.regBank_reg[1]_17\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(38),
      Q => \reg_style_fifo.regBank_reg[1]_17\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(3),
      Q => \reg_style_fifo.regBank_reg[1]_17\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(4),
      Q => \reg_style_fifo.regBank_reg[1]_17\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(5),
      Q => \reg_style_fifo.regBank_reg[1]_17\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(6),
      Q => \reg_style_fifo.regBank_reg[1]_17\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(7),
      Q => \reg_style_fifo.regBank_reg[1]_17\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(8),
      Q => \reg_style_fifo.regBank_reg[1]_17\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_16\(9),
      Q => \reg_style_fifo.regBank_reg[1]_17\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(0),
      Q => \reg_style_fifo.regBank_reg[2]_18\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(10),
      Q => \reg_style_fifo.regBank_reg[2]_18\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(11),
      Q => \reg_style_fifo.regBank_reg[2]_18\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(12),
      Q => \reg_style_fifo.regBank_reg[2]_18\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(13),
      Q => \reg_style_fifo.regBank_reg[2]_18\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(14),
      Q => \reg_style_fifo.regBank_reg[2]_18\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(15),
      Q => \reg_style_fifo.regBank_reg[2]_18\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(16),
      Q => \reg_style_fifo.regBank_reg[2]_18\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(17),
      Q => \reg_style_fifo.regBank_reg[2]_18\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(18),
      Q => \reg_style_fifo.regBank_reg[2]_18\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(19),
      Q => \reg_style_fifo.regBank_reg[2]_18\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(1),
      Q => \reg_style_fifo.regBank_reg[2]_18\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(20),
      Q => \reg_style_fifo.regBank_reg[2]_18\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(21),
      Q => \reg_style_fifo.regBank_reg[2]_18\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(22),
      Q => \reg_style_fifo.regBank_reg[2]_18\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(23),
      Q => \reg_style_fifo.regBank_reg[2]_18\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(24),
      Q => \reg_style_fifo.regBank_reg[2]_18\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(25),
      Q => \reg_style_fifo.regBank_reg[2]_18\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(26),
      Q => \reg_style_fifo.regBank_reg[2]_18\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(27),
      Q => \reg_style_fifo.regBank_reg[2]_18\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(28),
      Q => \reg_style_fifo.regBank_reg[2]_18\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(29),
      Q => \reg_style_fifo.regBank_reg[2]_18\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(2),
      Q => \reg_style_fifo.regBank_reg[2]_18\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(30),
      Q => \reg_style_fifo.regBank_reg[2]_18\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(31),
      Q => \reg_style_fifo.regBank_reg[2]_18\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(32),
      Q => \reg_style_fifo.regBank_reg[2]_18\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(33),
      Q => \reg_style_fifo.regBank_reg[2]_18\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(34),
      Q => \reg_style_fifo.regBank_reg[2]_18\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(35),
      Q => \reg_style_fifo.regBank_reg[2]_18\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(36),
      Q => \reg_style_fifo.regBank_reg[2]_18\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(37),
      Q => \reg_style_fifo.regBank_reg[2]_18\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(38),
      Q => \reg_style_fifo.regBank_reg[2]_18\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(3),
      Q => \reg_style_fifo.regBank_reg[2]_18\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(4),
      Q => \reg_style_fifo.regBank_reg[2]_18\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(5),
      Q => \reg_style_fifo.regBank_reg[2]_18\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(6),
      Q => \reg_style_fifo.regBank_reg[2]_18\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(7),
      Q => \reg_style_fifo.regBank_reg[2]_18\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(8),
      Q => \reg_style_fifo.regBank_reg[2]_18\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_17\(9),
      Q => \reg_style_fifo.regBank_reg[2]_18\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(0),
      Q => \reg_style_fifo.regBank_reg[3]_19\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(10),
      Q => \reg_style_fifo.regBank_reg[3]_19\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(11),
      Q => \reg_style_fifo.regBank_reg[3]_19\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(12),
      Q => \reg_style_fifo.regBank_reg[3]_19\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(13),
      Q => \reg_style_fifo.regBank_reg[3]_19\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(14),
      Q => \reg_style_fifo.regBank_reg[3]_19\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(15),
      Q => \reg_style_fifo.regBank_reg[3]_19\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(16),
      Q => \reg_style_fifo.regBank_reg[3]_19\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(17),
      Q => \reg_style_fifo.regBank_reg[3]_19\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(18),
      Q => \reg_style_fifo.regBank_reg[3]_19\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(19),
      Q => \reg_style_fifo.regBank_reg[3]_19\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(1),
      Q => \reg_style_fifo.regBank_reg[3]_19\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(20),
      Q => \reg_style_fifo.regBank_reg[3]_19\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(21),
      Q => \reg_style_fifo.regBank_reg[3]_19\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(22),
      Q => \reg_style_fifo.regBank_reg[3]_19\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(23),
      Q => \reg_style_fifo.regBank_reg[3]_19\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(24),
      Q => \reg_style_fifo.regBank_reg[3]_19\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(25),
      Q => \reg_style_fifo.regBank_reg[3]_19\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(26),
      Q => \reg_style_fifo.regBank_reg[3]_19\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(27),
      Q => \reg_style_fifo.regBank_reg[3]_19\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(28),
      Q => \reg_style_fifo.regBank_reg[3]_19\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(29),
      Q => \reg_style_fifo.regBank_reg[3]_19\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(2),
      Q => \reg_style_fifo.regBank_reg[3]_19\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(30),
      Q => \reg_style_fifo.regBank_reg[3]_19\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(31),
      Q => \reg_style_fifo.regBank_reg[3]_19\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(32),
      Q => \reg_style_fifo.regBank_reg[3]_19\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(33),
      Q => \reg_style_fifo.regBank_reg[3]_19\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(34),
      Q => \reg_style_fifo.regBank_reg[3]_19\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(35),
      Q => \reg_style_fifo.regBank_reg[3]_19\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(36),
      Q => \reg_style_fifo.regBank_reg[3]_19\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(37),
      Q => \reg_style_fifo.regBank_reg[3]_19\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(38),
      Q => \reg_style_fifo.regBank_reg[3]_19\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(3),
      Q => \reg_style_fifo.regBank_reg[3]_19\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(4),
      Q => \reg_style_fifo.regBank_reg[3]_19\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(5),
      Q => \reg_style_fifo.regBank_reg[3]_19\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(6),
      Q => \reg_style_fifo.regBank_reg[3]_19\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(7),
      Q => \reg_style_fifo.regBank_reg[3]_19\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(8),
      Q => \reg_style_fifo.regBank_reg[3]_19\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_18\(9),
      Q => \reg_style_fifo.regBank_reg[3]_19\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(0),
      Q => \reg_style_fifo.regBank_reg[4]_20\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(10),
      Q => \reg_style_fifo.regBank_reg[4]_20\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(11),
      Q => \reg_style_fifo.regBank_reg[4]_20\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(12),
      Q => \reg_style_fifo.regBank_reg[4]_20\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(13),
      Q => \reg_style_fifo.regBank_reg[4]_20\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(14),
      Q => \reg_style_fifo.regBank_reg[4]_20\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(15),
      Q => \reg_style_fifo.regBank_reg[4]_20\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(16),
      Q => \reg_style_fifo.regBank_reg[4]_20\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(17),
      Q => \reg_style_fifo.regBank_reg[4]_20\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(18),
      Q => \reg_style_fifo.regBank_reg[4]_20\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(19),
      Q => \reg_style_fifo.regBank_reg[4]_20\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(1),
      Q => \reg_style_fifo.regBank_reg[4]_20\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(20),
      Q => \reg_style_fifo.regBank_reg[4]_20\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(21),
      Q => \reg_style_fifo.regBank_reg[4]_20\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(22),
      Q => \reg_style_fifo.regBank_reg[4]_20\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(23),
      Q => \reg_style_fifo.regBank_reg[4]_20\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(24),
      Q => \reg_style_fifo.regBank_reg[4]_20\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(25),
      Q => \reg_style_fifo.regBank_reg[4]_20\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(26),
      Q => \reg_style_fifo.regBank_reg[4]_20\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(27),
      Q => \reg_style_fifo.regBank_reg[4]_20\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(28),
      Q => \reg_style_fifo.regBank_reg[4]_20\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(29),
      Q => \reg_style_fifo.regBank_reg[4]_20\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(2),
      Q => \reg_style_fifo.regBank_reg[4]_20\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(30),
      Q => \reg_style_fifo.regBank_reg[4]_20\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(31),
      Q => \reg_style_fifo.regBank_reg[4]_20\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(32),
      Q => \reg_style_fifo.regBank_reg[4]_20\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(33),
      Q => \reg_style_fifo.regBank_reg[4]_20\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(34),
      Q => \reg_style_fifo.regBank_reg[4]_20\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(35),
      Q => \reg_style_fifo.regBank_reg[4]_20\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(36),
      Q => \reg_style_fifo.regBank_reg[4]_20\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(37),
      Q => \reg_style_fifo.regBank_reg[4]_20\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(38),
      Q => \reg_style_fifo.regBank_reg[4]_20\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(3),
      Q => \reg_style_fifo.regBank_reg[4]_20\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(4),
      Q => \reg_style_fifo.regBank_reg[4]_20\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(5),
      Q => \reg_style_fifo.regBank_reg[4]_20\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(6),
      Q => \reg_style_fifo.regBank_reg[4]_20\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(7),
      Q => \reg_style_fifo.regBank_reg[4]_20\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(8),
      Q => \reg_style_fifo.regBank_reg[4]_20\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_19\(9),
      Q => \reg_style_fifo.regBank_reg[4]_20\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(0),
      Q => \reg_style_fifo.regBank_reg[5]_21\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(10),
      Q => \reg_style_fifo.regBank_reg[5]_21\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(11),
      Q => \reg_style_fifo.regBank_reg[5]_21\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(12),
      Q => \reg_style_fifo.regBank_reg[5]_21\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(13),
      Q => \reg_style_fifo.regBank_reg[5]_21\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(14),
      Q => \reg_style_fifo.regBank_reg[5]_21\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(15),
      Q => \reg_style_fifo.regBank_reg[5]_21\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(16),
      Q => \reg_style_fifo.regBank_reg[5]_21\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(17),
      Q => \reg_style_fifo.regBank_reg[5]_21\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(18),
      Q => \reg_style_fifo.regBank_reg[5]_21\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(19),
      Q => \reg_style_fifo.regBank_reg[5]_21\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(1),
      Q => \reg_style_fifo.regBank_reg[5]_21\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(20),
      Q => \reg_style_fifo.regBank_reg[5]_21\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(21),
      Q => \reg_style_fifo.regBank_reg[5]_21\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(22),
      Q => \reg_style_fifo.regBank_reg[5]_21\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(23),
      Q => \reg_style_fifo.regBank_reg[5]_21\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(24),
      Q => \reg_style_fifo.regBank_reg[5]_21\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(25),
      Q => \reg_style_fifo.regBank_reg[5]_21\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(26),
      Q => \reg_style_fifo.regBank_reg[5]_21\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(27),
      Q => \reg_style_fifo.regBank_reg[5]_21\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(28),
      Q => \reg_style_fifo.regBank_reg[5]_21\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(29),
      Q => \reg_style_fifo.regBank_reg[5]_21\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(2),
      Q => \reg_style_fifo.regBank_reg[5]_21\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(30),
      Q => \reg_style_fifo.regBank_reg[5]_21\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(31),
      Q => \reg_style_fifo.regBank_reg[5]_21\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(32),
      Q => \reg_style_fifo.regBank_reg[5]_21\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(33),
      Q => \reg_style_fifo.regBank_reg[5]_21\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(34),
      Q => \reg_style_fifo.regBank_reg[5]_21\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(35),
      Q => \reg_style_fifo.regBank_reg[5]_21\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(36),
      Q => \reg_style_fifo.regBank_reg[5]_21\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(37),
      Q => \reg_style_fifo.regBank_reg[5]_21\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(38),
      Q => \reg_style_fifo.regBank_reg[5]_21\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(3),
      Q => \reg_style_fifo.regBank_reg[5]_21\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(4),
      Q => \reg_style_fifo.regBank_reg[5]_21\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(5),
      Q => \reg_style_fifo.regBank_reg[5]_21\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(6),
      Q => \reg_style_fifo.regBank_reg[5]_21\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(7),
      Q => \reg_style_fifo.regBank_reg[5]_21\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(8),
      Q => \reg_style_fifo.regBank_reg[5]_21\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_20\(9),
      Q => \reg_style_fifo.regBank_reg[5]_21\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(0),
      Q => \reg_style_fifo.regBank_reg[6]_22\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(10),
      Q => \reg_style_fifo.regBank_reg[6]_22\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(11),
      Q => \reg_style_fifo.regBank_reg[6]_22\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(12),
      Q => \reg_style_fifo.regBank_reg[6]_22\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(13),
      Q => \reg_style_fifo.regBank_reg[6]_22\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(14),
      Q => \reg_style_fifo.regBank_reg[6]_22\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(15),
      Q => \reg_style_fifo.regBank_reg[6]_22\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(16),
      Q => \reg_style_fifo.regBank_reg[6]_22\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(17),
      Q => \reg_style_fifo.regBank_reg[6]_22\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(18),
      Q => \reg_style_fifo.regBank_reg[6]_22\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(19),
      Q => \reg_style_fifo.regBank_reg[6]_22\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(1),
      Q => \reg_style_fifo.regBank_reg[6]_22\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(20),
      Q => \reg_style_fifo.regBank_reg[6]_22\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(21),
      Q => \reg_style_fifo.regBank_reg[6]_22\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(22),
      Q => \reg_style_fifo.regBank_reg[6]_22\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(23),
      Q => \reg_style_fifo.regBank_reg[6]_22\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(24),
      Q => \reg_style_fifo.regBank_reg[6]_22\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(25),
      Q => \reg_style_fifo.regBank_reg[6]_22\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(26),
      Q => \reg_style_fifo.regBank_reg[6]_22\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(27),
      Q => \reg_style_fifo.regBank_reg[6]_22\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(28),
      Q => \reg_style_fifo.regBank_reg[6]_22\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(29),
      Q => \reg_style_fifo.regBank_reg[6]_22\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(2),
      Q => \reg_style_fifo.regBank_reg[6]_22\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(30),
      Q => \reg_style_fifo.regBank_reg[6]_22\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(31),
      Q => \reg_style_fifo.regBank_reg[6]_22\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(32),
      Q => \reg_style_fifo.regBank_reg[6]_22\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(33),
      Q => \reg_style_fifo.regBank_reg[6]_22\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(34),
      Q => \reg_style_fifo.regBank_reg[6]_22\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(35),
      Q => \reg_style_fifo.regBank_reg[6]_22\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(36),
      Q => \reg_style_fifo.regBank_reg[6]_22\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(37),
      Q => \reg_style_fifo.regBank_reg[6]_22\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(38),
      Q => \reg_style_fifo.regBank_reg[6]_22\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(3),
      Q => \reg_style_fifo.regBank_reg[6]_22\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(4),
      Q => \reg_style_fifo.regBank_reg[6]_22\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(5),
      Q => \reg_style_fifo.regBank_reg[6]_22\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(6),
      Q => \reg_style_fifo.regBank_reg[6]_22\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(7),
      Q => \reg_style_fifo.regBank_reg[6]_22\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(8),
      Q => \reg_style_fifo.regBank_reg[6]_22\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_21\(9),
      Q => \reg_style_fifo.regBank_reg[6]_22\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(0),
      Q => \reg_style_fifo.regBank_reg[7]_23\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(10),
      Q => \reg_style_fifo.regBank_reg[7]_23\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(11),
      Q => \reg_style_fifo.regBank_reg[7]_23\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(12),
      Q => \reg_style_fifo.regBank_reg[7]_23\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(13),
      Q => \reg_style_fifo.regBank_reg[7]_23\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(14),
      Q => \reg_style_fifo.regBank_reg[7]_23\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(15),
      Q => \reg_style_fifo.regBank_reg[7]_23\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(16),
      Q => \reg_style_fifo.regBank_reg[7]_23\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(17),
      Q => \reg_style_fifo.regBank_reg[7]_23\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(18),
      Q => \reg_style_fifo.regBank_reg[7]_23\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(19),
      Q => \reg_style_fifo.regBank_reg[7]_23\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(1),
      Q => \reg_style_fifo.regBank_reg[7]_23\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(20),
      Q => \reg_style_fifo.regBank_reg[7]_23\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(21),
      Q => \reg_style_fifo.regBank_reg[7]_23\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(22),
      Q => \reg_style_fifo.regBank_reg[7]_23\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(23),
      Q => \reg_style_fifo.regBank_reg[7]_23\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(24),
      Q => \reg_style_fifo.regBank_reg[7]_23\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(25),
      Q => \reg_style_fifo.regBank_reg[7]_23\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(26),
      Q => \reg_style_fifo.regBank_reg[7]_23\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(27),
      Q => \reg_style_fifo.regBank_reg[7]_23\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(28),
      Q => \reg_style_fifo.regBank_reg[7]_23\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(29),
      Q => \reg_style_fifo.regBank_reg[7]_23\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(2),
      Q => \reg_style_fifo.regBank_reg[7]_23\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(30),
      Q => \reg_style_fifo.regBank_reg[7]_23\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(31),
      Q => \reg_style_fifo.regBank_reg[7]_23\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(32),
      Q => \reg_style_fifo.regBank_reg[7]_23\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(33),
      Q => \reg_style_fifo.regBank_reg[7]_23\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(34),
      Q => \reg_style_fifo.regBank_reg[7]_23\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(35),
      Q => \reg_style_fifo.regBank_reg[7]_23\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(36),
      Q => \reg_style_fifo.regBank_reg[7]_23\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(37),
      Q => \reg_style_fifo.regBank_reg[7]_23\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(38),
      Q => \reg_style_fifo.regBank_reg[7]_23\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(3),
      Q => \reg_style_fifo.regBank_reg[7]_23\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(4),
      Q => \reg_style_fifo.regBank_reg[7]_23\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(5),
      Q => \reg_style_fifo.regBank_reg[7]_23\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(6),
      Q => \reg_style_fifo.regBank_reg[7]_23\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(7),
      Q => \reg_style_fifo.regBank_reg[7]_23\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(8),
      Q => \reg_style_fifo.regBank_reg[7]_23\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
\reg_style_fifo.regBank_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_22\(9),
      Q => \reg_style_fifo.regBank_reg[7]_23\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_8 is
  port (
    cempty : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    eie_found_ff_reg : out STD_LOGIC;
    eie_found_nxt2_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    eie_found_ff_reg_0 : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    check_eie_ff_0 : in STD_LOGIC;
    \data_count_int_reg[0]_0\ : in STD_LOGIC;
    rd_en_int : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    eieos_found_0 : in STD_LOGIC;
    cfg_negotiated_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_24_out : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC;
    eie_found_ff_reg_2 : in STD_LOGIC;
    \reg_style_fifo.regBank_reg[0][38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_8 : entity is "Pcie_nvme1_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_8 is
  signal \^cempty\ : STD_LOGIC;
  signal \data_count_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_count_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_count_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_count_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[3]\ : STD_LOGIC;
  signal data_count_m1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_count_m1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_count_m1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_count_m1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^eie_found_nxt2_out\ : STD_LOGIC;
  signal \empty_int_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_int_i_2__0_n_0\ : STD_LOGIC;
  signal \full_i_1__1_n_0\ : STD_LOGIC;
  signal \full_i_2__0_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal regBank : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.dout_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank[0][38]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank_reg[0]_8\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[1]_9\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[2]_10\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[3]_11\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[4]_12\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[5]_13\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[6]_14\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[7]_15\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_int_i_2__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \full_i_2__0\ : label is "soft_lutpair74";
begin
  cempty <= \^cempty\;
  eie_found_nxt2_out <= \^eie_found_nxt2_out\;
  full_reg_0 <= \^full_reg_0\;
PCIE_3_1_inst_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808080808080"
    )
        port map (
      I0 => p_36_out,
      I1 => eieos_found_0,
      I2 => cfg_negotiated_width(0),
      I3 => p_24_out,
      I4 => p_30_out,
      I5 => cfg_negotiated_width(1),
      O => eie_found_ff_reg
    );
\data_count_int[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      O => \data_count_int[0]_i_1__0_n_0\
    );
\data_count_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      I1 => \data_count_int_reg_n_0_[1]\,
      I2 => \^full_reg_0\,
      I3 => rd_en_int,
      O => \data_count_int[1]_i_1__1_n_0\
    );
\data_count_int[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0FB04"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => rd_en_int,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      I4 => \data_count_int_reg_n_0_[1]\,
      O => \data_count_int[2]_i_1__1_n_0\
    );
\data_count_int[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => rd_en_int,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[1]\,
      I4 => \data_count_int_reg_n_0_[3]\,
      I5 => \data_count_int_reg_n_0_[2]\,
      O => \data_count_int[3]_i_1__1_n_0\
    );
\data_count_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[0]_i_1__0_n_0\,
      Q => \data_count_int_reg_n_0_[0]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\data_count_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[1]_i_1__1_n_0\,
      Q => \data_count_int_reg_n_0_[1]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\data_count_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[2]_i_1__1_n_0\,
      Q => \data_count_int_reg_n_0_[2]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\data_count_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_int[3]_i_1__1_n_0\,
      Q => \data_count_int_reg_n_0_[3]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\data_count_m1[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_count_m1(0),
      O => \data_count_m1[0]_i_1__0_n_0\
    );
\data_count_m1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => data_count_m1(0),
      I1 => data_count_m1(1),
      I2 => rd_en_int,
      I3 => \^full_reg_0\,
      O => \data_count_m1[1]_i_1__1_n_0\
    );
\data_count_m1[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7878E178"
    )
        port map (
      I0 => data_count_m1(1),
      I1 => data_count_m1(0),
      I2 => data_count_m1(2),
      I3 => rd_en_int,
      I4 => \^full_reg_0\,
      O => \data_count_m1[2]_i_2__1_n_0\
    );
\data_count_m1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[0]_i_1__0_n_0\,
      Q => data_count_m1(0),
      S => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\data_count_m1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[1]_i_1__1_n_0\,
      Q => data_count_m1(1),
      S => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\data_count_m1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => \data_count_int_reg[0]_1\(0),
      D => \data_count_m1[2]_i_2__1_n_0\,
      Q => data_count_m1(2),
      S => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\eie_found_ff_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CF008A008A008A"
    )
        port map (
      I0 => p_36_out,
      I1 => check_eie_ff_0,
      I2 => p_4_in,
      I3 => eie_found_ff_reg_0,
      I4 => eie_found_ff_reg_1,
      I5 => eie_found_ff_reg_2,
      O => \^eie_found_nxt2_out\
    );
\empty_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFEEAEE"
    )
        port map (
      I0 => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\,
      I1 => \^cempty\,
      I2 => rd_en_int,
      I3 => \^full_reg_0\,
      I4 => \empty_int_i_2__0_n_0\,
      O => \empty_int_i_1__1_n_0\
    );
\empty_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => \empty_int_i_2__0_n_0\
    );
empty_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \empty_int_i_1__1_n_0\,
      Q => \^cempty\,
      R => '0'
    );
\full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD40"
    )
        port map (
      I0 => rd_en_int,
      I1 => \^full_reg_0\,
      I2 => \full_i_2__0_n_0\,
      I3 => full_reg_n_0,
      I4 => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\,
      O => \full_i_1__1_n_0\
    );
\full_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => \full_i_2__0_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \full_i_1__1_n_0\,
      Q => full_reg_n_0,
      R => '0'
    );
\reg_style_fifo.dout_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(0),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(0),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(0),
      O => \reg_style_fifo.dout_reg[0]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(0),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(0),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(0),
      O => \reg_style_fifo.dout_reg[0]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(10),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(10),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(10),
      O => \reg_style_fifo.dout_reg[10]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(10),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(10),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(10),
      O => \reg_style_fifo.dout_reg[10]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(11),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(11),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(11),
      O => \reg_style_fifo.dout_reg[11]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(11),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(11),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(11),
      O => \reg_style_fifo.dout_reg[11]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(12),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(12),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(12),
      O => \reg_style_fifo.dout_reg[12]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(12),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(12),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(12),
      O => \reg_style_fifo.dout_reg[12]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(13),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(13),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(13),
      O => \reg_style_fifo.dout_reg[13]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(13),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(13),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(13),
      O => \reg_style_fifo.dout_reg[13]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(14),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(14),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(14),
      O => \reg_style_fifo.dout_reg[14]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(14),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(14),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(14),
      O => \reg_style_fifo.dout_reg[14]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(15),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(15),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(15),
      O => \reg_style_fifo.dout_reg[15]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(15),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(15),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(15),
      O => \reg_style_fifo.dout_reg[15]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(16),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(16),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(16),
      O => \reg_style_fifo.dout_reg[16]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(16),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(16),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(16),
      O => \reg_style_fifo.dout_reg[16]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(17),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(17),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(17),
      O => \reg_style_fifo.dout_reg[17]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(17),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(17),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(17),
      O => \reg_style_fifo.dout_reg[17]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(18),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(18),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(18),
      O => \reg_style_fifo.dout_reg[18]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(18),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(18),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(18),
      O => \reg_style_fifo.dout_reg[18]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(19),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(19),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(19),
      O => \reg_style_fifo.dout_reg[19]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(19),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(19),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(19),
      O => \reg_style_fifo.dout_reg[19]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(1),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(1),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(1),
      O => \reg_style_fifo.dout_reg[1]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(1),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(1),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(1),
      O => \reg_style_fifo.dout_reg[1]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(20),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(20),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(20),
      O => \reg_style_fifo.dout_reg[20]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(20),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(20),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(20),
      O => \reg_style_fifo.dout_reg[20]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(21),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(21),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(21),
      O => \reg_style_fifo.dout_reg[21]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(21),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(21),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(21),
      O => \reg_style_fifo.dout_reg[21]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(22),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(22),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(22),
      O => \reg_style_fifo.dout_reg[22]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(22),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(22),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(22),
      O => \reg_style_fifo.dout_reg[22]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(23),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(23),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(23),
      O => \reg_style_fifo.dout_reg[23]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(23),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(23),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(23),
      O => \reg_style_fifo.dout_reg[23]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(24),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(24),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(24),
      O => \reg_style_fifo.dout_reg[24]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(24),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(24),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(24),
      O => \reg_style_fifo.dout_reg[24]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(25),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(25),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(25),
      O => \reg_style_fifo.dout_reg[25]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(25),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(25),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(25),
      O => \reg_style_fifo.dout_reg[25]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(26),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(26),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(26),
      O => \reg_style_fifo.dout_reg[26]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(26),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(26),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(26),
      O => \reg_style_fifo.dout_reg[26]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(27),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(27),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(27),
      O => \reg_style_fifo.dout_reg[27]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(27),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(27),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(27),
      O => \reg_style_fifo.dout_reg[27]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(28),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(28),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(28),
      O => \reg_style_fifo.dout_reg[28]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(28),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(28),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(28),
      O => \reg_style_fifo.dout_reg[28]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(29),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(29),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(29),
      O => \reg_style_fifo.dout_reg[29]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(29),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(29),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(29),
      O => \reg_style_fifo.dout_reg[29]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(2),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(2),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(2),
      O => \reg_style_fifo.dout_reg[2]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(2),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(2),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(2),
      O => \reg_style_fifo.dout_reg[2]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(30),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(30),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(30),
      O => \reg_style_fifo.dout_reg[30]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(30),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(30),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(30),
      O => \reg_style_fifo.dout_reg[30]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(31),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(31),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(31),
      O => \reg_style_fifo.dout_reg[31]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(31),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(31),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(31),
      O => \reg_style_fifo.dout_reg[31]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(32),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(32),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(32),
      O => \reg_style_fifo.dout_reg[32]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(32),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(32),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(32),
      O => \reg_style_fifo.dout_reg[32]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(33),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(33),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(33),
      O => \reg_style_fifo.dout_reg[33]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(33),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(33),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(33),
      O => \reg_style_fifo.dout_reg[33]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(34),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(34),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(34),
      O => \reg_style_fifo.dout_reg[34]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(34),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(34),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(34),
      O => \reg_style_fifo.dout_reg[34]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(35),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(35),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(35),
      O => \reg_style_fifo.dout_reg[35]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(35),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(35),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(35),
      O => \reg_style_fifo.dout_reg[35]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(36),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(36),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(36),
      O => \reg_style_fifo.dout_reg[36]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(36),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(36),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(36),
      O => \reg_style_fifo.dout_reg[36]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(37),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(37),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(37),
      O => \reg_style_fifo.dout_reg[37]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(37),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(37),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(37),
      O => \reg_style_fifo.dout_reg[37]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(38),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(38),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(38),
      O => \reg_style_fifo.dout_reg[38]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(38),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(38),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(38),
      O => \reg_style_fifo.dout_reg[38]_i_4__0_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(3),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(3),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(3),
      O => \reg_style_fifo.dout_reg[3]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(3),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(3),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(3),
      O => \reg_style_fifo.dout_reg[3]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(4),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(4),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(4),
      O => \reg_style_fifo.dout_reg[4]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(4),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(4),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(4),
      O => \reg_style_fifo.dout_reg[4]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(5),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(5),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(5),
      O => \reg_style_fifo.dout_reg[5]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(5),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(5),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(5),
      O => \reg_style_fifo.dout_reg[5]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(6),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(6),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(6),
      O => \reg_style_fifo.dout_reg[6]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(6),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(6),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(6),
      O => \reg_style_fifo.dout_reg[6]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(7),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(7),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(7),
      O => \reg_style_fifo.dout_reg[7]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(7),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(7),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(7),
      O => \reg_style_fifo.dout_reg[7]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(8),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(8),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(8),
      O => \reg_style_fifo.dout_reg[8]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(8),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(8),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(8),
      O => \reg_style_fifo.dout_reg[8]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_10\(9),
      I1 => \reg_style_fifo.regBank_reg[0]_8\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_11\(9),
      I5 => \reg_style_fifo.regBank_reg[1]_9\(9),
      O => \reg_style_fifo.dout_reg[9]_i_2__0_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_14\(9),
      I1 => \reg_style_fifo.regBank_reg[4]_12\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_15\(9),
      I5 => \reg_style_fifo.regBank_reg[5]_13\(9),
      O => \reg_style_fifo.dout_reg[9]_i_3__0_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(0),
      Q => Q(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[0]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[0]_i_3__0_n_0\,
      O => regBank(0),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(10),
      Q => Q(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[10]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[10]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[10]_i_3__0_n_0\,
      O => regBank(10),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(11),
      Q => Q(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[11]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[11]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[11]_i_3__0_n_0\,
      O => regBank(11),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(12),
      Q => Q(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[12]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[12]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[12]_i_3__0_n_0\,
      O => regBank(12),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(13),
      Q => Q(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[13]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[13]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[13]_i_3__0_n_0\,
      O => regBank(13),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(14),
      Q => Q(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[14]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[14]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[14]_i_3__0_n_0\,
      O => regBank(14),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(15),
      Q => Q(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[15]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[15]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[15]_i_3__0_n_0\,
      O => regBank(15),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(16),
      Q => Q(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[16]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[16]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[16]_i_3__0_n_0\,
      O => regBank(16),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(17),
      Q => Q(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[17]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[17]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[17]_i_3__0_n_0\,
      O => regBank(17),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(18),
      Q => Q(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[18]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[18]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[18]_i_3__0_n_0\,
      O => regBank(18),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(19),
      Q => Q(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[19]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[19]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[19]_i_3__0_n_0\,
      O => regBank(19),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(1),
      Q => Q(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[1]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[1]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[1]_i_3__0_n_0\,
      O => regBank(1),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(20),
      Q => Q(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[20]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[20]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[20]_i_3__0_n_0\,
      O => regBank(20),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(21),
      Q => Q(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[21]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[21]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[21]_i_3__0_n_0\,
      O => regBank(21),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(22),
      Q => Q(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[22]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[22]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[22]_i_3__0_n_0\,
      O => regBank(22),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(23),
      Q => Q(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[23]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[23]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[23]_i_3__0_n_0\,
      O => regBank(23),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(24),
      Q => Q(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[24]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[24]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[24]_i_3__0_n_0\,
      O => regBank(24),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(25),
      Q => Q(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[25]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[25]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[25]_i_3__0_n_0\,
      O => regBank(25),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(26),
      Q => Q(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[26]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[26]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[26]_i_3__0_n_0\,
      O => regBank(26),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(27),
      Q => Q(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[27]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[27]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[27]_i_3__0_n_0\,
      O => regBank(27),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(28),
      Q => Q(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[28]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[28]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[28]_i_3__0_n_0\,
      O => regBank(28),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(29),
      Q => Q(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[29]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[29]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[29]_i_3__0_n_0\,
      O => regBank(29),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(2),
      Q => Q(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[2]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[2]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[2]_i_3__0_n_0\,
      O => regBank(2),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(30),
      Q => Q(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[30]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[30]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[30]_i_3__0_n_0\,
      O => regBank(30),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(31),
      Q => Q(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[31]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[31]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[31]_i_3__0_n_0\,
      O => regBank(31),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(32),
      Q => Q(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[32]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[32]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[32]_i_3__0_n_0\,
      O => regBank(32),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(33),
      Q => Q(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[33]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[33]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[33]_i_3__0_n_0\,
      O => regBank(33),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(34),
      Q => Q(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[34]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[34]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[34]_i_3__0_n_0\,
      O => regBank(34),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(35),
      Q => Q(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[35]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[35]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[35]_i_3__0_n_0\,
      O => regBank(35),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(36),
      Q => Q(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[36]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[36]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[36]_i_3__0_n_0\,
      O => regBank(36),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(37),
      Q => Q(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[37]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[37]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[37]_i_3__0_n_0\,
      O => regBank(37),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(38),
      Q => Q(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[38]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[38]_i_3__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[38]_i_4__0_n_0\,
      O => regBank(38),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(3),
      Q => Q(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[3]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[3]_i_3__0_n_0\,
      O => regBank(3),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(4),
      Q => Q(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[4]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[4]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[4]_i_3__0_n_0\,
      O => regBank(4),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(5),
      Q => Q(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[5]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[5]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[5]_i_3__0_n_0\,
      O => regBank(5),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(6),
      Q => Q(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[6]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[6]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[6]_i_3__0_n_0\,
      O => regBank(6),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(7),
      Q => Q(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[7]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[7]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[7]_i_3__0_n_0\,
      O => regBank(7),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(8),
      Q => Q(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[8]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[8]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[8]_i_3__0_n_0\,
      O => regBank(8),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int,
      D => regBank(9),
      Q => Q(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.dout_reg_reg[9]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[9]_i_2__0_n_0\,
      I1 => \reg_style_fifo.dout_reg[9]_i_3__0_n_0\,
      O => regBank(9),
      S => data_count_m1(2)
    );
\reg_style_fifo.regBank[0][38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => eie_found_ff_reg_0,
      I1 => p_4_in,
      I2 => check_eie_ff_0,
      I3 => \data_count_int_reg[0]_0\,
      O => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank[0][38]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eie_found_nxt2_out\,
      I1 => full_reg_n_0,
      O => \^full_reg_0\
    );
\reg_style_fifo.regBank_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(0),
      Q => \reg_style_fifo.regBank_reg[0]_8\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(10),
      Q => \reg_style_fifo.regBank_reg[0]_8\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(11),
      Q => \reg_style_fifo.regBank_reg[0]_8\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(12),
      Q => \reg_style_fifo.regBank_reg[0]_8\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(13),
      Q => \reg_style_fifo.regBank_reg[0]_8\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(14),
      Q => \reg_style_fifo.regBank_reg[0]_8\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(15),
      Q => \reg_style_fifo.regBank_reg[0]_8\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(16),
      Q => \reg_style_fifo.regBank_reg[0]_8\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(17),
      Q => \reg_style_fifo.regBank_reg[0]_8\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(18),
      Q => \reg_style_fifo.regBank_reg[0]_8\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(19),
      Q => \reg_style_fifo.regBank_reg[0]_8\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(1),
      Q => \reg_style_fifo.regBank_reg[0]_8\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(20),
      Q => \reg_style_fifo.regBank_reg[0]_8\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(21),
      Q => \reg_style_fifo.regBank_reg[0]_8\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(22),
      Q => \reg_style_fifo.regBank_reg[0]_8\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(23),
      Q => \reg_style_fifo.regBank_reg[0]_8\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(24),
      Q => \reg_style_fifo.regBank_reg[0]_8\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(25),
      Q => \reg_style_fifo.regBank_reg[0]_8\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(26),
      Q => \reg_style_fifo.regBank_reg[0]_8\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(27),
      Q => \reg_style_fifo.regBank_reg[0]_8\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(28),
      Q => \reg_style_fifo.regBank_reg[0]_8\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(29),
      Q => \reg_style_fifo.regBank_reg[0]_8\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(2),
      Q => \reg_style_fifo.regBank_reg[0]_8\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(30),
      Q => \reg_style_fifo.regBank_reg[0]_8\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(31),
      Q => \reg_style_fifo.regBank_reg[0]_8\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(32),
      Q => \reg_style_fifo.regBank_reg[0]_8\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(33),
      Q => \reg_style_fifo.regBank_reg[0]_8\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(34),
      Q => \reg_style_fifo.regBank_reg[0]_8\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(35),
      Q => \reg_style_fifo.regBank_reg[0]_8\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(36),
      Q => \reg_style_fifo.regBank_reg[0]_8\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(37),
      Q => \reg_style_fifo.regBank_reg[0]_8\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(38),
      Q => \reg_style_fifo.regBank_reg[0]_8\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(3),
      Q => \reg_style_fifo.regBank_reg[0]_8\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(4),
      Q => \reg_style_fifo.regBank_reg[0]_8\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(5),
      Q => \reg_style_fifo.regBank_reg[0]_8\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(6),
      Q => \reg_style_fifo.regBank_reg[0]_8\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(7),
      Q => \reg_style_fifo.regBank_reg[0]_8\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(8),
      Q => \reg_style_fifo.regBank_reg[0]_8\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(9),
      Q => \reg_style_fifo.regBank_reg[0]_8\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(0),
      Q => \reg_style_fifo.regBank_reg[1]_9\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(10),
      Q => \reg_style_fifo.regBank_reg[1]_9\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(11),
      Q => \reg_style_fifo.regBank_reg[1]_9\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(12),
      Q => \reg_style_fifo.regBank_reg[1]_9\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(13),
      Q => \reg_style_fifo.regBank_reg[1]_9\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(14),
      Q => \reg_style_fifo.regBank_reg[1]_9\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(15),
      Q => \reg_style_fifo.regBank_reg[1]_9\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(16),
      Q => \reg_style_fifo.regBank_reg[1]_9\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(17),
      Q => \reg_style_fifo.regBank_reg[1]_9\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(18),
      Q => \reg_style_fifo.regBank_reg[1]_9\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(19),
      Q => \reg_style_fifo.regBank_reg[1]_9\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(1),
      Q => \reg_style_fifo.regBank_reg[1]_9\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(20),
      Q => \reg_style_fifo.regBank_reg[1]_9\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(21),
      Q => \reg_style_fifo.regBank_reg[1]_9\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(22),
      Q => \reg_style_fifo.regBank_reg[1]_9\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(23),
      Q => \reg_style_fifo.regBank_reg[1]_9\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(24),
      Q => \reg_style_fifo.regBank_reg[1]_9\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(25),
      Q => \reg_style_fifo.regBank_reg[1]_9\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(26),
      Q => \reg_style_fifo.regBank_reg[1]_9\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(27),
      Q => \reg_style_fifo.regBank_reg[1]_9\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(28),
      Q => \reg_style_fifo.regBank_reg[1]_9\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(29),
      Q => \reg_style_fifo.regBank_reg[1]_9\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(2),
      Q => \reg_style_fifo.regBank_reg[1]_9\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(30),
      Q => \reg_style_fifo.regBank_reg[1]_9\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(31),
      Q => \reg_style_fifo.regBank_reg[1]_9\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(32),
      Q => \reg_style_fifo.regBank_reg[1]_9\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(33),
      Q => \reg_style_fifo.regBank_reg[1]_9\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(34),
      Q => \reg_style_fifo.regBank_reg[1]_9\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(35),
      Q => \reg_style_fifo.regBank_reg[1]_9\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(36),
      Q => \reg_style_fifo.regBank_reg[1]_9\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(37),
      Q => \reg_style_fifo.regBank_reg[1]_9\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(38),
      Q => \reg_style_fifo.regBank_reg[1]_9\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(3),
      Q => \reg_style_fifo.regBank_reg[1]_9\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(4),
      Q => \reg_style_fifo.regBank_reg[1]_9\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(5),
      Q => \reg_style_fifo.regBank_reg[1]_9\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(6),
      Q => \reg_style_fifo.regBank_reg[1]_9\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(7),
      Q => \reg_style_fifo.regBank_reg[1]_9\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(8),
      Q => \reg_style_fifo.regBank_reg[1]_9\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[0]_8\(9),
      Q => \reg_style_fifo.regBank_reg[1]_9\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(0),
      Q => \reg_style_fifo.regBank_reg[2]_10\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(10),
      Q => \reg_style_fifo.regBank_reg[2]_10\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(11),
      Q => \reg_style_fifo.regBank_reg[2]_10\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(12),
      Q => \reg_style_fifo.regBank_reg[2]_10\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(13),
      Q => \reg_style_fifo.regBank_reg[2]_10\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(14),
      Q => \reg_style_fifo.regBank_reg[2]_10\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(15),
      Q => \reg_style_fifo.regBank_reg[2]_10\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(16),
      Q => \reg_style_fifo.regBank_reg[2]_10\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(17),
      Q => \reg_style_fifo.regBank_reg[2]_10\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(18),
      Q => \reg_style_fifo.regBank_reg[2]_10\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(19),
      Q => \reg_style_fifo.regBank_reg[2]_10\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(1),
      Q => \reg_style_fifo.regBank_reg[2]_10\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(20),
      Q => \reg_style_fifo.regBank_reg[2]_10\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(21),
      Q => \reg_style_fifo.regBank_reg[2]_10\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(22),
      Q => \reg_style_fifo.regBank_reg[2]_10\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(23),
      Q => \reg_style_fifo.regBank_reg[2]_10\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(24),
      Q => \reg_style_fifo.regBank_reg[2]_10\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(25),
      Q => \reg_style_fifo.regBank_reg[2]_10\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(26),
      Q => \reg_style_fifo.regBank_reg[2]_10\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(27),
      Q => \reg_style_fifo.regBank_reg[2]_10\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(28),
      Q => \reg_style_fifo.regBank_reg[2]_10\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(29),
      Q => \reg_style_fifo.regBank_reg[2]_10\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(2),
      Q => \reg_style_fifo.regBank_reg[2]_10\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(30),
      Q => \reg_style_fifo.regBank_reg[2]_10\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(31),
      Q => \reg_style_fifo.regBank_reg[2]_10\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(32),
      Q => \reg_style_fifo.regBank_reg[2]_10\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(33),
      Q => \reg_style_fifo.regBank_reg[2]_10\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(34),
      Q => \reg_style_fifo.regBank_reg[2]_10\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(35),
      Q => \reg_style_fifo.regBank_reg[2]_10\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(36),
      Q => \reg_style_fifo.regBank_reg[2]_10\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(37),
      Q => \reg_style_fifo.regBank_reg[2]_10\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(38),
      Q => \reg_style_fifo.regBank_reg[2]_10\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(3),
      Q => \reg_style_fifo.regBank_reg[2]_10\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(4),
      Q => \reg_style_fifo.regBank_reg[2]_10\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(5),
      Q => \reg_style_fifo.regBank_reg[2]_10\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(6),
      Q => \reg_style_fifo.regBank_reg[2]_10\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(7),
      Q => \reg_style_fifo.regBank_reg[2]_10\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(8),
      Q => \reg_style_fifo.regBank_reg[2]_10\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[1]_9\(9),
      Q => \reg_style_fifo.regBank_reg[2]_10\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(0),
      Q => \reg_style_fifo.regBank_reg[3]_11\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(10),
      Q => \reg_style_fifo.regBank_reg[3]_11\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(11),
      Q => \reg_style_fifo.regBank_reg[3]_11\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(12),
      Q => \reg_style_fifo.regBank_reg[3]_11\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(13),
      Q => \reg_style_fifo.regBank_reg[3]_11\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(14),
      Q => \reg_style_fifo.regBank_reg[3]_11\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(15),
      Q => \reg_style_fifo.regBank_reg[3]_11\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(16),
      Q => \reg_style_fifo.regBank_reg[3]_11\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(17),
      Q => \reg_style_fifo.regBank_reg[3]_11\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(18),
      Q => \reg_style_fifo.regBank_reg[3]_11\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(19),
      Q => \reg_style_fifo.regBank_reg[3]_11\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(1),
      Q => \reg_style_fifo.regBank_reg[3]_11\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(20),
      Q => \reg_style_fifo.regBank_reg[3]_11\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(21),
      Q => \reg_style_fifo.regBank_reg[3]_11\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(22),
      Q => \reg_style_fifo.regBank_reg[3]_11\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(23),
      Q => \reg_style_fifo.regBank_reg[3]_11\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(24),
      Q => \reg_style_fifo.regBank_reg[3]_11\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(25),
      Q => \reg_style_fifo.regBank_reg[3]_11\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(26),
      Q => \reg_style_fifo.regBank_reg[3]_11\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(27),
      Q => \reg_style_fifo.regBank_reg[3]_11\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(28),
      Q => \reg_style_fifo.regBank_reg[3]_11\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(29),
      Q => \reg_style_fifo.regBank_reg[3]_11\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(2),
      Q => \reg_style_fifo.regBank_reg[3]_11\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(30),
      Q => \reg_style_fifo.regBank_reg[3]_11\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(31),
      Q => \reg_style_fifo.regBank_reg[3]_11\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(32),
      Q => \reg_style_fifo.regBank_reg[3]_11\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(33),
      Q => \reg_style_fifo.regBank_reg[3]_11\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(34),
      Q => \reg_style_fifo.regBank_reg[3]_11\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(35),
      Q => \reg_style_fifo.regBank_reg[3]_11\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(36),
      Q => \reg_style_fifo.regBank_reg[3]_11\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(37),
      Q => \reg_style_fifo.regBank_reg[3]_11\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(38),
      Q => \reg_style_fifo.regBank_reg[3]_11\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(3),
      Q => \reg_style_fifo.regBank_reg[3]_11\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(4),
      Q => \reg_style_fifo.regBank_reg[3]_11\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(5),
      Q => \reg_style_fifo.regBank_reg[3]_11\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(6),
      Q => \reg_style_fifo.regBank_reg[3]_11\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(7),
      Q => \reg_style_fifo.regBank_reg[3]_11\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(8),
      Q => \reg_style_fifo.regBank_reg[3]_11\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[2]_10\(9),
      Q => \reg_style_fifo.regBank_reg[3]_11\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(0),
      Q => \reg_style_fifo.regBank_reg[4]_12\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(10),
      Q => \reg_style_fifo.regBank_reg[4]_12\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(11),
      Q => \reg_style_fifo.regBank_reg[4]_12\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(12),
      Q => \reg_style_fifo.regBank_reg[4]_12\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(13),
      Q => \reg_style_fifo.regBank_reg[4]_12\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(14),
      Q => \reg_style_fifo.regBank_reg[4]_12\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(15),
      Q => \reg_style_fifo.regBank_reg[4]_12\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(16),
      Q => \reg_style_fifo.regBank_reg[4]_12\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(17),
      Q => \reg_style_fifo.regBank_reg[4]_12\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(18),
      Q => \reg_style_fifo.regBank_reg[4]_12\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(19),
      Q => \reg_style_fifo.regBank_reg[4]_12\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(1),
      Q => \reg_style_fifo.regBank_reg[4]_12\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(20),
      Q => \reg_style_fifo.regBank_reg[4]_12\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(21),
      Q => \reg_style_fifo.regBank_reg[4]_12\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(22),
      Q => \reg_style_fifo.regBank_reg[4]_12\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(23),
      Q => \reg_style_fifo.regBank_reg[4]_12\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(24),
      Q => \reg_style_fifo.regBank_reg[4]_12\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(25),
      Q => \reg_style_fifo.regBank_reg[4]_12\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(26),
      Q => \reg_style_fifo.regBank_reg[4]_12\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(27),
      Q => \reg_style_fifo.regBank_reg[4]_12\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(28),
      Q => \reg_style_fifo.regBank_reg[4]_12\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(29),
      Q => \reg_style_fifo.regBank_reg[4]_12\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(2),
      Q => \reg_style_fifo.regBank_reg[4]_12\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(30),
      Q => \reg_style_fifo.regBank_reg[4]_12\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(31),
      Q => \reg_style_fifo.regBank_reg[4]_12\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(32),
      Q => \reg_style_fifo.regBank_reg[4]_12\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(33),
      Q => \reg_style_fifo.regBank_reg[4]_12\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(34),
      Q => \reg_style_fifo.regBank_reg[4]_12\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(35),
      Q => \reg_style_fifo.regBank_reg[4]_12\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(36),
      Q => \reg_style_fifo.regBank_reg[4]_12\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(37),
      Q => \reg_style_fifo.regBank_reg[4]_12\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(38),
      Q => \reg_style_fifo.regBank_reg[4]_12\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(3),
      Q => \reg_style_fifo.regBank_reg[4]_12\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(4),
      Q => \reg_style_fifo.regBank_reg[4]_12\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(5),
      Q => \reg_style_fifo.regBank_reg[4]_12\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(6),
      Q => \reg_style_fifo.regBank_reg[4]_12\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(7),
      Q => \reg_style_fifo.regBank_reg[4]_12\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(8),
      Q => \reg_style_fifo.regBank_reg[4]_12\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[3]_11\(9),
      Q => \reg_style_fifo.regBank_reg[4]_12\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(0),
      Q => \reg_style_fifo.regBank_reg[5]_13\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(10),
      Q => \reg_style_fifo.regBank_reg[5]_13\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(11),
      Q => \reg_style_fifo.regBank_reg[5]_13\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(12),
      Q => \reg_style_fifo.regBank_reg[5]_13\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(13),
      Q => \reg_style_fifo.regBank_reg[5]_13\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(14),
      Q => \reg_style_fifo.regBank_reg[5]_13\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(15),
      Q => \reg_style_fifo.regBank_reg[5]_13\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(16),
      Q => \reg_style_fifo.regBank_reg[5]_13\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(17),
      Q => \reg_style_fifo.regBank_reg[5]_13\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(18),
      Q => \reg_style_fifo.regBank_reg[5]_13\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(19),
      Q => \reg_style_fifo.regBank_reg[5]_13\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(1),
      Q => \reg_style_fifo.regBank_reg[5]_13\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(20),
      Q => \reg_style_fifo.regBank_reg[5]_13\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(21),
      Q => \reg_style_fifo.regBank_reg[5]_13\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(22),
      Q => \reg_style_fifo.regBank_reg[5]_13\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(23),
      Q => \reg_style_fifo.regBank_reg[5]_13\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(24),
      Q => \reg_style_fifo.regBank_reg[5]_13\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(25),
      Q => \reg_style_fifo.regBank_reg[5]_13\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(26),
      Q => \reg_style_fifo.regBank_reg[5]_13\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(27),
      Q => \reg_style_fifo.regBank_reg[5]_13\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(28),
      Q => \reg_style_fifo.regBank_reg[5]_13\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(29),
      Q => \reg_style_fifo.regBank_reg[5]_13\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(2),
      Q => \reg_style_fifo.regBank_reg[5]_13\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(30),
      Q => \reg_style_fifo.regBank_reg[5]_13\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(31),
      Q => \reg_style_fifo.regBank_reg[5]_13\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(32),
      Q => \reg_style_fifo.regBank_reg[5]_13\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(33),
      Q => \reg_style_fifo.regBank_reg[5]_13\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(34),
      Q => \reg_style_fifo.regBank_reg[5]_13\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(35),
      Q => \reg_style_fifo.regBank_reg[5]_13\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(36),
      Q => \reg_style_fifo.regBank_reg[5]_13\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(37),
      Q => \reg_style_fifo.regBank_reg[5]_13\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(38),
      Q => \reg_style_fifo.regBank_reg[5]_13\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(3),
      Q => \reg_style_fifo.regBank_reg[5]_13\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(4),
      Q => \reg_style_fifo.regBank_reg[5]_13\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(5),
      Q => \reg_style_fifo.regBank_reg[5]_13\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(6),
      Q => \reg_style_fifo.regBank_reg[5]_13\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(7),
      Q => \reg_style_fifo.regBank_reg[5]_13\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(8),
      Q => \reg_style_fifo.regBank_reg[5]_13\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[4]_12\(9),
      Q => \reg_style_fifo.regBank_reg[5]_13\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(0),
      Q => \reg_style_fifo.regBank_reg[6]_14\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(10),
      Q => \reg_style_fifo.regBank_reg[6]_14\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(11),
      Q => \reg_style_fifo.regBank_reg[6]_14\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(12),
      Q => \reg_style_fifo.regBank_reg[6]_14\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(13),
      Q => \reg_style_fifo.regBank_reg[6]_14\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(14),
      Q => \reg_style_fifo.regBank_reg[6]_14\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(15),
      Q => \reg_style_fifo.regBank_reg[6]_14\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(16),
      Q => \reg_style_fifo.regBank_reg[6]_14\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(17),
      Q => \reg_style_fifo.regBank_reg[6]_14\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(18),
      Q => \reg_style_fifo.regBank_reg[6]_14\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(19),
      Q => \reg_style_fifo.regBank_reg[6]_14\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(1),
      Q => \reg_style_fifo.regBank_reg[6]_14\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(20),
      Q => \reg_style_fifo.regBank_reg[6]_14\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(21),
      Q => \reg_style_fifo.regBank_reg[6]_14\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(22),
      Q => \reg_style_fifo.regBank_reg[6]_14\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(23),
      Q => \reg_style_fifo.regBank_reg[6]_14\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(24),
      Q => \reg_style_fifo.regBank_reg[6]_14\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(25),
      Q => \reg_style_fifo.regBank_reg[6]_14\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(26),
      Q => \reg_style_fifo.regBank_reg[6]_14\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(27),
      Q => \reg_style_fifo.regBank_reg[6]_14\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(28),
      Q => \reg_style_fifo.regBank_reg[6]_14\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(29),
      Q => \reg_style_fifo.regBank_reg[6]_14\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(2),
      Q => \reg_style_fifo.regBank_reg[6]_14\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(30),
      Q => \reg_style_fifo.regBank_reg[6]_14\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(31),
      Q => \reg_style_fifo.regBank_reg[6]_14\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(32),
      Q => \reg_style_fifo.regBank_reg[6]_14\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(33),
      Q => \reg_style_fifo.regBank_reg[6]_14\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(34),
      Q => \reg_style_fifo.regBank_reg[6]_14\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(35),
      Q => \reg_style_fifo.regBank_reg[6]_14\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(36),
      Q => \reg_style_fifo.regBank_reg[6]_14\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(37),
      Q => \reg_style_fifo.regBank_reg[6]_14\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(38),
      Q => \reg_style_fifo.regBank_reg[6]_14\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(3),
      Q => \reg_style_fifo.regBank_reg[6]_14\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(4),
      Q => \reg_style_fifo.regBank_reg[6]_14\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(5),
      Q => \reg_style_fifo.regBank_reg[6]_14\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(6),
      Q => \reg_style_fifo.regBank_reg[6]_14\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(7),
      Q => \reg_style_fifo.regBank_reg[6]_14\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(8),
      Q => \reg_style_fifo.regBank_reg[6]_14\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[5]_13\(9),
      Q => \reg_style_fifo.regBank_reg[6]_14\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(0),
      Q => \reg_style_fifo.regBank_reg[7]_15\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(10),
      Q => \reg_style_fifo.regBank_reg[7]_15\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(11),
      Q => \reg_style_fifo.regBank_reg[7]_15\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(12),
      Q => \reg_style_fifo.regBank_reg[7]_15\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(13),
      Q => \reg_style_fifo.regBank_reg[7]_15\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(14),
      Q => \reg_style_fifo.regBank_reg[7]_15\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(15),
      Q => \reg_style_fifo.regBank_reg[7]_15\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(16),
      Q => \reg_style_fifo.regBank_reg[7]_15\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(17),
      Q => \reg_style_fifo.regBank_reg[7]_15\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(18),
      Q => \reg_style_fifo.regBank_reg[7]_15\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(19),
      Q => \reg_style_fifo.regBank_reg[7]_15\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(1),
      Q => \reg_style_fifo.regBank_reg[7]_15\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(20),
      Q => \reg_style_fifo.regBank_reg[7]_15\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(21),
      Q => \reg_style_fifo.regBank_reg[7]_15\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(22),
      Q => \reg_style_fifo.regBank_reg[7]_15\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(23),
      Q => \reg_style_fifo.regBank_reg[7]_15\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(24),
      Q => \reg_style_fifo.regBank_reg[7]_15\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(25),
      Q => \reg_style_fifo.regBank_reg[7]_15\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(26),
      Q => \reg_style_fifo.regBank_reg[7]_15\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(27),
      Q => \reg_style_fifo.regBank_reg[7]_15\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(28),
      Q => \reg_style_fifo.regBank_reg[7]_15\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(29),
      Q => \reg_style_fifo.regBank_reg[7]_15\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(2),
      Q => \reg_style_fifo.regBank_reg[7]_15\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(30),
      Q => \reg_style_fifo.regBank_reg[7]_15\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(31),
      Q => \reg_style_fifo.regBank_reg[7]_15\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(32),
      Q => \reg_style_fifo.regBank_reg[7]_15\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(33),
      Q => \reg_style_fifo.regBank_reg[7]_15\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(34),
      Q => \reg_style_fifo.regBank_reg[7]_15\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(35),
      Q => \reg_style_fifo.regBank_reg[7]_15\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(36),
      Q => \reg_style_fifo.regBank_reg[7]_15\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(37),
      Q => \reg_style_fifo.regBank_reg[7]_15\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(38),
      Q => \reg_style_fifo.regBank_reg[7]_15\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(3),
      Q => \reg_style_fifo.regBank_reg[7]_15\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(4),
      Q => \reg_style_fifo.regBank_reg[7]_15\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(5),
      Q => \reg_style_fifo.regBank_reg[7]_15\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(6),
      Q => \reg_style_fifo.regBank_reg[7]_15\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(7),
      Q => \reg_style_fifo.regBank_reg[7]_15\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(8),
      Q => \reg_style_fifo.regBank_reg[7]_15\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
\reg_style_fifo.regBank_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \^full_reg_0\,
      D => \reg_style_fifo.regBank_reg[6]_14\(9),
      Q => \reg_style_fifo.regBank_reg[7]_15\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_9 is
  port (
    reg_cfg_tph_stt_read_data_valid_o_reg : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    eieos_found_all_in : out STD_LOGIC;
    PIPERX0DATAVALID_in_int : out STD_LOGIC;
    PIPERX0STARTBLOCK_in_int : out STD_LOGIC;
    PIPERX0STATUS : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX0SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX0DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int : out STD_LOGIC;
    empty_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int_0 : out STD_LOGIC;
    empty_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int_1 : out STD_LOGIC;
    eie_found_nxt2_out : out STD_LOGIC;
    reg_cfg_tph_stt_read_data_valid_o_reg_0 : out STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \data_count_int_reg[0]_0\ : in STD_LOGIC;
    check_eie_ff : in STD_LOGIC;
    CFGLTSSMSTATE : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_negotiated_width : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eie_found_ff_reg : in STD_LOGIC;
    \reg_style_fifo.dout_reg_reg[0]_0\ : in STD_LOGIC;
    PIPETX0RATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_style_fifo.regBank_reg[0][38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cempty : in STD_LOGIC;
    \data_count_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cempty_2 : in STD_LOGIC;
    \data_count_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cempty_3 : in STD_LOGIC;
    eie_found_ff_reg_0 : in STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_9 : entity is "Pcie_nvme1_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_9 is
  signal cempty_0 : STD_LOGIC;
  signal \data_count_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_count_int[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_count_int[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_count_int[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_count_int_reg_n_0_[3]\ : STD_LOGIC;
  signal data_count_m1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_count_m1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_count_m1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_count_m1[2]_i_2__2_n_0\ : STD_LOGIC;
  signal data_count_m1_0 : STD_LOGIC;
  signal \^eie_found_nxt2_out\ : STD_LOGIC;
  signal \^eieos_found_all_in\ : STD_LOGIC;
  signal \empty_int_i_1__2_n_0\ : STD_LOGIC;
  signal empty_int_i_2_n_0 : STD_LOGIC;
  signal \full_i_1__2_n_0\ : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal \^p_4_in\ : STD_LOGIC;
  signal \^rd_en_int\ : STD_LOGIC;
  signal \^rd_en_int_0\ : STD_LOGIC;
  signal \^rd_en_int_1\ : STD_LOGIC;
  signal rd_en_int_2 : STD_LOGIC;
  signal regBank : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^reg_cfg_tph_stt_read_data_valid_o_reg\ : STD_LOGIC;
  signal \^reg_cfg_tph_stt_read_data_valid_o_reg_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[33]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[35]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[36]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[37]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[38]_i_4_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[36]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[37]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_style_fifo.dout_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_style_fifo.regBank[0][38]_i_1__2_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank[0][38]_i_5_n_0\ : STD_LOGIC;
  signal \reg_style_fifo.regBank_reg[0]_0\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[1]_1\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[2]_2\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[3]_3\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[4]_4\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[5]_5\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[6]_6\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \reg_style_fifo.regBank_reg[7]_7\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal wr_en_int : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of wr_en_int : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of wr_en_int : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of wr_en_int : signal is "found";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of PCIE_3_1_inst_i_13 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of PCIE_3_1_inst_i_46 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of PCIE_3_1_inst_i_56 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of empty_int_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of full_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \reg_style_fifo.dout_reg[38]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \reg_style_fifo.dout_reg[38]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \reg_style_fifo.dout_reg[38]_i_1__1\ : label is "soft_lutpair68";
begin
  eie_found_nxt2_out <= \^eie_found_nxt2_out\;
  eieos_found_all_in <= \^eieos_found_all_in\;
  p_4_in <= \^p_4_in\;
  rd_en_int <= \^rd_en_int\;
  rd_en_int_0 <= \^rd_en_int_0\;
  rd_en_int_1 <= \^rd_en_int_1\;
  reg_cfg_tph_stt_read_data_valid_o_reg <= \^reg_cfg_tph_stt_read_data_valid_o_reg\;
  reg_cfg_tph_stt_read_data_valid_o_reg_0 <= \^reg_cfg_tph_stt_read_data_valid_o_reg_0\;
PCIE_3_1_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(36),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[36]\,
      O => PIPERX0SYNCHEADER(1)
    );
PCIE_3_1_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(35),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[35]\,
      O => PIPERX0SYNCHEADER(0)
    );
PCIE_3_1_inst_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0116011600020000"
    )
        port map (
      I0 => cfg_negotiated_width(0),
      I1 => cfg_negotiated_width(1),
      I2 => cfg_negotiated_width(2),
      I3 => cfg_negotiated_width(3),
      I4 => eie_found_ff_reg,
      I5 => \reg_style_fifo.dout_reg_reg[0]_0\,
      O => \^eieos_found_all_in\
    );
PCIE_3_1_inst_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(34),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[34]\,
      O => PIPERX0STATUS(2)
    );
PCIE_3_1_inst_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(33),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[33]\,
      O => PIPERX0STATUS(1)
    );
PCIE_3_1_inst_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(32),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[32]\,
      O => PIPERX0STATUS(0)
    );
PCIE_3_1_inst_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(31),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[31]\,
      O => PIPERX0DATA(31)
    );
PCIE_3_1_inst_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(30),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[30]\,
      O => PIPERX0DATA(30)
    );
PCIE_3_1_inst_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(29),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[29]\,
      O => PIPERX0DATA(29)
    );
PCIE_3_1_inst_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(28),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[28]\,
      O => PIPERX0DATA(28)
    );
PCIE_3_1_inst_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(27),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[27]\,
      O => PIPERX0DATA(27)
    );
PCIE_3_1_inst_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(26),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[26]\,
      O => PIPERX0DATA(26)
    );
PCIE_3_1_inst_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(25),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[25]\,
      O => PIPERX0DATA(25)
    );
PCIE_3_1_inst_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(24),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[24]\,
      O => PIPERX0DATA(24)
    );
PCIE_3_1_inst_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(23),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[23]\,
      O => PIPERX0DATA(23)
    );
PCIE_3_1_inst_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(22),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[22]\,
      O => PIPERX0DATA(22)
    );
PCIE_3_1_inst_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(21),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[21]\,
      O => PIPERX0DATA(21)
    );
PCIE_3_1_inst_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(20),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[20]\,
      O => PIPERX0DATA(20)
    );
PCIE_3_1_inst_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(19),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[19]\,
      O => PIPERX0DATA(19)
    );
PCIE_3_1_inst_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(18),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[18]\,
      O => PIPERX0DATA(18)
    );
PCIE_3_1_inst_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(17),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[17]\,
      O => PIPERX0DATA(17)
    );
PCIE_3_1_inst_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(16),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[16]\,
      O => PIPERX0DATA(16)
    );
PCIE_3_1_inst_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(15),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[15]\,
      O => PIPERX0DATA(15)
    );
PCIE_3_1_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(38),
      I3 => p_0_in0_in,
      O => PIPERX0DATAVALID_in_int
    );
PCIE_3_1_inst_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(14),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[14]\,
      O => PIPERX0DATA(14)
    );
PCIE_3_1_inst_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(13),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[13]\,
      O => PIPERX0DATA(13)
    );
PCIE_3_1_inst_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(12),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[12]\,
      O => PIPERX0DATA(12)
    );
PCIE_3_1_inst_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(11),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[11]\,
      O => PIPERX0DATA(11)
    );
PCIE_3_1_inst_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(10),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[10]\,
      O => PIPERX0DATA(10)
    );
PCIE_3_1_inst_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(9),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[9]\,
      O => PIPERX0DATA(9)
    );
PCIE_3_1_inst_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(8),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[8]\,
      O => PIPERX0DATA(8)
    );
PCIE_3_1_inst_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(7),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[7]\,
      O => PIPERX0DATA(7)
    );
PCIE_3_1_inst_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(6),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[6]\,
      O => PIPERX0DATA(6)
    );
PCIE_3_1_inst_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(5),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[5]\,
      O => PIPERX0DATA(5)
    );
PCIE_3_1_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(37),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[37]\,
      O => PIPERX0STARTBLOCK_in_int
    );
PCIE_3_1_inst_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(4),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[4]\,
      O => PIPERX0DATA(4)
    );
PCIE_3_1_inst_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(3),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[3]\,
      O => PIPERX0DATA(3)
    );
PCIE_3_1_inst_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(2),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[2]\,
      O => PIPERX0DATA(2)
    );
PCIE_3_1_inst_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(1),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[1]\,
      O => PIPERX0DATA(1)
    );
PCIE_3_1_inst_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => \^eieos_found_all_in\,
      I2 => \reg_style_fifo.regBank_reg[0][38]_0\(0),
      I3 => \reg_style_fifo.dout_reg_reg_n_0_[0]\,
      O => PIPERX0DATA(0)
    );
\cnt_ff[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => CFGLTSSMSTATE(2),
      I1 => CFGLTSSMSTATE(0),
      I2 => PIPETX0RATE(0),
      O => \^reg_cfg_tph_stt_read_data_valid_o_reg_0\
    );
\data_count_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      O => \data_count_int[0]_i_1_n_0\
    );
\data_count_int[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[0]\,
      I1 => \data_count_int_reg_n_0_[1]\,
      I2 => wr_en_int,
      I3 => rd_en_int_2,
      O => \data_count_int[1]_i_1__2_n_0\
    );
\data_count_int[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0FB04"
    )
        port map (
      I0 => wr_en_int,
      I1 => rd_en_int_2,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      I4 => \data_count_int_reg_n_0_[1]\,
      O => \data_count_int[2]_i_1__2_n_0\
    );
\data_count_int[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => wr_en_int,
      I1 => rd_en_int_2,
      I2 => \data_count_int_reg_n_0_[0]\,
      I3 => \data_count_int_reg_n_0_[1]\,
      I4 => \data_count_int_reg_n_0_[3]\,
      I5 => \data_count_int_reg_n_0_[2]\,
      O => \data_count_int[3]_i_1__2_n_0\
    );
\data_count_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => data_count_m1_0,
      D => \data_count_int[0]_i_1_n_0\,
      Q => \data_count_int_reg_n_0_[0]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\data_count_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => data_count_m1_0,
      D => \data_count_int[1]_i_1__2_n_0\,
      Q => \data_count_int_reg_n_0_[1]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\data_count_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => data_count_m1_0,
      D => \data_count_int[2]_i_1__2_n_0\,
      Q => \data_count_int_reg_n_0_[2]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\data_count_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => data_count_m1_0,
      D => \data_count_int[3]_i_1__2_n_0\,
      Q => \data_count_int_reg_n_0_[3]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\data_count_m1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_count_m1(0),
      O => \data_count_m1[0]_i_1_n_0\
    );
\data_count_m1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => data_count_m1(0),
      I1 => data_count_m1(1),
      I2 => rd_en_int_2,
      I3 => wr_en_int,
      O => \data_count_m1[1]_i_1__2_n_0\
    );
\data_count_m1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_en_int\,
      I1 => \data_count_int_reg[0]_1\(0),
      O => E(0)
    );
\data_count_m1[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_en_int_0\,
      I1 => \data_count_int_reg[0]_2\(0),
      O => empty_int_reg_0(0)
    );
\data_count_m1[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_en_int_1\,
      I1 => \data_count_int_reg[0]_3\(0),
      O => empty_int_reg_1(0)
    );
\data_count_m1[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_en_int_2,
      I1 => wr_en_int,
      O => data_count_m1_0
    );
\data_count_m1[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7878E178"
    )
        port map (
      I0 => data_count_m1(1),
      I1 => data_count_m1(0),
      I2 => data_count_m1(2),
      I3 => rd_en_int_2,
      I4 => wr_en_int,
      O => \data_count_m1[2]_i_2__2_n_0\
    );
\data_count_m1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => data_count_m1_0,
      D => \data_count_m1[0]_i_1_n_0\,
      Q => data_count_m1(0),
      S => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\data_count_m1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => data_count_m1_0,
      D => \data_count_m1[1]_i_1__2_n_0\,
      Q => data_count_m1(1),
      S => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\data_count_m1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => data_count_m1_0,
      D => \data_count_m1[2]_i_2__2_n_0\,
      Q => data_count_m1(2),
      S => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\eie_found_ff_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CF008A008A008A"
    )
        port map (
      I0 => eie_found_ff_reg,
      I1 => check_eie_ff,
      I2 => \^p_4_in\,
      I3 => \^reg_cfg_tph_stt_read_data_valid_o_reg\,
      I4 => eie_found_ff_reg_0,
      I5 => eie_found_ff_reg_1,
      O => \^eie_found_nxt2_out\
    );
\empty_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFEEAEE"
    )
        port map (
      I0 => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\,
      I1 => cempty_0,
      I2 => rd_en_int_2,
      I3 => wr_en_int,
      I4 => empty_int_i_2_n_0,
      O => \empty_int_i_1__2_n_0\
    );
empty_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => empty_int_i_2_n_0
    );
empty_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \empty_int_i_1__2_n_0\,
      Q => cempty_0,
      R => '0'
    );
\full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD40"
    )
        port map (
      I0 => rd_en_int_2,
      I1 => wr_en_int,
      I2 => full_i_2_n_0,
      I3 => full_reg_n_0,
      I4 => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\,
      O => \full_i_1__2_n_0\
    );
full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_count_int_reg_n_0_[1]\,
      I1 => \data_count_int_reg_n_0_[0]\,
      I2 => \data_count_int_reg_n_0_[3]\,
      I3 => \data_count_int_reg_n_0_[2]\,
      O => full_i_2_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \full_i_1__2_n_0\,
      Q => full_reg_n_0,
      R => '0'
    );
\reg_style_fifo.dout_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(0),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(0),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(0),
      O => \reg_style_fifo.dout_reg[0]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(0),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(0),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(0),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(0),
      O => \reg_style_fifo.dout_reg[0]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(10),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(10),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(10),
      O => \reg_style_fifo.dout_reg[10]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(10),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(10),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(10),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(10),
      O => \reg_style_fifo.dout_reg[10]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(11),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(11),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(11),
      O => \reg_style_fifo.dout_reg[11]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(11),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(11),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(11),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(11),
      O => \reg_style_fifo.dout_reg[11]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(12),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(12),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(12),
      O => \reg_style_fifo.dout_reg[12]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(12),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(12),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(12),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(12),
      O => \reg_style_fifo.dout_reg[12]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(13),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(13),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(13),
      O => \reg_style_fifo.dout_reg[13]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(13),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(13),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(13),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(13),
      O => \reg_style_fifo.dout_reg[13]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(14),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(14),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(14),
      O => \reg_style_fifo.dout_reg[14]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(14),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(14),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(14),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(14),
      O => \reg_style_fifo.dout_reg[14]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(15),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(15),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(15),
      O => \reg_style_fifo.dout_reg[15]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(15),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(15),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(15),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(15),
      O => \reg_style_fifo.dout_reg[15]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(16),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(16),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(16),
      O => \reg_style_fifo.dout_reg[16]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(16),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(16),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(16),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(16),
      O => \reg_style_fifo.dout_reg[16]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(17),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(17),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(17),
      O => \reg_style_fifo.dout_reg[17]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(17),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(17),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(17),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(17),
      O => \reg_style_fifo.dout_reg[17]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(18),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(18),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(18),
      O => \reg_style_fifo.dout_reg[18]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(18),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(18),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(18),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(18),
      O => \reg_style_fifo.dout_reg[18]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(19),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(19),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(19),
      O => \reg_style_fifo.dout_reg[19]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(19),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(19),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(19),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(19),
      O => \reg_style_fifo.dout_reg[19]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(1),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(1),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(1),
      O => \reg_style_fifo.dout_reg[1]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(1),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(1),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(1),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(1),
      O => \reg_style_fifo.dout_reg[1]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(20),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(20),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(20),
      O => \reg_style_fifo.dout_reg[20]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(20),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(20),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(20),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(20),
      O => \reg_style_fifo.dout_reg[20]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(21),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(21),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(21),
      O => \reg_style_fifo.dout_reg[21]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(21),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(21),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(21),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(21),
      O => \reg_style_fifo.dout_reg[21]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(22),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(22),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(22),
      O => \reg_style_fifo.dout_reg[22]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(22),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(22),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(22),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(22),
      O => \reg_style_fifo.dout_reg[22]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(23),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(23),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(23),
      O => \reg_style_fifo.dout_reg[23]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(23),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(23),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(23),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(23),
      O => \reg_style_fifo.dout_reg[23]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(24),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(24),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(24),
      O => \reg_style_fifo.dout_reg[24]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(24),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(24),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(24),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(24),
      O => \reg_style_fifo.dout_reg[24]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(25),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(25),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(25),
      O => \reg_style_fifo.dout_reg[25]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(25),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(25),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(25),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(25),
      O => \reg_style_fifo.dout_reg[25]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(26),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(26),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(26),
      O => \reg_style_fifo.dout_reg[26]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(26),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(26),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(26),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(26),
      O => \reg_style_fifo.dout_reg[26]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(27),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(27),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(27),
      O => \reg_style_fifo.dout_reg[27]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(27),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(27),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(27),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(27),
      O => \reg_style_fifo.dout_reg[27]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(28),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(28),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(28),
      O => \reg_style_fifo.dout_reg[28]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(28),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(28),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(28),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(28),
      O => \reg_style_fifo.dout_reg[28]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(29),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(29),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(29),
      O => \reg_style_fifo.dout_reg[29]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(29),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(29),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(29),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(29),
      O => \reg_style_fifo.dout_reg[29]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(2),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(2),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(2),
      O => \reg_style_fifo.dout_reg[2]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(2),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(2),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(2),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(2),
      O => \reg_style_fifo.dout_reg[2]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(30),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(30),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(30),
      O => \reg_style_fifo.dout_reg[30]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(30),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(30),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(30),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(30),
      O => \reg_style_fifo.dout_reg[30]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(31),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(31),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(31),
      O => \reg_style_fifo.dout_reg[31]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(31),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(31),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(31),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(31),
      O => \reg_style_fifo.dout_reg[31]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(32),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(32),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(32),
      O => \reg_style_fifo.dout_reg[32]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(32),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(32),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(32),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(32),
      O => \reg_style_fifo.dout_reg[32]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(33),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(33),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(33),
      O => \reg_style_fifo.dout_reg[33]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(33),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(33),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(33),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(33),
      O => \reg_style_fifo.dout_reg[33]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(34),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(34),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(34),
      O => \reg_style_fifo.dout_reg[34]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(34),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(34),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(34),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(34),
      O => \reg_style_fifo.dout_reg[34]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(35),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(35),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(35),
      O => \reg_style_fifo.dout_reg[35]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(35),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(35),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(35),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(35),
      O => \reg_style_fifo.dout_reg[35]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(36),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(36),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(36),
      O => \reg_style_fifo.dout_reg[36]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(36),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(36),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(36),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(36),
      O => \reg_style_fifo.dout_reg[36]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(37),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(37),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(37),
      O => \reg_style_fifo.dout_reg[37]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(37),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(37),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(37),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(37),
      O => \reg_style_fifo.dout_reg[37]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eieos_found_all_in\,
      I1 => cempty,
      O => \^rd_en_int\
    );
\reg_style_fifo.dout_reg[38]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eieos_found_all_in\,
      I1 => cempty_2,
      O => \^rd_en_int_0\
    );
\reg_style_fifo.dout_reg[38]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eieos_found_all_in\,
      I1 => cempty_3,
      O => \^rd_en_int_1\
    );
\reg_style_fifo.dout_reg[38]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eieos_found_all_in\,
      I1 => cempty_0,
      O => rd_en_int_2
    );
\reg_style_fifo.dout_reg[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(38),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(38),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(38),
      O => \reg_style_fifo.dout_reg[38]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(38),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(38),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(38),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(38),
      O => \reg_style_fifo.dout_reg[38]_i_4_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(3),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(3),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(3),
      O => \reg_style_fifo.dout_reg[3]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(3),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(3),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(3),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(3),
      O => \reg_style_fifo.dout_reg[3]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(4),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(4),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(4),
      O => \reg_style_fifo.dout_reg[4]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(4),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(4),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(4),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(4),
      O => \reg_style_fifo.dout_reg[4]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(5),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(5),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(5),
      O => \reg_style_fifo.dout_reg[5]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(5),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(5),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(5),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(5),
      O => \reg_style_fifo.dout_reg[5]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(6),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(6),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(6),
      O => \reg_style_fifo.dout_reg[6]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(6),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(6),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(6),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(6),
      O => \reg_style_fifo.dout_reg[6]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(7),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(7),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(7),
      O => \reg_style_fifo.dout_reg[7]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(7),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(7),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(7),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(7),
      O => \reg_style_fifo.dout_reg[7]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(8),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(8),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(8),
      O => \reg_style_fifo.dout_reg[8]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(8),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(8),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(8),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(8),
      O => \reg_style_fifo.dout_reg[8]_i_3_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[2]_2\(9),
      I1 => \reg_style_fifo.regBank_reg[0]_0\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[3]_3\(9),
      I5 => \reg_style_fifo.regBank_reg[1]_1\(9),
      O => \reg_style_fifo.dout_reg[9]_i_2_n_0\
    );
\reg_style_fifo.dout_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_style_fifo.regBank_reg[6]_6\(9),
      I1 => \reg_style_fifo.regBank_reg[4]_4\(9),
      I2 => data_count_m1(0),
      I3 => data_count_m1(1),
      I4 => \reg_style_fifo.regBank_reg[7]_7\(9),
      I5 => \reg_style_fifo.regBank_reg[5]_5\(9),
      O => \reg_style_fifo.dout_reg[9]_i_3_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(0),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[0]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[0]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[0]_i_3_n_0\,
      O => regBank(0),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(10),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[10]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[10]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[10]_i_3_n_0\,
      O => regBank(10),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(11),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[11]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[11]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[11]_i_3_n_0\,
      O => regBank(11),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(12),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[12]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[12]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[12]_i_3_n_0\,
      O => regBank(12),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(13),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[13]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[13]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[13]_i_3_n_0\,
      O => regBank(13),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(14),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[14]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[14]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[14]_i_3_n_0\,
      O => regBank(14),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(15),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[15]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[15]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[15]_i_3_n_0\,
      O => regBank(15),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(16),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[16]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[16]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[16]_i_3_n_0\,
      O => regBank(16),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(17),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[17]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[17]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[17]_i_3_n_0\,
      O => regBank(17),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(18),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[18]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[18]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[18]_i_3_n_0\,
      O => regBank(18),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(19),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[19]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[19]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[19]_i_3_n_0\,
      O => regBank(19),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(1),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[1]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[1]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[1]_i_3_n_0\,
      O => regBank(1),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(20),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[20]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[20]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[20]_i_3_n_0\,
      O => regBank(20),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(21),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[21]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[21]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[21]_i_3_n_0\,
      O => regBank(21),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(22),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[22]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[22]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[22]_i_3_n_0\,
      O => regBank(22),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(23),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[23]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[23]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[23]_i_3_n_0\,
      O => regBank(23),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(24),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[24]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[24]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[24]_i_3_n_0\,
      O => regBank(24),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(25),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[25]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[25]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[25]_i_3_n_0\,
      O => regBank(25),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(26),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[26]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[26]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[26]_i_3_n_0\,
      O => regBank(26),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(27),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[27]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[27]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[27]_i_3_n_0\,
      O => regBank(27),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(28),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[28]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[28]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[28]_i_3_n_0\,
      O => regBank(28),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(29),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[29]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[29]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[29]_i_3_n_0\,
      O => regBank(29),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(2),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[2]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[2]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[2]_i_3_n_0\,
      O => regBank(2),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(30),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[30]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[30]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[30]_i_3_n_0\,
      O => regBank(30),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(31),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[31]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[31]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[31]_i_3_n_0\,
      O => regBank(31),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(32),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[32]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[32]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[32]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[32]_i_3_n_0\,
      O => regBank(32),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(33),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[33]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[33]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[33]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[33]_i_3_n_0\,
      O => regBank(33),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(34),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[34]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[34]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[34]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[34]_i_3_n_0\,
      O => regBank(34),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(35),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[35]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[35]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[35]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[35]_i_3_n_0\,
      O => regBank(35),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(36),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[36]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[36]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[36]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[36]_i_3_n_0\,
      O => regBank(36),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(37),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[37]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[37]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[37]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[37]_i_3_n_0\,
      O => regBank(37),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(38),
      Q => p_0_in0_in,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[38]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[38]_i_3_n_0\,
      I1 => \reg_style_fifo.dout_reg[38]_i_4_n_0\,
      O => regBank(38),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(3),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[3]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[3]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[3]_i_3_n_0\,
      O => regBank(3),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(4),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[4]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[4]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[4]_i_3_n_0\,
      O => regBank(4),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(5),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[5]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[5]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[5]_i_3_n_0\,
      O => regBank(5),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(6),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[6]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[6]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[6]_i_3_n_0\,
      O => regBank(6),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(7),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[7]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[7]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[7]_i_3_n_0\,
      O => regBank(7),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(8),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[8]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[8]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[8]_i_3_n_0\,
      O => regBank(8),
      S => data_count_m1(2)
    );
\reg_style_fifo.dout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => rd_en_int_2,
      D => regBank(9),
      Q => \reg_style_fifo.dout_reg_reg_n_0_[9]\,
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.dout_reg_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_style_fifo.dout_reg[9]_i_2_n_0\,
      I1 => \reg_style_fifo.dout_reg[9]_i_3_n_0\,
      O => regBank(9),
      S => data_count_m1(2)
    );
\reg_style_fifo.regBank[0][38]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \data_count_int_reg[0]_0\,
      I1 => \^reg_cfg_tph_stt_read_data_valid_o_reg\,
      I2 => \^p_4_in\,
      I3 => check_eie_ff,
      O => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank[0][38]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^eie_found_nxt2_out\,
      I1 => full_reg_n_0,
      O => wr_en_int
    );
\reg_style_fifo.regBank[0][38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02010000FFFFFFFF"
    )
        port map (
      I0 => CFGLTSSMSTATE(2),
      I1 => CFGLTSSMSTATE(5),
      I2 => CFGLTSSMSTATE(4),
      I3 => CFGLTSSMSTATE(3),
      I4 => \reg_style_fifo.regBank[0][38]_i_5_n_0\,
      I5 => PIPETX0RATE(0),
      O => \^reg_cfg_tph_stt_read_data_valid_o_reg\
    );
\reg_style_fifo.regBank[0][38]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200080"
    )
        port map (
      I0 => \^reg_cfg_tph_stt_read_data_valid_o_reg_0\,
      I1 => CFGLTSSMSTATE(1),
      I2 => CFGLTSSMSTATE(3),
      I3 => CFGLTSSMSTATE(4),
      I4 => CFGLTSSMSTATE(5),
      O => \^p_4_in\
    );
\reg_style_fifo.regBank[0][38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CFGLTSSMSTATE(0),
      I1 => CFGLTSSMSTATE(1),
      O => \reg_style_fifo.regBank[0][38]_i_5_n_0\
    );
\reg_style_fifo.regBank_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(0),
      Q => \reg_style_fifo.regBank_reg[0]_0\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(10),
      Q => \reg_style_fifo.regBank_reg[0]_0\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(11),
      Q => \reg_style_fifo.regBank_reg[0]_0\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(12),
      Q => \reg_style_fifo.regBank_reg[0]_0\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(13),
      Q => \reg_style_fifo.regBank_reg[0]_0\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(14),
      Q => \reg_style_fifo.regBank_reg[0]_0\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(15),
      Q => \reg_style_fifo.regBank_reg[0]_0\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(16),
      Q => \reg_style_fifo.regBank_reg[0]_0\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(17),
      Q => \reg_style_fifo.regBank_reg[0]_0\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(18),
      Q => \reg_style_fifo.regBank_reg[0]_0\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(19),
      Q => \reg_style_fifo.regBank_reg[0]_0\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(1),
      Q => \reg_style_fifo.regBank_reg[0]_0\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(20),
      Q => \reg_style_fifo.regBank_reg[0]_0\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(21),
      Q => \reg_style_fifo.regBank_reg[0]_0\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(22),
      Q => \reg_style_fifo.regBank_reg[0]_0\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(23),
      Q => \reg_style_fifo.regBank_reg[0]_0\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(24),
      Q => \reg_style_fifo.regBank_reg[0]_0\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(25),
      Q => \reg_style_fifo.regBank_reg[0]_0\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(26),
      Q => \reg_style_fifo.regBank_reg[0]_0\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(27),
      Q => \reg_style_fifo.regBank_reg[0]_0\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(28),
      Q => \reg_style_fifo.regBank_reg[0]_0\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(29),
      Q => \reg_style_fifo.regBank_reg[0]_0\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(2),
      Q => \reg_style_fifo.regBank_reg[0]_0\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(30),
      Q => \reg_style_fifo.regBank_reg[0]_0\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(31),
      Q => \reg_style_fifo.regBank_reg[0]_0\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(32),
      Q => \reg_style_fifo.regBank_reg[0]_0\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(33),
      Q => \reg_style_fifo.regBank_reg[0]_0\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(34),
      Q => \reg_style_fifo.regBank_reg[0]_0\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(35),
      Q => \reg_style_fifo.regBank_reg[0]_0\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(36),
      Q => \reg_style_fifo.regBank_reg[0]_0\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(37),
      Q => \reg_style_fifo.regBank_reg[0]_0\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(38),
      Q => \reg_style_fifo.regBank_reg[0]_0\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(3),
      Q => \reg_style_fifo.regBank_reg[0]_0\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(4),
      Q => \reg_style_fifo.regBank_reg[0]_0\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(5),
      Q => \reg_style_fifo.regBank_reg[0]_0\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(6),
      Q => \reg_style_fifo.regBank_reg[0]_0\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(7),
      Q => \reg_style_fifo.regBank_reg[0]_0\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(8),
      Q => \reg_style_fifo.regBank_reg[0]_0\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0][38]_0\(9),
      Q => \reg_style_fifo.regBank_reg[0]_0\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(0),
      Q => \reg_style_fifo.regBank_reg[1]_1\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(10),
      Q => \reg_style_fifo.regBank_reg[1]_1\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(11),
      Q => \reg_style_fifo.regBank_reg[1]_1\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(12),
      Q => \reg_style_fifo.regBank_reg[1]_1\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(13),
      Q => \reg_style_fifo.regBank_reg[1]_1\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(14),
      Q => \reg_style_fifo.regBank_reg[1]_1\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(15),
      Q => \reg_style_fifo.regBank_reg[1]_1\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(16),
      Q => \reg_style_fifo.regBank_reg[1]_1\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(17),
      Q => \reg_style_fifo.regBank_reg[1]_1\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(18),
      Q => \reg_style_fifo.regBank_reg[1]_1\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(19),
      Q => \reg_style_fifo.regBank_reg[1]_1\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(1),
      Q => \reg_style_fifo.regBank_reg[1]_1\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(20),
      Q => \reg_style_fifo.regBank_reg[1]_1\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(21),
      Q => \reg_style_fifo.regBank_reg[1]_1\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(22),
      Q => \reg_style_fifo.regBank_reg[1]_1\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(23),
      Q => \reg_style_fifo.regBank_reg[1]_1\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(24),
      Q => \reg_style_fifo.regBank_reg[1]_1\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(25),
      Q => \reg_style_fifo.regBank_reg[1]_1\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(26),
      Q => \reg_style_fifo.regBank_reg[1]_1\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(27),
      Q => \reg_style_fifo.regBank_reg[1]_1\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(28),
      Q => \reg_style_fifo.regBank_reg[1]_1\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(29),
      Q => \reg_style_fifo.regBank_reg[1]_1\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(2),
      Q => \reg_style_fifo.regBank_reg[1]_1\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(30),
      Q => \reg_style_fifo.regBank_reg[1]_1\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(31),
      Q => \reg_style_fifo.regBank_reg[1]_1\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(32),
      Q => \reg_style_fifo.regBank_reg[1]_1\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(33),
      Q => \reg_style_fifo.regBank_reg[1]_1\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(34),
      Q => \reg_style_fifo.regBank_reg[1]_1\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(35),
      Q => \reg_style_fifo.regBank_reg[1]_1\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(36),
      Q => \reg_style_fifo.regBank_reg[1]_1\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(37),
      Q => \reg_style_fifo.regBank_reg[1]_1\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(38),
      Q => \reg_style_fifo.regBank_reg[1]_1\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(3),
      Q => \reg_style_fifo.regBank_reg[1]_1\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(4),
      Q => \reg_style_fifo.regBank_reg[1]_1\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(5),
      Q => \reg_style_fifo.regBank_reg[1]_1\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(6),
      Q => \reg_style_fifo.regBank_reg[1]_1\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(7),
      Q => \reg_style_fifo.regBank_reg[1]_1\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(8),
      Q => \reg_style_fifo.regBank_reg[1]_1\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[0]_0\(9),
      Q => \reg_style_fifo.regBank_reg[1]_1\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(0),
      Q => \reg_style_fifo.regBank_reg[2]_2\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(10),
      Q => \reg_style_fifo.regBank_reg[2]_2\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(11),
      Q => \reg_style_fifo.regBank_reg[2]_2\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(12),
      Q => \reg_style_fifo.regBank_reg[2]_2\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(13),
      Q => \reg_style_fifo.regBank_reg[2]_2\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(14),
      Q => \reg_style_fifo.regBank_reg[2]_2\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(15),
      Q => \reg_style_fifo.regBank_reg[2]_2\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(16),
      Q => \reg_style_fifo.regBank_reg[2]_2\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(17),
      Q => \reg_style_fifo.regBank_reg[2]_2\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(18),
      Q => \reg_style_fifo.regBank_reg[2]_2\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(19),
      Q => \reg_style_fifo.regBank_reg[2]_2\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(1),
      Q => \reg_style_fifo.regBank_reg[2]_2\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(20),
      Q => \reg_style_fifo.regBank_reg[2]_2\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(21),
      Q => \reg_style_fifo.regBank_reg[2]_2\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(22),
      Q => \reg_style_fifo.regBank_reg[2]_2\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(23),
      Q => \reg_style_fifo.regBank_reg[2]_2\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(24),
      Q => \reg_style_fifo.regBank_reg[2]_2\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(25),
      Q => \reg_style_fifo.regBank_reg[2]_2\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(26),
      Q => \reg_style_fifo.regBank_reg[2]_2\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(27),
      Q => \reg_style_fifo.regBank_reg[2]_2\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(28),
      Q => \reg_style_fifo.regBank_reg[2]_2\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(29),
      Q => \reg_style_fifo.regBank_reg[2]_2\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(2),
      Q => \reg_style_fifo.regBank_reg[2]_2\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(30),
      Q => \reg_style_fifo.regBank_reg[2]_2\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(31),
      Q => \reg_style_fifo.regBank_reg[2]_2\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(32),
      Q => \reg_style_fifo.regBank_reg[2]_2\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(33),
      Q => \reg_style_fifo.regBank_reg[2]_2\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(34),
      Q => \reg_style_fifo.regBank_reg[2]_2\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(35),
      Q => \reg_style_fifo.regBank_reg[2]_2\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(36),
      Q => \reg_style_fifo.regBank_reg[2]_2\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(37),
      Q => \reg_style_fifo.regBank_reg[2]_2\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(38),
      Q => \reg_style_fifo.regBank_reg[2]_2\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(3),
      Q => \reg_style_fifo.regBank_reg[2]_2\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(4),
      Q => \reg_style_fifo.regBank_reg[2]_2\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(5),
      Q => \reg_style_fifo.regBank_reg[2]_2\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(6),
      Q => \reg_style_fifo.regBank_reg[2]_2\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(7),
      Q => \reg_style_fifo.regBank_reg[2]_2\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(8),
      Q => \reg_style_fifo.regBank_reg[2]_2\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[1]_1\(9),
      Q => \reg_style_fifo.regBank_reg[2]_2\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(0),
      Q => \reg_style_fifo.regBank_reg[3]_3\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(10),
      Q => \reg_style_fifo.regBank_reg[3]_3\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(11),
      Q => \reg_style_fifo.regBank_reg[3]_3\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(12),
      Q => \reg_style_fifo.regBank_reg[3]_3\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(13),
      Q => \reg_style_fifo.regBank_reg[3]_3\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(14),
      Q => \reg_style_fifo.regBank_reg[3]_3\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(15),
      Q => \reg_style_fifo.regBank_reg[3]_3\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(16),
      Q => \reg_style_fifo.regBank_reg[3]_3\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(17),
      Q => \reg_style_fifo.regBank_reg[3]_3\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(18),
      Q => \reg_style_fifo.regBank_reg[3]_3\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(19),
      Q => \reg_style_fifo.regBank_reg[3]_3\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(1),
      Q => \reg_style_fifo.regBank_reg[3]_3\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(20),
      Q => \reg_style_fifo.regBank_reg[3]_3\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(21),
      Q => \reg_style_fifo.regBank_reg[3]_3\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(22),
      Q => \reg_style_fifo.regBank_reg[3]_3\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(23),
      Q => \reg_style_fifo.regBank_reg[3]_3\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(24),
      Q => \reg_style_fifo.regBank_reg[3]_3\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(25),
      Q => \reg_style_fifo.regBank_reg[3]_3\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(26),
      Q => \reg_style_fifo.regBank_reg[3]_3\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(27),
      Q => \reg_style_fifo.regBank_reg[3]_3\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(28),
      Q => \reg_style_fifo.regBank_reg[3]_3\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(29),
      Q => \reg_style_fifo.regBank_reg[3]_3\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(2),
      Q => \reg_style_fifo.regBank_reg[3]_3\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(30),
      Q => \reg_style_fifo.regBank_reg[3]_3\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(31),
      Q => \reg_style_fifo.regBank_reg[3]_3\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(32),
      Q => \reg_style_fifo.regBank_reg[3]_3\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(33),
      Q => \reg_style_fifo.regBank_reg[3]_3\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(34),
      Q => \reg_style_fifo.regBank_reg[3]_3\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(35),
      Q => \reg_style_fifo.regBank_reg[3]_3\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(36),
      Q => \reg_style_fifo.regBank_reg[3]_3\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(37),
      Q => \reg_style_fifo.regBank_reg[3]_3\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(38),
      Q => \reg_style_fifo.regBank_reg[3]_3\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(3),
      Q => \reg_style_fifo.regBank_reg[3]_3\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(4),
      Q => \reg_style_fifo.regBank_reg[3]_3\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(5),
      Q => \reg_style_fifo.regBank_reg[3]_3\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(6),
      Q => \reg_style_fifo.regBank_reg[3]_3\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(7),
      Q => \reg_style_fifo.regBank_reg[3]_3\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(8),
      Q => \reg_style_fifo.regBank_reg[3]_3\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[2]_2\(9),
      Q => \reg_style_fifo.regBank_reg[3]_3\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(0),
      Q => \reg_style_fifo.regBank_reg[4]_4\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(10),
      Q => \reg_style_fifo.regBank_reg[4]_4\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(11),
      Q => \reg_style_fifo.regBank_reg[4]_4\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(12),
      Q => \reg_style_fifo.regBank_reg[4]_4\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(13),
      Q => \reg_style_fifo.regBank_reg[4]_4\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(14),
      Q => \reg_style_fifo.regBank_reg[4]_4\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(15),
      Q => \reg_style_fifo.regBank_reg[4]_4\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(16),
      Q => \reg_style_fifo.regBank_reg[4]_4\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(17),
      Q => \reg_style_fifo.regBank_reg[4]_4\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(18),
      Q => \reg_style_fifo.regBank_reg[4]_4\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(19),
      Q => \reg_style_fifo.regBank_reg[4]_4\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(1),
      Q => \reg_style_fifo.regBank_reg[4]_4\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(20),
      Q => \reg_style_fifo.regBank_reg[4]_4\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(21),
      Q => \reg_style_fifo.regBank_reg[4]_4\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(22),
      Q => \reg_style_fifo.regBank_reg[4]_4\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(23),
      Q => \reg_style_fifo.regBank_reg[4]_4\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(24),
      Q => \reg_style_fifo.regBank_reg[4]_4\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(25),
      Q => \reg_style_fifo.regBank_reg[4]_4\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(26),
      Q => \reg_style_fifo.regBank_reg[4]_4\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(27),
      Q => \reg_style_fifo.regBank_reg[4]_4\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(28),
      Q => \reg_style_fifo.regBank_reg[4]_4\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(29),
      Q => \reg_style_fifo.regBank_reg[4]_4\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(2),
      Q => \reg_style_fifo.regBank_reg[4]_4\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(30),
      Q => \reg_style_fifo.regBank_reg[4]_4\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(31),
      Q => \reg_style_fifo.regBank_reg[4]_4\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(32),
      Q => \reg_style_fifo.regBank_reg[4]_4\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(33),
      Q => \reg_style_fifo.regBank_reg[4]_4\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(34),
      Q => \reg_style_fifo.regBank_reg[4]_4\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(35),
      Q => \reg_style_fifo.regBank_reg[4]_4\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(36),
      Q => \reg_style_fifo.regBank_reg[4]_4\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(37),
      Q => \reg_style_fifo.regBank_reg[4]_4\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(38),
      Q => \reg_style_fifo.regBank_reg[4]_4\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(3),
      Q => \reg_style_fifo.regBank_reg[4]_4\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(4),
      Q => \reg_style_fifo.regBank_reg[4]_4\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(5),
      Q => \reg_style_fifo.regBank_reg[4]_4\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(6),
      Q => \reg_style_fifo.regBank_reg[4]_4\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(7),
      Q => \reg_style_fifo.regBank_reg[4]_4\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(8),
      Q => \reg_style_fifo.regBank_reg[4]_4\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[3]_3\(9),
      Q => \reg_style_fifo.regBank_reg[4]_4\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(0),
      Q => \reg_style_fifo.regBank_reg[5]_5\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(10),
      Q => \reg_style_fifo.regBank_reg[5]_5\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(11),
      Q => \reg_style_fifo.regBank_reg[5]_5\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(12),
      Q => \reg_style_fifo.regBank_reg[5]_5\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(13),
      Q => \reg_style_fifo.regBank_reg[5]_5\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(14),
      Q => \reg_style_fifo.regBank_reg[5]_5\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(15),
      Q => \reg_style_fifo.regBank_reg[5]_5\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(16),
      Q => \reg_style_fifo.regBank_reg[5]_5\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(17),
      Q => \reg_style_fifo.regBank_reg[5]_5\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(18),
      Q => \reg_style_fifo.regBank_reg[5]_5\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(19),
      Q => \reg_style_fifo.regBank_reg[5]_5\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(1),
      Q => \reg_style_fifo.regBank_reg[5]_5\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(20),
      Q => \reg_style_fifo.regBank_reg[5]_5\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(21),
      Q => \reg_style_fifo.regBank_reg[5]_5\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(22),
      Q => \reg_style_fifo.regBank_reg[5]_5\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(23),
      Q => \reg_style_fifo.regBank_reg[5]_5\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(24),
      Q => \reg_style_fifo.regBank_reg[5]_5\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(25),
      Q => \reg_style_fifo.regBank_reg[5]_5\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(26),
      Q => \reg_style_fifo.regBank_reg[5]_5\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(27),
      Q => \reg_style_fifo.regBank_reg[5]_5\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(28),
      Q => \reg_style_fifo.regBank_reg[5]_5\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(29),
      Q => \reg_style_fifo.regBank_reg[5]_5\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(2),
      Q => \reg_style_fifo.regBank_reg[5]_5\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(30),
      Q => \reg_style_fifo.regBank_reg[5]_5\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(31),
      Q => \reg_style_fifo.regBank_reg[5]_5\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(32),
      Q => \reg_style_fifo.regBank_reg[5]_5\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(33),
      Q => \reg_style_fifo.regBank_reg[5]_5\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(34),
      Q => \reg_style_fifo.regBank_reg[5]_5\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(35),
      Q => \reg_style_fifo.regBank_reg[5]_5\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(36),
      Q => \reg_style_fifo.regBank_reg[5]_5\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(37),
      Q => \reg_style_fifo.regBank_reg[5]_5\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(38),
      Q => \reg_style_fifo.regBank_reg[5]_5\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(3),
      Q => \reg_style_fifo.regBank_reg[5]_5\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(4),
      Q => \reg_style_fifo.regBank_reg[5]_5\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(5),
      Q => \reg_style_fifo.regBank_reg[5]_5\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(6),
      Q => \reg_style_fifo.regBank_reg[5]_5\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(7),
      Q => \reg_style_fifo.regBank_reg[5]_5\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(8),
      Q => \reg_style_fifo.regBank_reg[5]_5\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[4]_4\(9),
      Q => \reg_style_fifo.regBank_reg[5]_5\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(0),
      Q => \reg_style_fifo.regBank_reg[6]_6\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(10),
      Q => \reg_style_fifo.regBank_reg[6]_6\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(11),
      Q => \reg_style_fifo.regBank_reg[6]_6\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(12),
      Q => \reg_style_fifo.regBank_reg[6]_6\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(13),
      Q => \reg_style_fifo.regBank_reg[6]_6\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(14),
      Q => \reg_style_fifo.regBank_reg[6]_6\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(15),
      Q => \reg_style_fifo.regBank_reg[6]_6\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(16),
      Q => \reg_style_fifo.regBank_reg[6]_6\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(17),
      Q => \reg_style_fifo.regBank_reg[6]_6\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(18),
      Q => \reg_style_fifo.regBank_reg[6]_6\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(19),
      Q => \reg_style_fifo.regBank_reg[6]_6\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(1),
      Q => \reg_style_fifo.regBank_reg[6]_6\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(20),
      Q => \reg_style_fifo.regBank_reg[6]_6\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(21),
      Q => \reg_style_fifo.regBank_reg[6]_6\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(22),
      Q => \reg_style_fifo.regBank_reg[6]_6\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(23),
      Q => \reg_style_fifo.regBank_reg[6]_6\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(24),
      Q => \reg_style_fifo.regBank_reg[6]_6\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(25),
      Q => \reg_style_fifo.regBank_reg[6]_6\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(26),
      Q => \reg_style_fifo.regBank_reg[6]_6\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(27),
      Q => \reg_style_fifo.regBank_reg[6]_6\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(28),
      Q => \reg_style_fifo.regBank_reg[6]_6\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(29),
      Q => \reg_style_fifo.regBank_reg[6]_6\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(2),
      Q => \reg_style_fifo.regBank_reg[6]_6\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(30),
      Q => \reg_style_fifo.regBank_reg[6]_6\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(31),
      Q => \reg_style_fifo.regBank_reg[6]_6\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(32),
      Q => \reg_style_fifo.regBank_reg[6]_6\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(33),
      Q => \reg_style_fifo.regBank_reg[6]_6\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(34),
      Q => \reg_style_fifo.regBank_reg[6]_6\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(35),
      Q => \reg_style_fifo.regBank_reg[6]_6\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(36),
      Q => \reg_style_fifo.regBank_reg[6]_6\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(37),
      Q => \reg_style_fifo.regBank_reg[6]_6\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(38),
      Q => \reg_style_fifo.regBank_reg[6]_6\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(3),
      Q => \reg_style_fifo.regBank_reg[6]_6\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(4),
      Q => \reg_style_fifo.regBank_reg[6]_6\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(5),
      Q => \reg_style_fifo.regBank_reg[6]_6\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(6),
      Q => \reg_style_fifo.regBank_reg[6]_6\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(7),
      Q => \reg_style_fifo.regBank_reg[6]_6\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(8),
      Q => \reg_style_fifo.regBank_reg[6]_6\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[5]_5\(9),
      Q => \reg_style_fifo.regBank_reg[6]_6\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(0),
      Q => \reg_style_fifo.regBank_reg[7]_7\(0),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(10),
      Q => \reg_style_fifo.regBank_reg[7]_7\(10),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(11),
      Q => \reg_style_fifo.regBank_reg[7]_7\(11),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(12),
      Q => \reg_style_fifo.regBank_reg[7]_7\(12),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(13),
      Q => \reg_style_fifo.regBank_reg[7]_7\(13),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(14),
      Q => \reg_style_fifo.regBank_reg[7]_7\(14),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(15),
      Q => \reg_style_fifo.regBank_reg[7]_7\(15),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(16),
      Q => \reg_style_fifo.regBank_reg[7]_7\(16),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(17),
      Q => \reg_style_fifo.regBank_reg[7]_7\(17),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(18),
      Q => \reg_style_fifo.regBank_reg[7]_7\(18),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(19),
      Q => \reg_style_fifo.regBank_reg[7]_7\(19),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(1),
      Q => \reg_style_fifo.regBank_reg[7]_7\(1),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(20),
      Q => \reg_style_fifo.regBank_reg[7]_7\(20),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(21),
      Q => \reg_style_fifo.regBank_reg[7]_7\(21),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(22),
      Q => \reg_style_fifo.regBank_reg[7]_7\(22),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(23),
      Q => \reg_style_fifo.regBank_reg[7]_7\(23),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(24),
      Q => \reg_style_fifo.regBank_reg[7]_7\(24),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(25),
      Q => \reg_style_fifo.regBank_reg[7]_7\(25),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(26),
      Q => \reg_style_fifo.regBank_reg[7]_7\(26),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(27),
      Q => \reg_style_fifo.regBank_reg[7]_7\(27),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(28),
      Q => \reg_style_fifo.regBank_reg[7]_7\(28),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(29),
      Q => \reg_style_fifo.regBank_reg[7]_7\(29),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(2),
      Q => \reg_style_fifo.regBank_reg[7]_7\(2),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(30),
      Q => \reg_style_fifo.regBank_reg[7]_7\(30),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(31),
      Q => \reg_style_fifo.regBank_reg[7]_7\(31),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(32),
      Q => \reg_style_fifo.regBank_reg[7]_7\(32),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(33),
      Q => \reg_style_fifo.regBank_reg[7]_7\(33),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(34),
      Q => \reg_style_fifo.regBank_reg[7]_7\(34),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(35),
      Q => \reg_style_fifo.regBank_reg[7]_7\(35),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(36),
      Q => \reg_style_fifo.regBank_reg[7]_7\(36),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(37),
      Q => \reg_style_fifo.regBank_reg[7]_7\(37),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(38),
      Q => \reg_style_fifo.regBank_reg[7]_7\(38),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(3),
      Q => \reg_style_fifo.regBank_reg[7]_7\(3),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(4),
      Q => \reg_style_fifo.regBank_reg[7]_7\(4),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(5),
      Q => \reg_style_fifo.regBank_reg[7]_7\(5),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(6),
      Q => \reg_style_fifo.regBank_reg[7]_7\(6),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(7),
      Q => \reg_style_fifo.regBank_reg[7]_7\(7),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(8),
      Q => \reg_style_fifo.regBank_reg[7]_7\(8),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
\reg_style_fifo.regBank_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => wr_en_int,
      D => \reg_style_fifo.regBank_reg[6]_6\(9),
      Q => \reg_style_fifo.regBank_reg[7]_7\(9),
      R => \reg_style_fifo.regBank[0][38]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_tph_tbl is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_tph_stt_read_data_valid : out STD_LOGIC;
    user_tph_stt_read_data_valid : out STD_LOGIC;
    CLK_USERCLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CFGTPHSTTWRITEDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_tph_stt_read_enable : in STD_LOGIC;
    reg_cfg_tph_stt_read_enable_i_reg_0 : in STD_LOGIC;
    user_tph_stt_read_enable : in STD_LOGIC;
    user_tph_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_tph_stt_write_enable : in STD_LOGIC;
    CFGTPHSTTWRITEBYTEVALID : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_tph_tbl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_tph_tbl is
  signal \^cfg_tph_stt_read_data_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal ramb36e2_inst_i_15_n_0 : STD_LOGIC;
  signal reg_cfg_tph_stt_read_data_valid_o0 : STD_LOGIC;
  signal reg_cfg_tph_stt_read_data_valid_o1 : STD_LOGIC;
  signal reg_cfg_tph_stt_read_enable_i : STD_LOGIC;
  signal reg_count_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \reg_next_state__0\ : STD_LOGIC;
  signal reg_state_reg_n_0 : STD_LOGIC;
  signal reg_user_tph_stt_read_data_valid_o0 : STD_LOGIC;
  signal reg_user_tph_stt_read_enable_i : STD_LOGIC;
  signal \^user_tph_stt_read_data_valid\ : STD_LOGIC;
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ramb36e2_inst_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ramb36e2_inst_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ramb36e2_inst_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ramb36e2_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of ramb36e2_inst : label is "MLO";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ramb36e2_inst_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_3 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_5 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_6 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_7 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_8 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_9 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \reg_count[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \reg_count[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \reg_count[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \reg_count[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \reg_count[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \reg_count[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \reg_count[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \reg_count[8]_i_2\ : label is "soft_lutpair92";
begin
  cfg_tph_stt_read_data_valid <= \^cfg_tph_stt_read_data_valid\;
  user_tph_stt_read_data_valid <= \^user_tph_stt_read_data_valid\;
ramb36e2_inst: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 5) => p_1_out(13 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_ramb36e2_inst_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ramb36e2_inst_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ramb36e2_inst_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ramb36e2_inst_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_ramb36e2_inst_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ramb36e2_inst_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => CLK_USERCLK,
      CLKBWRCLK => CLK_USERCLK,
      DBITERR => NLW_ramb36e2_inst_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => CFGTPHSTTWRITEDATA(31 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => DOUTADOUT(31 downto 0),
      DOUTBDOUT(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ramb36e2_inst_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ramb36e2_inst_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ramb36e2_inst_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ramb36e2_inst_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ramb36e2_inst_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => wea(3 downto 0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \reg_next_state__0\,
      WEBWE(2) => \reg_next_state__0\,
      WEBWE(1) => \reg_next_state__0\,
      WEBWE(0) => \reg_next_state__0\
    );
ramb36e2_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(8),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_function_num(3),
      O => p_1_out(13)
    );
ramb36e2_inst_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(3),
      O => wea(3)
    );
ramb36e2_inst_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(2),
      O => wea(2)
    );
ramb36e2_inst_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(1),
      O => wea(1)
    );
ramb36e2_inst_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cfg_tph_stt_write_enable,
      I1 => CFGTPHSTTWRITEBYTEVALID(0),
      O => wea(0)
    );
ramb36e2_inst_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA3AFAFAFAFAFA"
    )
        port map (
      I0 => reg_cfg_tph_stt_read_enable_i_reg_0,
      I1 => reg_count_reg(8),
      I2 => reg_state_reg_n_0,
      I3 => reg_count_reg(6),
      I4 => ramb36e2_inst_i_15_n_0,
      I5 => reg_count_reg(7),
      O => \reg_next_state__0\
    );
ramb36e2_inst_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => reg_count_reg(4),
      I1 => reg_count_reg(2),
      I2 => reg_count_reg(0),
      I3 => reg_count_reg(1),
      I4 => reg_count_reg(3),
      I5 => reg_count_reg(5),
      O => ramb36e2_inst_i_15_n_0
    );
ramb36e2_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(7),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_function_num(2),
      O => p_1_out(12)
    );
ramb36e2_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(6),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_function_num(1),
      O => p_1_out(11)
    );
ramb36e2_inst_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(5),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_function_num(0),
      O => p_1_out(10)
    );
ramb36e2_inst_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(4),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_stt_address(4),
      O => p_1_out(9)
    );
ramb36e2_inst_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(3),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_stt_address(3),
      O => p_1_out(8)
    );
ramb36e2_inst_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(2),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_stt_address(2),
      O => p_1_out(7)
    );
ramb36e2_inst_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(1),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_stt_address(1),
      O => p_1_out(6)
    );
ramb36e2_inst_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(0),
      I1 => reg_state_reg_n_0,
      I2 => user_tph_stt_address(0),
      O => p_1_out(5)
    );
reg_cfg_tph_stt_read_data_valid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^cfg_tph_stt_read_data_valid\,
      I1 => reg_cfg_tph_stt_read_enable_i,
      I2 => reg_state_reg_n_0,
      I3 => cfg_tph_stt_read_enable,
      O => reg_cfg_tph_stt_read_data_valid_o0
    );
reg_cfg_tph_stt_read_data_valid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      CLR => reg_cfg_tph_stt_read_enable_i_reg_0,
      D => reg_cfg_tph_stt_read_data_valid_o0,
      Q => \^cfg_tph_stt_read_data_valid\
    );
reg_cfg_tph_stt_read_enable_i_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      CLR => reg_cfg_tph_stt_read_enable_i_reg_0,
      D => cfg_tph_stt_read_enable,
      Q => reg_cfg_tph_stt_read_enable_i
    );
\reg_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_count_reg(0),
      O => p_0_in(0)
    );
\reg_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_count_reg(0),
      I1 => reg_count_reg(1),
      O => p_0_in(1)
    );
\reg_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => reg_count_reg(1),
      I1 => reg_count_reg(0),
      I2 => reg_count_reg(2),
      O => p_0_in(2)
    );
\reg_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => reg_count_reg(2),
      I1 => reg_count_reg(0),
      I2 => reg_count_reg(1),
      I3 => reg_count_reg(3),
      O => p_0_in(3)
    );
\reg_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => reg_count_reg(3),
      I1 => reg_count_reg(1),
      I2 => reg_count_reg(0),
      I3 => reg_count_reg(2),
      I4 => reg_count_reg(4),
      O => p_0_in(4)
    );
\reg_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => reg_count_reg(4),
      I1 => reg_count_reg(2),
      I2 => reg_count_reg(0),
      I3 => reg_count_reg(1),
      I4 => reg_count_reg(3),
      I5 => reg_count_reg(5),
      O => p_0_in(5)
    );
\reg_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ramb36e2_inst_i_15_n_0,
      I1 => reg_count_reg(6),
      O => p_0_in(6)
    );
\reg_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => reg_count_reg(6),
      I1 => ramb36e2_inst_i_15_n_0,
      I2 => reg_count_reg(7),
      O => p_0_in(7)
    );
\reg_count[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_state_reg_n_0,
      O => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => reg_count_reg(7),
      I1 => ramb36e2_inst_i_15_n_0,
      I2 => reg_count_reg(6),
      I3 => reg_count_reg(8),
      O => p_0_in(8)
    );
\reg_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(0),
      Q => reg_count_reg(0),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(1),
      Q => reg_count_reg(1),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(2),
      Q => reg_count_reg(2),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(3),
      Q => reg_count_reg(3),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(4),
      Q => reg_count_reg(4),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(5),
      Q => reg_count_reg(5),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(6),
      Q => reg_count_reg(6),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(7),
      Q => reg_count_reg(7),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      D => p_0_in(8),
      Q => reg_count_reg(8),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
reg_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_USERCLK,
      CE => '1',
      D => \reg_next_state__0\,
      Q => reg_state_reg_n_0,
      R => '0'
    );
reg_user_tph_stt_read_data_valid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^user_tph_stt_read_data_valid\,
      I1 => reg_user_tph_stt_read_enable_i,
      I2 => reg_state_reg_n_0,
      I3 => user_tph_stt_read_enable,
      O => reg_user_tph_stt_read_data_valid_o0
    );
reg_user_tph_stt_read_data_valid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      CLR => reg_cfg_tph_stt_read_enable_i_reg_0,
      D => reg_user_tph_stt_read_data_valid_o0,
      Q => \^user_tph_stt_read_data_valid\
    );
reg_user_tph_stt_read_enable_i_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK_USERCLK,
      CE => '1',
      CLR => reg_cfg_tph_stt_read_enable_i_reg_0,
      D => user_tph_stt_read_enable,
      Q => reg_user_tph_stt_read_enable_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_channel is
  port (
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_channel is
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  txoutclk_out(3 downto 0) <= \^txoutclk_out\(3 downto 0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(3),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 8.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(2 downto 0),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(2 downto 0),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(8 downto 0),
      BUFGTRESET(2 downto 0) => bufgtreset_out(2 downto 0),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(2 downto 0),
      CFGRESET => cfgreset_in(0),
      CLKRSVD0 => clkrsvd0_in(0),
      CLKRSVD1 => clkrsvd1_in(0),
      CPLLFBCLKLOST => cpllfbclklost_out(0),
      CPLLLOCK => cplllock_out(0),
      CPLLLOCKDETCLK => cplllockdetclk_in(0),
      CPLLLOCKEN => cplllocken_in(0),
      CPLLPD => cpllpd_in(0),
      CPLLREFCLKLOST => cpllrefclklost_out(0),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(2 downto 0),
      CPLLRESET => cpllreset_in(0),
      DMONFIFORESET => dmonfiforeset_in(0),
      DMONITORCLK => dmonitorclk_in(0),
      DMONITOROUT(16 downto 0) => dmonitorout_out(16 downto 0),
      DRPADDR(8 downto 0) => drpaddr_in(8 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in(0),
      DRPRDY => drprdy_out(0),
      DRPWE => drpwe_in(0),
      EVODDPHICALDONE => evoddphicaldone_in(0),
      EVODDPHICALSTART => evoddphicalstart_in(0),
      EVODDPHIDRDEN => evoddphidrden_in(0),
      EVODDPHIDWREN => evoddphidwren_in(0),
      EVODDPHIXRDEN => evoddphixrden_in(0),
      EVODDPHIXWREN => evoddphixwren_in(0),
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANMODE => eyescanmode_in(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      GTGREFCLK => gtgrefclk_in(0),
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(0),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(0),
      GTPOWERGOOD => gtpowergood_out(0),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => gtrefclk1_in(0),
      GTREFCLKMONITOR => gtrefclkmonitor_out(0),
      GTRESETSEL => gtresetsel_in(0),
      GTRSVD(15 downto 0) => gtrsvd_in(15 downto 0),
      GTRXRESET => gtrxreset_in(0),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(0),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(0),
      GTTXRESET => gttxreset_in(0),
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      LPBKRXTXSEREN => lpbkrxtxseren_in(0),
      LPBKTXRXSEREN => lpbktxrxseren_in(0),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(0),
      PCIERATEGEN3 => pcierategen3_out(0),
      PCIERATEIDLE => pcierateidle_out(0),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      PCIERSTIDLE => pcierstidle_in(0),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(0),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(0),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(0),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(0),
      PCIEUSERRATEDONE => pcieuserratedone_in(0),
      PCIEUSERRATESTART => pcieuserratestart_out(0),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(4 downto 0),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(11 downto 0),
      PHYSTATUS => phystatus_out(0),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(7 downto 0),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(4 downto 0),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(0),
      RESETOVRD => resetovrd_in(0),
      RSTCLKENTX => rstclkentx_in(0),
      RX8B10BEN => rx8b10ben_in(0),
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => rxbyteisaligned_out(0),
      RXBYTEREALIGN => rxbyterealign_out(0),
      RXCDRFREQRESET => rxcdrfreqreset_in(0),
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => rxcdrphdone_out(0),
      RXCDRRESET => rxcdrreset_in(0),
      RXCDRRESETRSV => rxcdrresetrsv_in(0),
      RXCHANBONDSEQ => rxchanbondseq_out(0),
      RXCHANISALIGNED => rxchanisaligned_out(0),
      RXCHANREALIGN => rxchanrealign_out(0),
      RXCHBONDEN => rxchbonden_in(0),
      RXCHBONDI(4 downto 0) => rxchbondi_in(4 downto 0),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(2 downto 0),
      RXCHBONDMASTER => rxchbondmaster_in(0),
      RXCHBONDO(4 downto 0) => rxchbondo_out(4 downto 0),
      RXCHBONDSLAVE => rxchbondslave_in(0),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => rxcominitdet_out(0),
      RXCOMMADET => rxcommadet_out(0),
      RXCOMMADETEN => rxcommadeten_in(0),
      RXCOMSASDET => rxcomsasdet_out(0),
      RXCOMWAKEDET => rxcomwakedet_out(0),
      RXCTRL0(15 downto 0) => rxctrl0_out(15 downto 0),
      RXCTRL1(15 downto 0) => rxctrl1_out(15 downto 0),
      RXCTRL2(7 downto 0) => rxctrl2_out(7 downto 0),
      RXCTRL3(7 downto 0) => rxctrl3_out(7 downto 0),
      RXDATA(127 downto 0) => rxdata_out(127 downto 0),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(1 downto 0),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      RXDFEAGCHOLD => rxdfeagchold_in(0),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(0),
      RXDFELFHOLD => rxdfelfhold_in(0),
      RXDFELFOVRDEN => rxdfelfovrden_in(0),
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => rxdfetap10hold_in(0),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(0),
      RXDFETAP11HOLD => rxdfetap11hold_in(0),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(0),
      RXDFETAP12HOLD => rxdfetap12hold_in(0),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(0),
      RXDFETAP13HOLD => rxdfetap13hold_in(0),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(0),
      RXDFETAP14HOLD => rxdfetap14hold_in(0),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(0),
      RXDFETAP15HOLD => rxdfetap15hold_in(0),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(0),
      RXDFETAP2HOLD => rxdfetap2hold_in(0),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(0),
      RXDFETAP3HOLD => rxdfetap3hold_in(0),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(0),
      RXDFETAP4HOLD => rxdfetap4hold_in(0),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(0),
      RXDFETAP5HOLD => rxdfetap5hold_in(0),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(0),
      RXDFETAP6HOLD => rxdfetap6hold_in(0),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(0),
      RXDFETAP7HOLD => rxdfetap7hold_in(0),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(0),
      RXDFETAP8HOLD => rxdfetap8hold_in(0),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(0),
      RXDFETAP9HOLD => rxdfetap9hold_in(0),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(0),
      RXDFEUTHOLD => rxdfeuthold_in(0),
      RXDFEUTOVRDEN => rxdfeutovrden_in(0),
      RXDFEVPHOLD => rxdfevphold_in(0),
      RXDFEVPOVRDEN => rxdfevpovrden_in(0),
      RXDFEVSEN => rxdfevsen_in(0),
      RXDFEXYDEN => rxdfexyden_in(0),
      RXDLYBYPASS => rxdlybypass_in(0),
      RXDLYEN => rxdlyen_in(0),
      RXDLYOVRDEN => rxdlyovrden_in(0),
      RXDLYSRESET => rxdlysreset_in(0),
      RXDLYSRESETDONE => rxdlysresetdone_out(0),
      RXELECIDLE => rxelecidle_out(0),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(1 downto 0),
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5 downto 0) => rxheader_out(5 downto 0),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(1 downto 0),
      RXLATCLK => rxlatclk_in(0),
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => rxlpmgchold_in(0),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(0),
      RXLPMHFHOLD => rxlpmhfhold_in(0),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(0),
      RXLPMLFHOLD => rxlpmlfhold_in(0),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(0),
      RXLPMOSHOLD => rxlpmoshold_in(0),
      RXLPMOSOVRDEN => rxlpmosovrden_in(0),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(1 downto 0),
      RXOOBRESET => rxoobreset_in(0),
      RXOSCALRESET => rxoscalreset_in(0),
      RXOSHOLD => rxoshold_in(0),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(3 downto 0),
      RXOSINTDONE => rxosintdone_out(0),
      RXOSINTEN => rxosinten_in(0),
      RXOSINTHOLD => rxosinthold_in(0),
      RXOSINTOVRDEN => rxosintovrden_in(0),
      RXOSINTSTARTED => rxosintstarted_out(0),
      RXOSINTSTROBE => rxosintstrobe_in(0),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(0),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(0),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(0),
      RXOSOVRDEN => rxosovrden_in(0),
      RXOUTCLK => rxoutclk_out(0),
      RXOUTCLKFABRIC => rxoutclkfabric_out(0),
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(2 downto 0),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(0),
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1 downto 0) => rxpd_in(1 downto 0),
      RXPHALIGN => rxphalign_in(0),
      RXPHALIGNDONE => rxphaligndone_out(0),
      RXPHALIGNEN => rxphalignen_in(0),
      RXPHALIGNERR => rxphalignerr_out(0),
      RXPHDLYPD => rxphdlypd_in(0),
      RXPHDLYRESET => rxphdlyreset_in(0),
      RXPHOVRDEN => rxphovrden_in(0),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(1 downto 0),
      RXPMARESET => rxpmareset_in(0),
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => rxprbslocked_out(0),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(0),
      RXPROGDIVRESET => rxprogdivreset_in(0),
      RXQPIEN => rxqpien_in(0),
      RXQPISENN => rxqpisenn_out(0),
      RXQPISENP => rxqpisenp_out(0),
      RXRATE(2 downto 0) => rxrate_in(2 downto 0),
      RXRATEDONE => rxratedone_out(0),
      RXRATEMODE => rxratemode_in(0),
      RXRECCLKOUT => rxrecclkout_out(0),
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => rxslide_in(0),
      RXSLIDERDY => rxsliderdy_out(0),
      RXSLIPDONE => rxslipdone_out(0),
      RXSLIPOUTCLK => rxslipoutclk_in(0),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(0),
      RXSLIPPMA => rxslippma_in(0),
      RXSLIPPMARDY => rxslippmardy_out(0),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(1 downto 0),
      RXSTATUS(2 downto 0) => rxstatus_out(2 downto 0),
      RXSYNCALLIN => rxsyncallin_in(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => rxsyncin_in(0),
      RXSYNCMODE => rxsyncmode_in(0),
      RXSYNCOUT => rxsyncout_out(0),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(1 downto 0),
      RXUSERRDY => rxuserrdy_in(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => rxvalid_out(0),
      SIGVALIDCLK => sigvalidclk_in(0),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      TX8B10BEN => tx8b10ben_in(0),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(2 downto 0),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => txcomfinish_out(0),
      TXCOMINIT => txcominit_in(0),
      TXCOMSAS => txcomsas_in(0),
      TXCOMWAKE => txcomwake_in(0),
      TXCTRL0(15 downto 0) => txctrl0_in(15 downto 0),
      TXCTRL1(15 downto 0) => txctrl1_in(15 downto 0),
      TXCTRL2(7 downto 0) => txctrl2_in(7 downto 0),
      TXDATA(127 downto 0) => txdata_in(127 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      TXDEEMPH => txdeemph_in(0),
      TXDETECTRX => txdetectrx_in(0),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(3 downto 0),
      TXDIFFPD => txdiffpd_in(0),
      TXDLYBYPASS => txdlybypass_in(0),
      TXDLYEN => txdlyen_in(0),
      TXDLYHOLD => txdlyhold_in(0),
      TXDLYOVRDEN => txdlyovrden_in(0),
      TXDLYSRESET => txdlysreset_in(0),
      TXDLYSRESETDONE => txdlysresetdone_out(0),
      TXDLYUPDOWN => txdlyupdown_in(0),
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => txheader_in(5 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => txlatclk_in(0),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => txmargin_in(2 downto 0),
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => txoutclkfabric_out(0),
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => txpd_in(1 downto 0),
      TXPDELECIDLEMODE => txpdelecidlemode_in(0),
      TXPHALIGN => txphalign_in(0),
      TXPHALIGNDONE => txphaligndone_out(0),
      TXPHALIGNEN => txphalignen_in(0),
      TXPHDLYPD => txphdlypd_in(0),
      TXPHDLYRESET => txphdlyreset_in(0),
      TXPHDLYTSTCLK => txphdlytstclk_in(0),
      TXPHINIT => txphinit_in(0),
      TXPHINITDONE => txphinitdone_out(0),
      TXPHOVRDEN => txphovrden_in(0),
      TXPIPPMEN => txpippmen_in(0),
      TXPIPPMOVRDEN => txpippmovrden_in(0),
      TXPIPPMPD => txpippmpd_in(0),
      TXPIPPMSEL => txpippmsel_in(0),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(4 downto 0),
      TXPISOPD => txpisopd_in(0),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(1 downto 0),
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => txpostcursorinv_in(0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRECURSORINV => txprecursorinv_in(0),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(0),
      TXPROGDIVRESET => txprogdivreset_in(0),
      TXQPIBIASEN => txqpibiasen_in(0),
      TXQPISENN => txqpisenn_out(0),
      TXQPISENP => txqpisenp_out(0),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(0),
      TXQPIWEAKPUP => txqpiweakpup_in(0),
      TXRATE(2 downto 0) => txrate_in(2 downto 0),
      TXRATEDONE => txratedone_out(0),
      TXRATEMODE => txratemode_in(0),
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => txswing_in(0),
      TXSYNCALLIN => txsyncallin_in(0),
      TXSYNCDONE => txsyncdone_out(0),
      TXSYNCIN => txsyncin_in(0),
      TXSYNCMODE => txsyncmode_in(0),
      TXSYNCOUT => txsyncout_out(0),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(1 downto 0),
      TXUSERRDY => txuserrdy_in(0),
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 8.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(5 downto 3),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(5 downto 3),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(17 downto 9),
      BUFGTRESET(2 downto 0) => bufgtreset_out(5 downto 3),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(5 downto 3),
      CFGRESET => cfgreset_in(1),
      CLKRSVD0 => clkrsvd0_in(1),
      CLKRSVD1 => clkrsvd1_in(1),
      CPLLFBCLKLOST => cpllfbclklost_out(1),
      CPLLLOCK => cplllock_out(1),
      CPLLLOCKDETCLK => cplllockdetclk_in(1),
      CPLLLOCKEN => cplllocken_in(1),
      CPLLPD => cpllpd_in(1),
      CPLLREFCLKLOST => cpllrefclklost_out(1),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(5 downto 3),
      CPLLRESET => cpllreset_in(1),
      DMONFIFORESET => dmonfiforeset_in(1),
      DMONITORCLK => dmonitorclk_in(1),
      DMONITOROUT(16 downto 0) => dmonitorout_out(33 downto 17),
      DRPADDR(8 downto 0) => drpaddr_in(17 downto 9),
      DRPCLK => drpclk_in(1),
      DRPDI(15 downto 0) => drpdi_in(31 downto 16),
      DRPDO(15 downto 0) => drpdo_out(31 downto 16),
      DRPEN => drpen_in(1),
      DRPRDY => drprdy_out(1),
      DRPWE => drpwe_in(1),
      EVODDPHICALDONE => evoddphicaldone_in(1),
      EVODDPHICALSTART => evoddphicalstart_in(1),
      EVODDPHIDRDEN => evoddphidrden_in(1),
      EVODDPHIDWREN => evoddphidwren_in(1),
      EVODDPHIXRDEN => evoddphixrden_in(1),
      EVODDPHIXWREN => evoddphixwren_in(1),
      EYESCANDATAERROR => eyescandataerror_out(1),
      EYESCANMODE => eyescanmode_in(1),
      EYESCANRESET => eyescanreset_in(1),
      EYESCANTRIGGER => eyescantrigger_in(1),
      GTGREFCLK => gtgrefclk_in(1),
      GTHRXN => gthrxn_in(1),
      GTHRXP => gthrxp_in(1),
      GTHTXN => gthtxn_out(1),
      GTHTXP => gthtxp_out(1),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(1),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(1),
      GTPOWERGOOD => gtpowergood_out(1),
      GTREFCLK0 => gtrefclk0_in(1),
      GTREFCLK1 => gtrefclk1_in(1),
      GTREFCLKMONITOR => gtrefclkmonitor_out(1),
      GTRESETSEL => gtresetsel_in(1),
      GTRSVD(15 downto 0) => gtrsvd_in(31 downto 16),
      GTRXRESET => gtrxreset_in(1),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(1),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(1),
      GTTXRESET => gttxreset_in(1),
      LOOPBACK(2 downto 0) => loopback_in(5 downto 3),
      LPBKRXTXSEREN => lpbkrxtxseren_in(1),
      LPBKTXRXSEREN => lpbktxrxseren_in(1),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(1),
      PCIERATEGEN3 => pcierategen3_out(1),
      PCIERATEIDLE => pcierateidle_out(1),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(3 downto 2),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(3 downto 2),
      PCIERSTIDLE => pcierstidle_in(1),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(1),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(1),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(1),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(1),
      PCIEUSERRATEDONE => pcieuserratedone_in(1),
      PCIEUSERRATESTART => pcieuserratestart_out(1),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(31 downto 16),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(9 downto 5),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(23 downto 12),
      PHYSTATUS => phystatus_out(1),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(15 downto 8),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(9 downto 5),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(1),
      RESETOVRD => resetovrd_in(1),
      RSTCLKENTX => rstclkentx_in(1),
      RX8B10BEN => rx8b10ben_in(1),
      RXBUFRESET => rxbufreset_in(1),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(5 downto 3),
      RXBYTEISALIGNED => rxbyteisaligned_out(1),
      RXBYTEREALIGN => rxbyterealign_out(1),
      RXCDRFREQRESET => rxcdrfreqreset_in(1),
      RXCDRHOLD => rxcdrhold_in(1),
      RXCDRLOCK => rxcdrlock_out(1),
      RXCDROVRDEN => rxcdrovrden_in(1),
      RXCDRPHDONE => rxcdrphdone_out(1),
      RXCDRRESET => rxcdrreset_in(1),
      RXCDRRESETRSV => rxcdrresetrsv_in(1),
      RXCHANBONDSEQ => rxchanbondseq_out(1),
      RXCHANISALIGNED => rxchanisaligned_out(1),
      RXCHANREALIGN => rxchanrealign_out(1),
      RXCHBONDEN => rxchbonden_in(1),
      RXCHBONDI(4 downto 0) => rxchbondi_in(9 downto 5),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(5 downto 3),
      RXCHBONDMASTER => rxchbondmaster_in(1),
      RXCHBONDO(4 downto 0) => rxchbondo_out(9 downto 5),
      RXCHBONDSLAVE => rxchbondslave_in(1),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(3 downto 2),
      RXCOMINITDET => rxcominitdet_out(1),
      RXCOMMADET => rxcommadet_out(1),
      RXCOMMADETEN => rxcommadeten_in(1),
      RXCOMSASDET => rxcomsasdet_out(1),
      RXCOMWAKEDET => rxcomwakedet_out(1),
      RXCTRL0(15 downto 0) => rxctrl0_out(31 downto 16),
      RXCTRL1(15 downto 0) => rxctrl1_out(31 downto 16),
      RXCTRL2(7 downto 0) => rxctrl2_out(15 downto 8),
      RXCTRL3(7 downto 0) => rxctrl3_out(15 downto 8),
      RXDATA(127 downto 0) => rxdata_out(255 downto 128),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(15 downto 8),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(3 downto 2),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(3 downto 2),
      RXDFEAGCHOLD => rxdfeagchold_in(1),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(1),
      RXDFELFHOLD => rxdfelfhold_in(1),
      RXDFELFOVRDEN => rxdfelfovrden_in(1),
      RXDFELPMRESET => rxdfelpmreset_in(1),
      RXDFETAP10HOLD => rxdfetap10hold_in(1),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(1),
      RXDFETAP11HOLD => rxdfetap11hold_in(1),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(1),
      RXDFETAP12HOLD => rxdfetap12hold_in(1),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(1),
      RXDFETAP13HOLD => rxdfetap13hold_in(1),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(1),
      RXDFETAP14HOLD => rxdfetap14hold_in(1),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(1),
      RXDFETAP15HOLD => rxdfetap15hold_in(1),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(1),
      RXDFETAP2HOLD => rxdfetap2hold_in(1),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(1),
      RXDFETAP3HOLD => rxdfetap3hold_in(1),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(1),
      RXDFETAP4HOLD => rxdfetap4hold_in(1),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(1),
      RXDFETAP5HOLD => rxdfetap5hold_in(1),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(1),
      RXDFETAP6HOLD => rxdfetap6hold_in(1),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(1),
      RXDFETAP7HOLD => rxdfetap7hold_in(1),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(1),
      RXDFETAP8HOLD => rxdfetap8hold_in(1),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(1),
      RXDFETAP9HOLD => rxdfetap9hold_in(1),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(1),
      RXDFEUTHOLD => rxdfeuthold_in(1),
      RXDFEUTOVRDEN => rxdfeutovrden_in(1),
      RXDFEVPHOLD => rxdfevphold_in(1),
      RXDFEVPOVRDEN => rxdfevpovrden_in(1),
      RXDFEVSEN => rxdfevsen_in(1),
      RXDFEXYDEN => rxdfexyden_in(1),
      RXDLYBYPASS => rxdlybypass_in(1),
      RXDLYEN => rxdlyen_in(1),
      RXDLYOVRDEN => rxdlyovrden_in(1),
      RXDLYSRESET => rxdlysreset_in(1),
      RXDLYSRESETDONE => rxdlysresetdone_out(1),
      RXELECIDLE => rxelecidle_out(1),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(3 downto 2),
      RXGEARBOXSLIP => rxgearboxslip_in(1),
      RXHEADER(5 downto 0) => rxheader_out(11 downto 6),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(3 downto 2),
      RXLATCLK => rxlatclk_in(1),
      RXLPMEN => rxlpmen_in(1),
      RXLPMGCHOLD => rxlpmgchold_in(1),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(1),
      RXLPMHFHOLD => rxlpmhfhold_in(1),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(1),
      RXLPMLFHOLD => rxlpmlfhold_in(1),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(1),
      RXLPMOSHOLD => rxlpmoshold_in(1),
      RXLPMOSOVRDEN => rxlpmosovrden_in(1),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(1),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(13 downto 7),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(3 downto 2),
      RXOOBRESET => rxoobreset_in(1),
      RXOSCALRESET => rxoscalreset_in(1),
      RXOSHOLD => rxoshold_in(1),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(7 downto 4),
      RXOSINTDONE => rxosintdone_out(1),
      RXOSINTEN => rxosinten_in(1),
      RXOSINTHOLD => rxosinthold_in(1),
      RXOSINTOVRDEN => rxosintovrden_in(1),
      RXOSINTSTARTED => rxosintstarted_out(1),
      RXOSINTSTROBE => rxosintstrobe_in(1),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(1),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(1),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(1),
      RXOSOVRDEN => rxosovrden_in(1),
      RXOUTCLK => rxoutclk_out(1),
      RXOUTCLKFABRIC => rxoutclkfabric_out(1),
      RXOUTCLKPCS => rxoutclkpcs_out(1),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(5 downto 3),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(1),
      RXPCSRESET => rxpcsreset_in(1),
      RXPD(1 downto 0) => rxpd_in(3 downto 2),
      RXPHALIGN => rxphalign_in(1),
      RXPHALIGNDONE => rxphaligndone_out(1),
      RXPHALIGNEN => rxphalignen_in(1),
      RXPHALIGNERR => rxphalignerr_out(1),
      RXPHDLYPD => rxphdlypd_in(1),
      RXPHDLYRESET => rxphdlyreset_in(1),
      RXPHOVRDEN => rxphovrden_in(1),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(3 downto 2),
      RXPMARESET => rxpmareset_in(1),
      RXPMARESETDONE => rxpmaresetdone_out(1),
      RXPOLARITY => rxpolarity_in(1),
      RXPRBSCNTRESET => rxprbscntreset_in(1),
      RXPRBSERR => rxprbserr_out(1),
      RXPRBSLOCKED => rxprbslocked_out(1),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(7 downto 4),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(1),
      RXPROGDIVRESET => rxprogdivreset_in(1),
      RXQPIEN => rxqpien_in(1),
      RXQPISENN => rxqpisenn_out(1),
      RXQPISENP => rxqpisenp_out(1),
      RXRATE(2 downto 0) => rxrate_in(5 downto 3),
      RXRATEDONE => rxratedone_out(1),
      RXRATEMODE => rxratemode_in(1),
      RXRECCLKOUT => rxrecclkout_out(1),
      RXRESETDONE => rxresetdone_out(1),
      RXSLIDE => rxslide_in(1),
      RXSLIDERDY => rxsliderdy_out(1),
      RXSLIPDONE => rxslipdone_out(1),
      RXSLIPOUTCLK => rxslipoutclk_in(1),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(1),
      RXSLIPPMA => rxslippma_in(1),
      RXSLIPPMARDY => rxslippmardy_out(1),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(3 downto 2),
      RXSTATUS(2 downto 0) => rxstatus_out(5 downto 3),
      RXSYNCALLIN => rxsyncallin_in(1),
      RXSYNCDONE => rxsyncdone_out(1),
      RXSYNCIN => rxsyncin_in(1),
      RXSYNCMODE => rxsyncmode_in(1),
      RXSYNCOUT => rxsyncout_out(1),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(3 downto 2),
      RXUSERRDY => rxuserrdy_in(1),
      RXUSRCLK => rxusrclk_in(1),
      RXUSRCLK2 => rxusrclk2_in(1),
      RXVALID => rxvalid_out(1),
      SIGVALIDCLK => sigvalidclk_in(1),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(15 downto 8),
      TX8B10BEN => tx8b10ben_in(1),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(5 downto 3),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(3 downto 2),
      TXCOMFINISH => txcomfinish_out(1),
      TXCOMINIT => txcominit_in(1),
      TXCOMSAS => txcomsas_in(1),
      TXCOMWAKE => txcomwake_in(1),
      TXCTRL0(15 downto 0) => txctrl0_in(31 downto 16),
      TXCTRL1(15 downto 0) => txctrl1_in(31 downto 16),
      TXCTRL2(7 downto 0) => txctrl2_in(15 downto 8),
      TXDATA(127 downto 0) => txdata_in(255 downto 128),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(15 downto 8),
      TXDEEMPH => txdeemph_in(1),
      TXDETECTRX => txdetectrx_in(1),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(7 downto 4),
      TXDIFFPD => txdiffpd_in(1),
      TXDLYBYPASS => txdlybypass_in(1),
      TXDLYEN => txdlyen_in(1),
      TXDLYHOLD => txdlyhold_in(1),
      TXDLYOVRDEN => txdlyovrden_in(1),
      TXDLYSRESET => txdlysreset_in(1),
      TXDLYSRESETDONE => txdlysresetdone_out(1),
      TXDLYUPDOWN => txdlyupdown_in(1),
      TXELECIDLE => txelecidle_in(1),
      TXHEADER(5 downto 0) => txheader_in(11 downto 6),
      TXINHIBIT => txinhibit_in(1),
      TXLATCLK => txlatclk_in(1),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(13 downto 7),
      TXMARGIN(2 downto 0) => txmargin_in(5 downto 3),
      TXOUTCLK => \^txoutclk_out\(1),
      TXOUTCLKFABRIC => txoutclkfabric_out(1),
      TXOUTCLKPCS => txoutclkpcs_out(1),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(5 downto 3),
      TXPCSRESET => txpcsreset_in(1),
      TXPD(1 downto 0) => txpd_in(3 downto 2),
      TXPDELECIDLEMODE => txpdelecidlemode_in(1),
      TXPHALIGN => txphalign_in(1),
      TXPHALIGNDONE => txphaligndone_out(1),
      TXPHALIGNEN => txphalignen_in(1),
      TXPHDLYPD => txphdlypd_in(1),
      TXPHDLYRESET => txphdlyreset_in(1),
      TXPHDLYTSTCLK => txphdlytstclk_in(1),
      TXPHINIT => txphinit_in(1),
      TXPHINITDONE => txphinitdone_out(1),
      TXPHOVRDEN => txphovrden_in(1),
      TXPIPPMEN => txpippmen_in(1),
      TXPIPPMOVRDEN => txpippmovrden_in(1),
      TXPIPPMPD => txpippmpd_in(1),
      TXPIPPMSEL => txpippmsel_in(1),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(9 downto 5),
      TXPISOPD => txpisopd_in(1),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(3 downto 2),
      TXPMARESET => txpmareset_in(1),
      TXPMARESETDONE => txpmaresetdone_out(1),
      TXPOLARITY => txpolarity_in(1),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(9 downto 5),
      TXPOSTCURSORINV => txpostcursorinv_in(1),
      TXPRBSFORCEERR => txprbsforceerr_in(1),
      TXPRBSSEL(3 downto 0) => txprbssel_in(7 downto 4),
      TXPRECURSOR(4 downto 0) => txprecursor_in(9 downto 5),
      TXPRECURSORINV => txprecursorinv_in(1),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(1),
      TXPROGDIVRESET => txprogdivreset_in(1),
      TXQPIBIASEN => txqpibiasen_in(1),
      TXQPISENN => txqpisenn_out(1),
      TXQPISENP => txqpisenp_out(1),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(1),
      TXQPIWEAKPUP => txqpiweakpup_in(1),
      TXRATE(2 downto 0) => txrate_in(5 downto 3),
      TXRATEDONE => txratedone_out(1),
      TXRATEMODE => txratemode_in(1),
      TXRESETDONE => txresetdone_out(1),
      TXSEQUENCE(6 downto 0) => txsequence_in(13 downto 7),
      TXSWING => txswing_in(1),
      TXSYNCALLIN => txsyncallin_in(1),
      TXSYNCDONE => txsyncdone_out(1),
      TXSYNCIN => txsyncin_in(1),
      TXSYNCMODE => txsyncmode_in(1),
      TXSYNCOUT => txsyncout_out(1),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(3 downto 2),
      TXUSERRDY => txuserrdy_in(1),
      TXUSRCLK => txusrclk_in(1),
      TXUSRCLK2 => txusrclk2_in(1)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 8.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(8 downto 6),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(8 downto 6),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(26 downto 18),
      BUFGTRESET(2 downto 0) => bufgtreset_out(8 downto 6),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(8 downto 6),
      CFGRESET => cfgreset_in(2),
      CLKRSVD0 => clkrsvd0_in(2),
      CLKRSVD1 => clkrsvd1_in(2),
      CPLLFBCLKLOST => cpllfbclklost_out(2),
      CPLLLOCK => cplllock_out(2),
      CPLLLOCKDETCLK => cplllockdetclk_in(2),
      CPLLLOCKEN => cplllocken_in(2),
      CPLLPD => cpllpd_in(2),
      CPLLREFCLKLOST => cpllrefclklost_out(2),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(8 downto 6),
      CPLLRESET => cpllreset_in(2),
      DMONFIFORESET => dmonfiforeset_in(2),
      DMONITORCLK => dmonitorclk_in(2),
      DMONITOROUT(16 downto 0) => dmonitorout_out(50 downto 34),
      DRPADDR(8 downto 0) => drpaddr_in(26 downto 18),
      DRPCLK => drpclk_in(2),
      DRPDI(15 downto 0) => drpdi_in(47 downto 32),
      DRPDO(15 downto 0) => drpdo_out(47 downto 32),
      DRPEN => drpen_in(2),
      DRPRDY => drprdy_out(2),
      DRPWE => drpwe_in(2),
      EVODDPHICALDONE => evoddphicaldone_in(2),
      EVODDPHICALSTART => evoddphicalstart_in(2),
      EVODDPHIDRDEN => evoddphidrden_in(2),
      EVODDPHIDWREN => evoddphidwren_in(2),
      EVODDPHIXRDEN => evoddphixrden_in(2),
      EVODDPHIXWREN => evoddphixwren_in(2),
      EYESCANDATAERROR => eyescandataerror_out(2),
      EYESCANMODE => eyescanmode_in(2),
      EYESCANRESET => eyescanreset_in(2),
      EYESCANTRIGGER => eyescantrigger_in(2),
      GTGREFCLK => gtgrefclk_in(2),
      GTHRXN => gthrxn_in(2),
      GTHRXP => gthrxp_in(2),
      GTHTXN => gthtxn_out(2),
      GTHTXP => gthtxp_out(2),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(2),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(2),
      GTPOWERGOOD => gtpowergood_out(2),
      GTREFCLK0 => gtrefclk0_in(2),
      GTREFCLK1 => gtrefclk1_in(2),
      GTREFCLKMONITOR => gtrefclkmonitor_out(2),
      GTRESETSEL => gtresetsel_in(2),
      GTRSVD(15 downto 0) => gtrsvd_in(47 downto 32),
      GTRXRESET => gtrxreset_in(2),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(2),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(2),
      GTTXRESET => gttxreset_in(2),
      LOOPBACK(2 downto 0) => loopback_in(8 downto 6),
      LPBKRXTXSEREN => lpbkrxtxseren_in(2),
      LPBKTXRXSEREN => lpbktxrxseren_in(2),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(2),
      PCIERATEGEN3 => pcierategen3_out(2),
      PCIERATEIDLE => pcierateidle_out(2),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(5 downto 4),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(5 downto 4),
      PCIERSTIDLE => pcierstidle_in(2),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(2),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(2),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(2),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(2),
      PCIEUSERRATEDONE => pcieuserratedone_in(2),
      PCIEUSERRATESTART => pcieuserratestart_out(2),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(47 downto 32),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(14 downto 10),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(35 downto 24),
      PHYSTATUS => phystatus_out(2),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(23 downto 16),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(14 downto 10),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(2),
      RESETOVRD => resetovrd_in(2),
      RSTCLKENTX => rstclkentx_in(2),
      RX8B10BEN => rx8b10ben_in(2),
      RXBUFRESET => rxbufreset_in(2),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(8 downto 6),
      RXBYTEISALIGNED => rxbyteisaligned_out(2),
      RXBYTEREALIGN => rxbyterealign_out(2),
      RXCDRFREQRESET => rxcdrfreqreset_in(2),
      RXCDRHOLD => rxcdrhold_in(2),
      RXCDRLOCK => rxcdrlock_out(2),
      RXCDROVRDEN => rxcdrovrden_in(2),
      RXCDRPHDONE => rxcdrphdone_out(2),
      RXCDRRESET => rxcdrreset_in(2),
      RXCDRRESETRSV => rxcdrresetrsv_in(2),
      RXCHANBONDSEQ => rxchanbondseq_out(2),
      RXCHANISALIGNED => rxchanisaligned_out(2),
      RXCHANREALIGN => rxchanrealign_out(2),
      RXCHBONDEN => rxchbonden_in(2),
      RXCHBONDI(4 downto 0) => rxchbondi_in(14 downto 10),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(8 downto 6),
      RXCHBONDMASTER => rxchbondmaster_in(2),
      RXCHBONDO(4 downto 0) => rxchbondo_out(14 downto 10),
      RXCHBONDSLAVE => rxchbondslave_in(2),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(5 downto 4),
      RXCOMINITDET => rxcominitdet_out(2),
      RXCOMMADET => rxcommadet_out(2),
      RXCOMMADETEN => rxcommadeten_in(2),
      RXCOMSASDET => rxcomsasdet_out(2),
      RXCOMWAKEDET => rxcomwakedet_out(2),
      RXCTRL0(15 downto 0) => rxctrl0_out(47 downto 32),
      RXCTRL1(15 downto 0) => rxctrl1_out(47 downto 32),
      RXCTRL2(7 downto 0) => rxctrl2_out(23 downto 16),
      RXCTRL3(7 downto 0) => rxctrl3_out(23 downto 16),
      RXDATA(127 downto 0) => rxdata_out(383 downto 256),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(23 downto 16),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(5 downto 4),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(5 downto 4),
      RXDFEAGCHOLD => rxdfeagchold_in(2),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(2),
      RXDFELFHOLD => rxdfelfhold_in(2),
      RXDFELFOVRDEN => rxdfelfovrden_in(2),
      RXDFELPMRESET => rxdfelpmreset_in(2),
      RXDFETAP10HOLD => rxdfetap10hold_in(2),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(2),
      RXDFETAP11HOLD => rxdfetap11hold_in(2),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(2),
      RXDFETAP12HOLD => rxdfetap12hold_in(2),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(2),
      RXDFETAP13HOLD => rxdfetap13hold_in(2),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(2),
      RXDFETAP14HOLD => rxdfetap14hold_in(2),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(2),
      RXDFETAP15HOLD => rxdfetap15hold_in(2),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(2),
      RXDFETAP2HOLD => rxdfetap2hold_in(2),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(2),
      RXDFETAP3HOLD => rxdfetap3hold_in(2),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(2),
      RXDFETAP4HOLD => rxdfetap4hold_in(2),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(2),
      RXDFETAP5HOLD => rxdfetap5hold_in(2),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(2),
      RXDFETAP6HOLD => rxdfetap6hold_in(2),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(2),
      RXDFETAP7HOLD => rxdfetap7hold_in(2),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(2),
      RXDFETAP8HOLD => rxdfetap8hold_in(2),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(2),
      RXDFETAP9HOLD => rxdfetap9hold_in(2),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(2),
      RXDFEUTHOLD => rxdfeuthold_in(2),
      RXDFEUTOVRDEN => rxdfeutovrden_in(2),
      RXDFEVPHOLD => rxdfevphold_in(2),
      RXDFEVPOVRDEN => rxdfevpovrden_in(2),
      RXDFEVSEN => rxdfevsen_in(2),
      RXDFEXYDEN => rxdfexyden_in(2),
      RXDLYBYPASS => rxdlybypass_in(2),
      RXDLYEN => rxdlyen_in(2),
      RXDLYOVRDEN => rxdlyovrden_in(2),
      RXDLYSRESET => rxdlysreset_in(2),
      RXDLYSRESETDONE => rxdlysresetdone_out(2),
      RXELECIDLE => rxelecidle_out(2),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(5 downto 4),
      RXGEARBOXSLIP => rxgearboxslip_in(2),
      RXHEADER(5 downto 0) => rxheader_out(17 downto 12),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(5 downto 4),
      RXLATCLK => rxlatclk_in(2),
      RXLPMEN => rxlpmen_in(2),
      RXLPMGCHOLD => rxlpmgchold_in(2),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(2),
      RXLPMHFHOLD => rxlpmhfhold_in(2),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(2),
      RXLPMLFHOLD => rxlpmlfhold_in(2),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(2),
      RXLPMOSHOLD => rxlpmoshold_in(2),
      RXLPMOSOVRDEN => rxlpmosovrden_in(2),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(2),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(20 downto 14),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(5 downto 4),
      RXOOBRESET => rxoobreset_in(2),
      RXOSCALRESET => rxoscalreset_in(2),
      RXOSHOLD => rxoshold_in(2),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(11 downto 8),
      RXOSINTDONE => rxosintdone_out(2),
      RXOSINTEN => rxosinten_in(2),
      RXOSINTHOLD => rxosinthold_in(2),
      RXOSINTOVRDEN => rxosintovrden_in(2),
      RXOSINTSTARTED => rxosintstarted_out(2),
      RXOSINTSTROBE => rxosintstrobe_in(2),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(2),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(2),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(2),
      RXOSOVRDEN => rxosovrden_in(2),
      RXOUTCLK => rxoutclk_out(2),
      RXOUTCLKFABRIC => rxoutclkfabric_out(2),
      RXOUTCLKPCS => rxoutclkpcs_out(2),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(8 downto 6),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(2),
      RXPCSRESET => rxpcsreset_in(2),
      RXPD(1 downto 0) => rxpd_in(5 downto 4),
      RXPHALIGN => rxphalign_in(2),
      RXPHALIGNDONE => rxphaligndone_out(2),
      RXPHALIGNEN => rxphalignen_in(2),
      RXPHALIGNERR => rxphalignerr_out(2),
      RXPHDLYPD => rxphdlypd_in(2),
      RXPHDLYRESET => rxphdlyreset_in(2),
      RXPHOVRDEN => rxphovrden_in(2),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(5 downto 4),
      RXPMARESET => rxpmareset_in(2),
      RXPMARESETDONE => rxpmaresetdone_out(2),
      RXPOLARITY => rxpolarity_in(2),
      RXPRBSCNTRESET => rxprbscntreset_in(2),
      RXPRBSERR => rxprbserr_out(2),
      RXPRBSLOCKED => rxprbslocked_out(2),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(11 downto 8),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(2),
      RXPROGDIVRESET => rxprogdivreset_in(2),
      RXQPIEN => rxqpien_in(2),
      RXQPISENN => rxqpisenn_out(2),
      RXQPISENP => rxqpisenp_out(2),
      RXRATE(2 downto 0) => rxrate_in(8 downto 6),
      RXRATEDONE => rxratedone_out(2),
      RXRATEMODE => rxratemode_in(2),
      RXRECCLKOUT => rxrecclkout_out(2),
      RXRESETDONE => rxresetdone_out(2),
      RXSLIDE => rxslide_in(2),
      RXSLIDERDY => rxsliderdy_out(2),
      RXSLIPDONE => rxslipdone_out(2),
      RXSLIPOUTCLK => rxslipoutclk_in(2),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(2),
      RXSLIPPMA => rxslippma_in(2),
      RXSLIPPMARDY => rxslippmardy_out(2),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(5 downto 4),
      RXSTATUS(2 downto 0) => rxstatus_out(8 downto 6),
      RXSYNCALLIN => rxsyncallin_in(2),
      RXSYNCDONE => rxsyncdone_out(2),
      RXSYNCIN => rxsyncin_in(2),
      RXSYNCMODE => rxsyncmode_in(2),
      RXSYNCOUT => rxsyncout_out(2),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(5 downto 4),
      RXUSERRDY => rxuserrdy_in(2),
      RXUSRCLK => rxusrclk_in(2),
      RXUSRCLK2 => rxusrclk2_in(2),
      RXVALID => rxvalid_out(2),
      SIGVALIDCLK => sigvalidclk_in(2),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(23 downto 16),
      TX8B10BEN => tx8b10ben_in(2),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(8 downto 6),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(5 downto 4),
      TXCOMFINISH => txcomfinish_out(2),
      TXCOMINIT => txcominit_in(2),
      TXCOMSAS => txcomsas_in(2),
      TXCOMWAKE => txcomwake_in(2),
      TXCTRL0(15 downto 0) => txctrl0_in(47 downto 32),
      TXCTRL1(15 downto 0) => txctrl1_in(47 downto 32),
      TXCTRL2(7 downto 0) => txctrl2_in(23 downto 16),
      TXDATA(127 downto 0) => txdata_in(383 downto 256),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(23 downto 16),
      TXDEEMPH => txdeemph_in(2),
      TXDETECTRX => txdetectrx_in(2),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(11 downto 8),
      TXDIFFPD => txdiffpd_in(2),
      TXDLYBYPASS => txdlybypass_in(2),
      TXDLYEN => txdlyen_in(2),
      TXDLYHOLD => txdlyhold_in(2),
      TXDLYOVRDEN => txdlyovrden_in(2),
      TXDLYSRESET => txdlysreset_in(2),
      TXDLYSRESETDONE => txdlysresetdone_out(2),
      TXDLYUPDOWN => txdlyupdown_in(2),
      TXELECIDLE => txelecidle_in(2),
      TXHEADER(5 downto 0) => txheader_in(17 downto 12),
      TXINHIBIT => txinhibit_in(2),
      TXLATCLK => txlatclk_in(2),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(20 downto 14),
      TXMARGIN(2 downto 0) => txmargin_in(8 downto 6),
      TXOUTCLK => \^txoutclk_out\(2),
      TXOUTCLKFABRIC => txoutclkfabric_out(2),
      TXOUTCLKPCS => txoutclkpcs_out(2),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(8 downto 6),
      TXPCSRESET => txpcsreset_in(2),
      TXPD(1 downto 0) => txpd_in(5 downto 4),
      TXPDELECIDLEMODE => txpdelecidlemode_in(2),
      TXPHALIGN => txphalign_in(2),
      TXPHALIGNDONE => txphaligndone_out(2),
      TXPHALIGNEN => txphalignen_in(2),
      TXPHDLYPD => txphdlypd_in(2),
      TXPHDLYRESET => txphdlyreset_in(2),
      TXPHDLYTSTCLK => txphdlytstclk_in(2),
      TXPHINIT => txphinit_in(2),
      TXPHINITDONE => txphinitdone_out(2),
      TXPHOVRDEN => txphovrden_in(2),
      TXPIPPMEN => txpippmen_in(2),
      TXPIPPMOVRDEN => txpippmovrden_in(2),
      TXPIPPMPD => txpippmpd_in(2),
      TXPIPPMSEL => txpippmsel_in(2),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(14 downto 10),
      TXPISOPD => txpisopd_in(2),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(5 downto 4),
      TXPMARESET => txpmareset_in(2),
      TXPMARESETDONE => txpmaresetdone_out(2),
      TXPOLARITY => txpolarity_in(2),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(14 downto 10),
      TXPOSTCURSORINV => txpostcursorinv_in(2),
      TXPRBSFORCEERR => txprbsforceerr_in(2),
      TXPRBSSEL(3 downto 0) => txprbssel_in(11 downto 8),
      TXPRECURSOR(4 downto 0) => txprecursor_in(14 downto 10),
      TXPRECURSORINV => txprecursorinv_in(2),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(2),
      TXPROGDIVRESET => txprogdivreset_in(2),
      TXQPIBIASEN => txqpibiasen_in(2),
      TXQPISENN => txqpisenn_out(2),
      TXQPISENP => txqpisenp_out(2),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(2),
      TXQPIWEAKPUP => txqpiweakpup_in(2),
      TXRATE(2 downto 0) => txrate_in(8 downto 6),
      TXRATEDONE => txratedone_out(2),
      TXRATEMODE => txratemode_in(2),
      TXRESETDONE => txresetdone_out(2),
      TXSEQUENCE(6 downto 0) => txsequence_in(20 downto 14),
      TXSWING => txswing_in(2),
      TXSYNCALLIN => txsyncallin_in(2),
      TXSYNCDONE => txsyncdone_out(2),
      TXSYNCIN => txsyncin_in(2),
      TXSYNCMODE => txsyncmode_in(2),
      TXSYNCOUT => txsyncout_out(2),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(5 downto 4),
      TXUSERRDY => txuserrdy_in(2),
      TXUSRCLK => txusrclk_in(2),
      TXUSRCLK2 => txusrclk2_in(2)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 8.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(11 downto 9),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(11 downto 9),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(35 downto 27),
      BUFGTRESET(2 downto 0) => bufgtreset_out(11 downto 9),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(11 downto 9),
      CFGRESET => cfgreset_in(3),
      CLKRSVD0 => clkrsvd0_in(3),
      CLKRSVD1 => clkrsvd1_in(3),
      CPLLFBCLKLOST => cpllfbclklost_out(3),
      CPLLLOCK => cplllock_out(3),
      CPLLLOCKDETCLK => cplllockdetclk_in(3),
      CPLLLOCKEN => cplllocken_in(3),
      CPLLPD => cpllpd_in(3),
      CPLLREFCLKLOST => cpllrefclklost_out(3),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(11 downto 9),
      CPLLRESET => cpllreset_in(3),
      DMONFIFORESET => dmonfiforeset_in(3),
      DMONITORCLK => dmonitorclk_in(3),
      DMONITOROUT(16 downto 0) => dmonitorout_out(67 downto 51),
      DRPADDR(8 downto 0) => drpaddr_in(35 downto 27),
      DRPCLK => drpclk_in(3),
      DRPDI(15 downto 0) => drpdi_in(63 downto 48),
      DRPDO(15 downto 0) => drpdo_out(63 downto 48),
      DRPEN => drpen_in(3),
      DRPRDY => drprdy_out(3),
      DRPWE => drpwe_in(3),
      EVODDPHICALDONE => evoddphicaldone_in(3),
      EVODDPHICALSTART => evoddphicalstart_in(3),
      EVODDPHIDRDEN => evoddphidrden_in(3),
      EVODDPHIDWREN => evoddphidwren_in(3),
      EVODDPHIXRDEN => evoddphixrden_in(3),
      EVODDPHIXWREN => evoddphixwren_in(3),
      EYESCANDATAERROR => eyescandataerror_out(3),
      EYESCANMODE => eyescanmode_in(3),
      EYESCANRESET => eyescanreset_in(3),
      EYESCANTRIGGER => eyescantrigger_in(3),
      GTGREFCLK => gtgrefclk_in(3),
      GTHRXN => gthrxn_in(3),
      GTHRXP => gthrxp_in(3),
      GTHTXN => gthtxn_out(3),
      GTHTXP => gthtxp_out(3),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(3),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(3),
      GTPOWERGOOD => gtpowergood_out(3),
      GTREFCLK0 => gtrefclk0_in(3),
      GTREFCLK1 => gtrefclk1_in(3),
      GTREFCLKMONITOR => gtrefclkmonitor_out(3),
      GTRESETSEL => gtresetsel_in(3),
      GTRSVD(15 downto 0) => gtrsvd_in(63 downto 48),
      GTRXRESET => gtrxreset_in(3),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(3),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(3),
      GTTXRESET => gttxreset_in(3),
      LOOPBACK(2 downto 0) => loopback_in(11 downto 9),
      LPBKRXTXSEREN => lpbkrxtxseren_in(3),
      LPBKTXRXSEREN => lpbktxrxseren_in(3),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(3),
      PCIERATEGEN3 => pcierategen3_out(3),
      PCIERATEIDLE => pcierateidle_out(3),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(7 downto 6),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(7 downto 6),
      PCIERSTIDLE => pcierstidle_in(3),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(3),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(3),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(3),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(3),
      PCIEUSERRATEDONE => pcieuserratedone_in(3),
      PCIEUSERRATESTART => pcieuserratestart_out(3),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(63 downto 48),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(19 downto 15),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(47 downto 36),
      PHYSTATUS => phystatus_out(3),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(31 downto 24),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(19 downto 15),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(3),
      RESETOVRD => resetovrd_in(3),
      RSTCLKENTX => rstclkentx_in(3),
      RX8B10BEN => rx8b10ben_in(3),
      RXBUFRESET => rxbufreset_in(3),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(11 downto 9),
      RXBYTEISALIGNED => rxbyteisaligned_out(3),
      RXBYTEREALIGN => rxbyterealign_out(3),
      RXCDRFREQRESET => rxcdrfreqreset_in(3),
      RXCDRHOLD => rxcdrhold_in(3),
      RXCDRLOCK => rxcdrlock_out(3),
      RXCDROVRDEN => rxcdrovrden_in(3),
      RXCDRPHDONE => rxcdrphdone_out(3),
      RXCDRRESET => rxcdrreset_in(3),
      RXCDRRESETRSV => rxcdrresetrsv_in(3),
      RXCHANBONDSEQ => rxchanbondseq_out(3),
      RXCHANISALIGNED => rxchanisaligned_out(3),
      RXCHANREALIGN => rxchanrealign_out(3),
      RXCHBONDEN => rxchbonden_in(3),
      RXCHBONDI(4 downto 0) => rxchbondi_in(19 downto 15),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(11 downto 9),
      RXCHBONDMASTER => rxchbondmaster_in(3),
      RXCHBONDO(4 downto 0) => rxchbondo_out(19 downto 15),
      RXCHBONDSLAVE => rxchbondslave_in(3),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(7 downto 6),
      RXCOMINITDET => rxcominitdet_out(3),
      RXCOMMADET => rxcommadet_out(3),
      RXCOMMADETEN => rxcommadeten_in(3),
      RXCOMSASDET => rxcomsasdet_out(3),
      RXCOMWAKEDET => rxcomwakedet_out(3),
      RXCTRL0(15 downto 0) => rxctrl0_out(63 downto 48),
      RXCTRL1(15 downto 0) => rxctrl1_out(63 downto 48),
      RXCTRL2(7 downto 0) => rxctrl2_out(31 downto 24),
      RXCTRL3(7 downto 0) => rxctrl3_out(31 downto 24),
      RXDATA(127 downto 0) => rxdata_out(511 downto 384),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(31 downto 24),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(7 downto 6),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(7 downto 6),
      RXDFEAGCHOLD => rxdfeagchold_in(3),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(3),
      RXDFELFHOLD => rxdfelfhold_in(3),
      RXDFELFOVRDEN => rxdfelfovrden_in(3),
      RXDFELPMRESET => rxdfelpmreset_in(3),
      RXDFETAP10HOLD => rxdfetap10hold_in(3),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(3),
      RXDFETAP11HOLD => rxdfetap11hold_in(3),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(3),
      RXDFETAP12HOLD => rxdfetap12hold_in(3),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(3),
      RXDFETAP13HOLD => rxdfetap13hold_in(3),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(3),
      RXDFETAP14HOLD => rxdfetap14hold_in(3),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(3),
      RXDFETAP15HOLD => rxdfetap15hold_in(3),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(3),
      RXDFETAP2HOLD => rxdfetap2hold_in(3),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(3),
      RXDFETAP3HOLD => rxdfetap3hold_in(3),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(3),
      RXDFETAP4HOLD => rxdfetap4hold_in(3),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(3),
      RXDFETAP5HOLD => rxdfetap5hold_in(3),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(3),
      RXDFETAP6HOLD => rxdfetap6hold_in(3),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(3),
      RXDFETAP7HOLD => rxdfetap7hold_in(3),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(3),
      RXDFETAP8HOLD => rxdfetap8hold_in(3),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(3),
      RXDFETAP9HOLD => rxdfetap9hold_in(3),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(3),
      RXDFEUTHOLD => rxdfeuthold_in(3),
      RXDFEUTOVRDEN => rxdfeutovrden_in(3),
      RXDFEVPHOLD => rxdfevphold_in(3),
      RXDFEVPOVRDEN => rxdfevpovrden_in(3),
      RXDFEVSEN => rxdfevsen_in(3),
      RXDFEXYDEN => rxdfexyden_in(3),
      RXDLYBYPASS => rxdlybypass_in(3),
      RXDLYEN => rxdlyen_in(3),
      RXDLYOVRDEN => rxdlyovrden_in(3),
      RXDLYSRESET => rxdlysreset_in(3),
      RXDLYSRESETDONE => rxdlysresetdone_out(3),
      RXELECIDLE => rxelecidle_out(3),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(7 downto 6),
      RXGEARBOXSLIP => rxgearboxslip_in(3),
      RXHEADER(5 downto 0) => rxheader_out(23 downto 18),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(7 downto 6),
      RXLATCLK => rxlatclk_in(3),
      RXLPMEN => rxlpmen_in(3),
      RXLPMGCHOLD => rxlpmgchold_in(3),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(3),
      RXLPMHFHOLD => rxlpmhfhold_in(3),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(3),
      RXLPMLFHOLD => rxlpmlfhold_in(3),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(3),
      RXLPMOSHOLD => rxlpmoshold_in(3),
      RXLPMOSOVRDEN => rxlpmosovrden_in(3),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(3),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(27 downto 21),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(7 downto 6),
      RXOOBRESET => rxoobreset_in(3),
      RXOSCALRESET => rxoscalreset_in(3),
      RXOSHOLD => rxoshold_in(3),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(15 downto 12),
      RXOSINTDONE => rxosintdone_out(3),
      RXOSINTEN => rxosinten_in(3),
      RXOSINTHOLD => rxosinthold_in(3),
      RXOSINTOVRDEN => rxosintovrden_in(3),
      RXOSINTSTARTED => rxosintstarted_out(3),
      RXOSINTSTROBE => rxosintstrobe_in(3),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(3),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(3),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(3),
      RXOSOVRDEN => rxosovrden_in(3),
      RXOUTCLK => rxoutclk_out(3),
      RXOUTCLKFABRIC => rxoutclkfabric_out(3),
      RXOUTCLKPCS => rxoutclkpcs_out(3),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(11 downto 9),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(3),
      RXPCSRESET => rxpcsreset_in(3),
      RXPD(1 downto 0) => rxpd_in(7 downto 6),
      RXPHALIGN => rxphalign_in(3),
      RXPHALIGNDONE => rxphaligndone_out(3),
      RXPHALIGNEN => rxphalignen_in(3),
      RXPHALIGNERR => rxphalignerr_out(3),
      RXPHDLYPD => rxphdlypd_in(3),
      RXPHDLYRESET => rxphdlyreset_in(3),
      RXPHOVRDEN => rxphovrden_in(3),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(7 downto 6),
      RXPMARESET => rxpmareset_in(3),
      RXPMARESETDONE => rxpmaresetdone_out(3),
      RXPOLARITY => rxpolarity_in(3),
      RXPRBSCNTRESET => rxprbscntreset_in(3),
      RXPRBSERR => rxprbserr_out(3),
      RXPRBSLOCKED => rxprbslocked_out(3),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(15 downto 12),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(3),
      RXPROGDIVRESET => rxprogdivreset_in(3),
      RXQPIEN => rxqpien_in(3),
      RXQPISENN => rxqpisenn_out(3),
      RXQPISENP => rxqpisenp_out(3),
      RXRATE(2 downto 0) => rxrate_in(11 downto 9),
      RXRATEDONE => rxratedone_out(3),
      RXRATEMODE => rxratemode_in(3),
      RXRECCLKOUT => rxrecclkout_out(3),
      RXRESETDONE => rxresetdone_out(3),
      RXSLIDE => rxslide_in(3),
      RXSLIDERDY => rxsliderdy_out(3),
      RXSLIPDONE => rxslipdone_out(3),
      RXSLIPOUTCLK => rxslipoutclk_in(3),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(3),
      RXSLIPPMA => rxslippma_in(3),
      RXSLIPPMARDY => rxslippmardy_out(3),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(7 downto 6),
      RXSTATUS(2 downto 0) => rxstatus_out(11 downto 9),
      RXSYNCALLIN => rxsyncallin_in(3),
      RXSYNCDONE => rxsyncdone_out(3),
      RXSYNCIN => rxsyncin_in(3),
      RXSYNCMODE => rxsyncmode_in(3),
      RXSYNCOUT => rxsyncout_out(3),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(7 downto 6),
      RXUSERRDY => rxuserrdy_in(3),
      RXUSRCLK => rxusrclk_in(3),
      RXUSRCLK2 => rxusrclk2_in(3),
      RXVALID => rxvalid_out(3),
      SIGVALIDCLK => sigvalidclk_in(3),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(31 downto 24),
      TX8B10BEN => tx8b10ben_in(3),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(11 downto 9),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(7 downto 6),
      TXCOMFINISH => txcomfinish_out(3),
      TXCOMINIT => txcominit_in(3),
      TXCOMSAS => txcomsas_in(3),
      TXCOMWAKE => txcomwake_in(3),
      TXCTRL0(15 downto 0) => txctrl0_in(63 downto 48),
      TXCTRL1(15 downto 0) => txctrl1_in(63 downto 48),
      TXCTRL2(7 downto 0) => txctrl2_in(31 downto 24),
      TXDATA(127 downto 0) => txdata_in(511 downto 384),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(31 downto 24),
      TXDEEMPH => txdeemph_in(3),
      TXDETECTRX => txdetectrx_in(3),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(15 downto 12),
      TXDIFFPD => txdiffpd_in(3),
      TXDLYBYPASS => txdlybypass_in(3),
      TXDLYEN => txdlyen_in(3),
      TXDLYHOLD => txdlyhold_in(3),
      TXDLYOVRDEN => txdlyovrden_in(3),
      TXDLYSRESET => txdlysreset_in(3),
      TXDLYSRESETDONE => txdlysresetdone_out(3),
      TXDLYUPDOWN => txdlyupdown_in(3),
      TXELECIDLE => txelecidle_in(3),
      TXHEADER(5 downto 0) => txheader_in(23 downto 18),
      TXINHIBIT => txinhibit_in(3),
      TXLATCLK => txlatclk_in(3),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(27 downto 21),
      TXMARGIN(2 downto 0) => txmargin_in(11 downto 9),
      TXOUTCLK => \^txoutclk_out\(3),
      TXOUTCLKFABRIC => txoutclkfabric_out(3),
      TXOUTCLKPCS => txoutclkpcs_out(3),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(11 downto 9),
      TXPCSRESET => txpcsreset_in(3),
      TXPD(1 downto 0) => txpd_in(7 downto 6),
      TXPDELECIDLEMODE => txpdelecidlemode_in(3),
      TXPHALIGN => txphalign_in(3),
      TXPHALIGNDONE => txphaligndone_out(3),
      TXPHALIGNEN => txphalignen_in(3),
      TXPHDLYPD => txphdlypd_in(3),
      TXPHDLYRESET => txphdlyreset_in(3),
      TXPHDLYTSTCLK => txphdlytstclk_in(3),
      TXPHINIT => txphinit_in(3),
      TXPHINITDONE => txphinitdone_out(3),
      TXPHOVRDEN => txphovrden_in(3),
      TXPIPPMEN => txpippmen_in(3),
      TXPIPPMOVRDEN => txpippmovrden_in(3),
      TXPIPPMPD => txpippmpd_in(3),
      TXPIPPMSEL => txpippmsel_in(3),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(19 downto 15),
      TXPISOPD => txpisopd_in(3),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(7 downto 6),
      TXPMARESET => txpmareset_in(3),
      TXPMARESETDONE => txpmaresetdone_out(3),
      TXPOLARITY => txpolarity_in(3),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(19 downto 15),
      TXPOSTCURSORINV => txpostcursorinv_in(3),
      TXPRBSFORCEERR => txprbsforceerr_in(3),
      TXPRBSSEL(3 downto 0) => txprbssel_in(15 downto 12),
      TXPRECURSOR(4 downto 0) => txprecursor_in(19 downto 15),
      TXPRECURSORINV => txprecursorinv_in(3),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(3),
      TXPROGDIVRESET => txprogdivreset_in(3),
      TXQPIBIASEN => txqpibiasen_in(3),
      TXQPISENN => txqpisenn_out(3),
      TXQPISENP => txqpisenp_out(3),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(3),
      TXQPIWEAKPUP => txqpiweakpup_in(3),
      TXRATE(2 downto 0) => txrate_in(11 downto 9),
      TXRATEDONE => txratedone_out(3),
      TXRATEMODE => txratemode_in(3),
      TXRESETDONE => txresetdone_out(3),
      TXSEQUENCE(6 downto 0) => txsequence_in(27 downto 21),
      TXSWING => txswing_in(3),
      TXSYNCALLIN => txsyncallin_in(3),
      TXSYNCDONE => txsyncdone_out(3),
      TXSYNCIN => txsyncin_in(3),
      TXSYNCMODE => txsyncmode_in(3),
      TXSYNCOUT => txsyncout_out(3),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(7 downto 6),
      TXUSERRDY => txuserrdy_in(3),
      TXUSRCLK => txusrclk_in(3),
      TXUSRCLK2 => txusrclk2_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_common is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_common is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe3_common_gen.GTHE3_COMMON_PRIM_INST\ : label is "PRIMITIVE";
begin
\gthe3_common_gen.GTHE3_COMMON_PRIM_INST\: unisim.vcomponents.GTHE3_COMMON
    generic map(
      BIAS_CFG0 => X"0000",
      BIAS_CFG1 => X"0000",
      BIAS_CFG2 => X"3000",
      BIAS_CFG3 => X"0040",
      BIAS_CFG4 => X"0000",
      BIAS_CFG_RSVD => B"0000000000",
      COMMON_CFG0 => X"0000",
      COMMON_CFG1 => X"0000",
      POR_CFG => X"0004",
      QPLL0_CFG0 => X"321C",
      QPLL0_CFG1 => X"1018",
      QPLL0_CFG1_G3 => X"1018",
      QPLL0_CFG2 => X"0048",
      QPLL0_CFG2_G3 => X"0048",
      QPLL0_CFG3 => X"0120",
      QPLL0_CFG4 => X"0009",
      QPLL0_CP => B"1111111111",
      QPLL0_CP_G3 => B"1111111111",
      QPLL0_FBDIV => 100,
      QPLL0_FBDIV_G3 => 80,
      QPLL0_INIT_CFG0 => X"02B2",
      QPLL0_INIT_CFG1 => X"00",
      QPLL0_LOCK_CFG => X"21E8",
      QPLL0_LOCK_CFG_G3 => X"21E8",
      QPLL0_LPF => B"0000010101",
      QPLL0_LPF_G3 => B"0000010101",
      QPLL0_REFCLK_DIV => 1,
      QPLL0_SDM_CFG0 => B"0000000000000000",
      QPLL0_SDM_CFG1 => B"0000000000000000",
      QPLL0_SDM_CFG2 => B"0000000000000000",
      QPLL1_CFG0 => X"321C",
      QPLL1_CFG1 => X"1018",
      QPLL1_CFG1_G3 => X"1018",
      QPLL1_CFG2 => X"0000",
      QPLL1_CFG2_G3 => X"0040",
      QPLL1_CFG3 => X"0120",
      QPLL1_CFG4 => X"0000",
      QPLL1_CP => B"1111111111",
      QPLL1_CP_G3 => B"1111111111",
      QPLL1_FBDIV => 100,
      QPLL1_FBDIV_G3 => 80,
      QPLL1_INIT_CFG0 => X"02B2",
      QPLL1_INIT_CFG1 => X"00",
      QPLL1_LOCK_CFG => X"25E8",
      QPLL1_LOCK_CFG_G3 => X"25E8",
      QPLL1_LPF => B"0000010101",
      QPLL1_LPF_G3 => B"0000010101",
      QPLL1_REFCLK_DIV => 1,
      QPLL1_SDM_CFG0 => B"0000000000000000",
      QPLL1_SDM_CFG1 => B"0000000000000000",
      QPLL1_SDM_CFG2 => B"0000000000000000",
      RSVD_ATTR0 => X"0001",
      RSVD_ATTR1 => X"0000",
      RSVD_ATTR2 => X"0001",
      RSVD_ATTR3 => X"0000",
      RXRECCLKOUT0_SEL => B"00",
      RXRECCLKOUT1_SEL => B"00",
      SARC_EN => '1',
      SARC_SEL => '0',
      SDM0DATA1_0 => B"0000000000000000",
      SDM0DATA1_1 => B"000000000",
      SDM0INITSEED0_0 => B"0000000000000000",
      SDM0INITSEED0_1 => B"000000000",
      SDM0_DATA_PIN_SEL => '0',
      SDM0_WIDTH_PIN_SEL => '0',
      SDM1DATA1_0 => B"0000000000000000",
      SDM1DATA1_1 => B"000000000",
      SDM1INITSEED0_0 => B"0000000000000000",
      SDM1INITSEED0_1 => B"000000000",
      SDM1_DATA_PIN_SEL => '0',
      SDM1_WIDTH_PIN_SEL => '0',
      SIM_MODE => "FAST",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => 2
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      BGRCALOVRDENB => '1',
      DRPADDR(8 downto 0) => drpaddr_common_in(8 downto 0),
      DRPCLK => drpclk_common_in(0),
      DRPDI(15 downto 0) => drpdi_common_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_common_out(15 downto 0),
      DRPEN => drpen_common_in(0),
      DRPRDY => drprdy_common_out(0),
      DRPWE => drpwe_common_in(0),
      GTGREFCLK0 => gtgrefclk0_in(0),
      GTGREFCLK1 => gtgrefclk1_in(0),
      GTNORTHREFCLK00 => gtnorthrefclk00_in(0),
      GTNORTHREFCLK01 => gtnorthrefclk01_in(0),
      GTNORTHREFCLK10 => gtnorthrefclk10_in(0),
      GTNORTHREFCLK11 => gtnorthrefclk11_in(0),
      GTREFCLK00 => gtrefclk00_in(0),
      GTREFCLK01 => gtrefclk01_in(0),
      GTREFCLK10 => gtrefclk10_in(0),
      GTREFCLK11 => gtrefclk11_in(0),
      GTSOUTHREFCLK00 => gtsouthrefclk00_in(0),
      GTSOUTHREFCLK01 => gtsouthrefclk01_in(0),
      GTSOUTHREFCLK10 => gtsouthrefclk10_in(0),
      GTSOUTHREFCLK11 => gtsouthrefclk11_in(0),
      PMARSVD0(7 downto 0) => B"00000000",
      PMARSVD1(7 downto 0) => B"00000000",
      PMARSVDOUT0(7 downto 0) => pmarsvdout0_out(7 downto 0),
      PMARSVDOUT1(7 downto 0) => pmarsvdout1_out(7 downto 0),
      QPLL0CLKRSVD0 => qpll0clkrsvd0_in(0),
      QPLL0CLKRSVD1 => qpll0clkrsvd1_in(0),
      QPLL0FBCLKLOST => qpll0fbclklost_out(0),
      QPLL0LOCK => qpll0lock_out(0),
      QPLL0LOCKDETCLK => qpll0lockdetclk_in(0),
      QPLL0LOCKEN => qpll0locken_in(0),
      QPLL0OUTCLK => qpll0outclk_out(0),
      QPLL0OUTREFCLK => qpll0outrefclk_out(0),
      QPLL0PD => qpll0pd_in(0),
      QPLL0REFCLKLOST => qpll0refclklost_out(0),
      QPLL0REFCLKSEL(2 downto 0) => qpll0refclksel_in(2 downto 0),
      QPLL0RESET => qpll0reset_in(0),
      QPLL1CLKRSVD0 => qpll1clkrsvd0_in(0),
      QPLL1CLKRSVD1 => qpll1clkrsvd1_in(0),
      QPLL1FBCLKLOST => qpll1fbclklost_out(0),
      QPLL1LOCK => qpll1lock_out(0),
      QPLL1LOCKDETCLK => qpll1lockdetclk_in(0),
      QPLL1LOCKEN => qpll1locken_in(0),
      QPLL1OUTCLK => qpll1outclk_out(0),
      QPLL1OUTREFCLK => qpll1outrefclk_out(0),
      QPLL1PD => qpll1pd_in(0),
      QPLL1REFCLKLOST => qpll1refclklost_out(0),
      QPLL1REFCLKSEL(2 downto 0) => qpll1refclksel_in(2 downto 0),
      QPLL1RESET => qpll1reset_in(0),
      QPLLDMONITOR0(7 downto 0) => qplldmonitor0_out(7 downto 0),
      QPLLDMONITOR1(7 downto 0) => qplldmonitor1_out(7 downto 0),
      QPLLRSVD1(7 downto 0) => qpllrsvd1_in(7 downto 0),
      QPLLRSVD2(4 downto 0) => qpllrsvd2_in(4 downto 0),
      QPLLRSVD3(4 downto 0) => qpllrsvd3_in(4 downto 0),
      QPLLRSVD4(7 downto 0) => qpllrsvd4_in(7 downto 0),
      RCALENB => '1',
      REFCLKOUTMONITOR0 => refclkoutmonitor0_out(0),
      REFCLKOUTMONITOR1 => refclkoutmonitor1_out(0),
      RXRECCLK0_SEL(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      RXRECCLK1_SEL(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_cpl is
  port (
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    wen_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ren_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    micompletionramwritedata : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_cpl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_cpl is
begin
\CPL_FIFO_16KB.bram_16k_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_16k
     port map (
      CLK_CORECLK => CLK_CORECLK,
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      mi_cpl_raddr0_i(9 downto 0) => mi_cpl_raddr0_i(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => mi_cpl_raddr1_i(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => mi_cpl_raddr2_i(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => mi_cpl_raddr3_i(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => mi_cpl_waddr0_i(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => mi_cpl_waddr1_i(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => mi_cpl_waddr2_i(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => mi_cpl_waddr3_i(9 downto 0),
      micompletionramwritedata(143 downto 0) => micompletionramwritedata(143 downto 0),
      ren_i(7 downto 0) => ren_i(7 downto 0),
      wen_i(7 downto 0) => wen_i(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep is
begin
bram_rep_8k_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep_8k
     port map (
      CLK_CORECLK => CLK_CORECLK,
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req is
  port (
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req is
begin
bram_req_8k_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req_8k
     port map (
      CLK_CORECLK => CLK_CORECLK,
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      mi_req_raddr0_i(8 downto 0) => mi_req_raddr0_i(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => mi_req_raddr1_i(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => mi_req_waddr0_i(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => mi_req_waddr1_i(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_channel_wrapper is
  port (
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_channel_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_channel_wrapper is
begin
channel_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_channel
     port map (
      bufgtce_out(11 downto 0) => bufgtce_out(11 downto 0),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(11 downto 0),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(35 downto 0),
      bufgtreset_out(11 downto 0) => bufgtreset_out(11 downto 0),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(11 downto 0),
      cfgreset_in(3 downto 0) => cfgreset_in(3 downto 0),
      clkrsvd0_in(3 downto 0) => clkrsvd0_in(3 downto 0),
      clkrsvd1_in(3 downto 0) => clkrsvd1_in(3 downto 0),
      cpllfbclklost_out(3 downto 0) => cpllfbclklost_out(3 downto 0),
      cplllock_out(3 downto 0) => cplllock_out(3 downto 0),
      cplllockdetclk_in(3 downto 0) => cplllockdetclk_in(3 downto 0),
      cplllocken_in(3 downto 0) => cplllocken_in(3 downto 0),
      cpllpd_in(3 downto 0) => cpllpd_in(3 downto 0),
      cpllrefclklost_out(3 downto 0) => cpllrefclklost_out(3 downto 0),
      cpllrefclksel_in(11 downto 0) => cpllrefclksel_in(11 downto 0),
      cpllreset_in(3 downto 0) => cpllreset_in(3 downto 0),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(3 downto 0),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(3 downto 0),
      dmonitorout_out(67 downto 0) => dmonitorout_out(67 downto 0),
      drpaddr_in(35 downto 0) => drpaddr_in(35 downto 0),
      drpclk_in(3 downto 0) => drpclk_in(3 downto 0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      evoddphicaldone_in(3 downto 0) => evoddphicaldone_in(3 downto 0),
      evoddphicalstart_in(3 downto 0) => evoddphicalstart_in(3 downto 0),
      evoddphidrden_in(3 downto 0) => evoddphidrden_in(3 downto 0),
      evoddphidwren_in(3 downto 0) => evoddphidwren_in(3 downto 0),
      evoddphixrden_in(3 downto 0) => evoddphixrden_in(3 downto 0),
      evoddphixwren_in(3 downto 0) => evoddphixwren_in(3 downto 0),
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(3 downto 0),
      eyescanmode_in(3 downto 0) => eyescanmode_in(3 downto 0),
      eyescanreset_in(3 downto 0) => eyescanreset_in(3 downto 0),
      eyescantrigger_in(3 downto 0) => eyescantrigger_in(3 downto 0),
      gtgrefclk_in(3 downto 0) => gtgrefclk_in(3 downto 0),
      gthrxn_in(3 downto 0) => gthrxn_in(3 downto 0),
      gthrxp_in(3 downto 0) => gthrxp_in(3 downto 0),
      gthtxn_out(3 downto 0) => gthtxn_out(3 downto 0),
      gthtxp_out(3 downto 0) => gthtxp_out(3 downto 0),
      gtnorthrefclk0_in(3 downto 0) => gtnorthrefclk0_in(3 downto 0),
      gtnorthrefclk1_in(3 downto 0) => gtnorthrefclk1_in(3 downto 0),
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(3 downto 0),
      gtrefclk1_in(3 downto 0) => gtrefclk1_in(3 downto 0),
      gtrefclkmonitor_out(3 downto 0) => gtrefclkmonitor_out(3 downto 0),
      gtresetsel_in(3 downto 0) => gtresetsel_in(3 downto 0),
      gtrsvd_in(63 downto 0) => gtrsvd_in(63 downto 0),
      gtrxreset_in(3 downto 0) => gtrxreset_in(3 downto 0),
      gtsouthrefclk0_in(3 downto 0) => gtsouthrefclk0_in(3 downto 0),
      gtsouthrefclk1_in(3 downto 0) => gtsouthrefclk1_in(3 downto 0),
      gttxreset_in(3 downto 0) => gttxreset_in(3 downto 0),
      loopback_in(11 downto 0) => loopback_in(11 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(3 downto 0) => lpbkrxtxseren_in(3 downto 0),
      lpbktxrxseren_in(3 downto 0) => lpbktxrxseren_in(3 downto 0),
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(3 downto 0),
      pcierategen3_out(3 downto 0) => pcierategen3_out(3 downto 0),
      pcierateidle_out(3 downto 0) => pcierateidle_out(3 downto 0),
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(7 downto 0),
      pcierstidle_in(3 downto 0) => pcierstidle_in(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(3 downto 0),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(3 downto 0),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(3 downto 0),
      pcsrsvdin2_in(19 downto 0) => pcsrsvdin2_in(19 downto 0),
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(63 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(3 downto 0) => phystatus_out(3 downto 0),
      pinrsrvdas_out(31 downto 0) => pinrsrvdas_out(31 downto 0),
      pmarsvdin_in(19 downto 0) => pmarsvdin_in(19 downto 0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      resetexception_out(3 downto 0) => resetexception_out(3 downto 0),
      resetovrd_in(3 downto 0) => resetovrd_in(3 downto 0),
      rstclkentx_in(3 downto 0) => rstclkentx_in(3 downto 0),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxbufreset_in(3 downto 0) => rxbufreset_in(3 downto 0),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(3 downto 0),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => rxcdrfreqreset_in(3 downto 0),
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(3 downto 0),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(3 downto 0),
      rxcdrovrden_in(3 downto 0) => rxcdrovrden_in(3 downto 0),
      rxcdrphdone_out(3 downto 0) => rxcdrphdone_out(3 downto 0),
      rxcdrreset_in(3 downto 0) => rxcdrreset_in(3 downto 0),
      rxcdrresetrsv_in(3 downto 0) => rxcdrresetrsv_in(3 downto 0),
      rxchanbondseq_out(3 downto 0) => rxchanbondseq_out(3 downto 0),
      rxchanisaligned_out(3 downto 0) => rxchanisaligned_out(3 downto 0),
      rxchanrealign_out(3 downto 0) => rxchanrealign_out(3 downto 0),
      rxchbonden_in(3 downto 0) => rxchbonden_in(3 downto 0),
      rxchbondi_in(19 downto 0) => rxchbondi_in(19 downto 0),
      rxchbondlevel_in(11 downto 0) => rxchbondlevel_in(11 downto 0),
      rxchbondmaster_in(3 downto 0) => rxchbondmaster_in(3 downto 0),
      rxchbondo_out(19 downto 0) => rxchbondo_out(19 downto 0),
      rxchbondslave_in(3 downto 0) => rxchbondslave_in(3 downto 0),
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(7 downto 0),
      rxcominitdet_out(3 downto 0) => rxcominitdet_out(3 downto 0),
      rxcommadet_out(3 downto 0) => rxcommadet_out(3 downto 0),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(3 downto 0),
      rxcomsasdet_out(3 downto 0) => rxcomsasdet_out(3 downto 0),
      rxcomwakedet_out(3 downto 0) => rxcomwakedet_out(3 downto 0),
      rxctrl0_out(63 downto 0) => rxctrl0_out(63 downto 0),
      rxctrl1_out(63 downto 0) => rxctrl1_out(63 downto 0),
      rxctrl2_out(31 downto 0) => rxctrl2_out(31 downto 0),
      rxctrl3_out(31 downto 0) => rxctrl3_out(31 downto 0),
      rxdata_out(511 downto 0) => rxdata_out(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => rxdataextendrsvd_out(31 downto 0),
      rxdatavalid_out(7 downto 0) => rxdatavalid_out(7 downto 0),
      rxdfeagcctrl_in(7 downto 0) => rxdfeagcctrl_in(7 downto 0),
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(3 downto 0),
      rxdfeagcovrden_in(3 downto 0) => rxdfeagcovrden_in(3 downto 0),
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(3 downto 0),
      rxdfelfovrden_in(3 downto 0) => rxdfelfovrden_in(3 downto 0),
      rxdfelpmreset_in(3 downto 0) => rxdfelpmreset_in(3 downto 0),
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(3 downto 0),
      rxdfetap10ovrden_in(3 downto 0) => rxdfetap10ovrden_in(3 downto 0),
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(3 downto 0),
      rxdfetap11ovrden_in(3 downto 0) => rxdfetap11ovrden_in(3 downto 0),
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(3 downto 0),
      rxdfetap12ovrden_in(3 downto 0) => rxdfetap12ovrden_in(3 downto 0),
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(3 downto 0),
      rxdfetap13ovrden_in(3 downto 0) => rxdfetap13ovrden_in(3 downto 0),
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(3 downto 0),
      rxdfetap14ovrden_in(3 downto 0) => rxdfetap14ovrden_in(3 downto 0),
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(3 downto 0),
      rxdfetap15ovrden_in(3 downto 0) => rxdfetap15ovrden_in(3 downto 0),
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(3 downto 0),
      rxdfetap2ovrden_in(3 downto 0) => rxdfetap2ovrden_in(3 downto 0),
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(3 downto 0),
      rxdfetap3ovrden_in(3 downto 0) => rxdfetap3ovrden_in(3 downto 0),
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(3 downto 0),
      rxdfetap4ovrden_in(3 downto 0) => rxdfetap4ovrden_in(3 downto 0),
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(3 downto 0),
      rxdfetap5ovrden_in(3 downto 0) => rxdfetap5ovrden_in(3 downto 0),
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(3 downto 0),
      rxdfetap6ovrden_in(3 downto 0) => rxdfetap6ovrden_in(3 downto 0),
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(3 downto 0),
      rxdfetap7ovrden_in(3 downto 0) => rxdfetap7ovrden_in(3 downto 0),
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(3 downto 0),
      rxdfetap8ovrden_in(3 downto 0) => rxdfetap8ovrden_in(3 downto 0),
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(3 downto 0),
      rxdfetap9ovrden_in(3 downto 0) => rxdfetap9ovrden_in(3 downto 0),
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(3 downto 0),
      rxdfeutovrden_in(3 downto 0) => rxdfeutovrden_in(3 downto 0),
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(3 downto 0),
      rxdfevpovrden_in(3 downto 0) => rxdfevpovrden_in(3 downto 0),
      rxdfevsen_in(3 downto 0) => rxdfevsen_in(3 downto 0),
      rxdfexyden_in(3 downto 0) => rxdfexyden_in(3 downto 0),
      rxdlybypass_in(3 downto 0) => rxdlybypass_in(3 downto 0),
      rxdlyen_in(3 downto 0) => rxdlyen_in(3 downto 0),
      rxdlyovrden_in(3 downto 0) => rxdlyovrden_in(3 downto 0),
      rxdlysreset_in(3 downto 0) => rxdlysreset_in(3 downto 0),
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(3 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxelecidlemode_in(7 downto 0) => rxelecidlemode_in(7 downto 0),
      rxgearboxslip_in(3 downto 0) => rxgearboxslip_in(3 downto 0),
      rxheader_out(23 downto 0) => rxheader_out(23 downto 0),
      rxheadervalid_out(7 downto 0) => rxheadervalid_out(7 downto 0),
      rxlatclk_in(3 downto 0) => rxlatclk_in(3 downto 0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(3 downto 0),
      rxlpmgcovrden_in(3 downto 0) => rxlpmgcovrden_in(3 downto 0),
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(3 downto 0),
      rxlpmhfovrden_in(3 downto 0) => rxlpmhfovrden_in(3 downto 0),
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(3 downto 0),
      rxlpmlfklovrden_in(3 downto 0) => rxlpmlfklovrden_in(3 downto 0),
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(3 downto 0),
      rxlpmosovrden_in(3 downto 0) => rxlpmosovrden_in(3 downto 0),
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(3 downto 0),
      rxmonitorout_out(27 downto 0) => rxmonitorout_out(27 downto 0),
      rxmonitorsel_in(7 downto 0) => rxmonitorsel_in(7 downto 0),
      rxoobreset_in(3 downto 0) => rxoobreset_in(3 downto 0),
      rxoscalreset_in(3 downto 0) => rxoscalreset_in(3 downto 0),
      rxoshold_in(3 downto 0) => rxoshold_in(3 downto 0),
      rxosintcfg_in(15 downto 0) => rxosintcfg_in(15 downto 0),
      rxosintdone_out(3 downto 0) => rxosintdone_out(3 downto 0),
      rxosinten_in(3 downto 0) => rxosinten_in(3 downto 0),
      rxosinthold_in(3 downto 0) => rxosinthold_in(3 downto 0),
      rxosintovrden_in(3 downto 0) => rxosintovrden_in(3 downto 0),
      rxosintstarted_out(3 downto 0) => rxosintstarted_out(3 downto 0),
      rxosintstrobe_in(3 downto 0) => rxosintstrobe_in(3 downto 0),
      rxosintstrobedone_out(3 downto 0) => rxosintstrobedone_out(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => rxosintstrobestarted_out(3 downto 0),
      rxosinttestovrden_in(3 downto 0) => rxosinttestovrden_in(3 downto 0),
      rxosovrden_in(3 downto 0) => rxosovrden_in(3 downto 0),
      rxoutclk_out(3 downto 0) => rxoutclk_out(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => rxoutclkfabric_out(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => rxoutclkpcs_out(3 downto 0),
      rxoutclksel_in(11 downto 0) => rxoutclksel_in(11 downto 0),
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(3 downto 0),
      rxpcsreset_in(3 downto 0) => rxpcsreset_in(3 downto 0),
      rxpd_in(7 downto 0) => rxpd_in(7 downto 0),
      rxphalign_in(3 downto 0) => rxphalign_in(3 downto 0),
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(3 downto 0),
      rxphalignen_in(3 downto 0) => rxphalignen_in(3 downto 0),
      rxphalignerr_out(3 downto 0) => rxphalignerr_out(3 downto 0),
      rxphdlypd_in(3 downto 0) => rxphdlypd_in(3 downto 0),
      rxphdlyreset_in(3 downto 0) => rxphdlyreset_in(3 downto 0),
      rxphovrden_in(3 downto 0) => rxphovrden_in(3 downto 0),
      rxpllclksel_in(7 downto 0) => rxpllclksel_in(7 downto 0),
      rxpmareset_in(3 downto 0) => rxpmareset_in(3 downto 0),
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(3 downto 0),
      rxprbserr_out(3 downto 0) => rxprbserr_out(3 downto 0),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(3 downto 0),
      rxprbssel_in(15 downto 0) => rxprbssel_in(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(3 downto 0),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(3 downto 0),
      rxqpien_in(3 downto 0) => rxqpien_in(3 downto 0),
      rxqpisenn_out(3 downto 0) => rxqpisenn_out(3 downto 0),
      rxqpisenp_out(3 downto 0) => rxqpisenp_out(3 downto 0),
      rxrate_in(11 downto 0) => rxrate_in(11 downto 0),
      rxratedone_out(3 downto 0) => rxratedone_out(3 downto 0),
      rxratemode_in(3 downto 0) => rxratemode_in(3 downto 0),
      rxrecclkout_out(3 downto 0) => rxrecclkout_out(3 downto 0),
      rxresetdone_out(3 downto 0) => rxresetdone_out(3 downto 0),
      rxslide_in(3 downto 0) => rxslide_in(3 downto 0),
      rxsliderdy_out(3 downto 0) => rxsliderdy_out(3 downto 0),
      rxslipdone_out(3 downto 0) => rxslipdone_out(3 downto 0),
      rxslipoutclk_in(3 downto 0) => rxslipoutclk_in(3 downto 0),
      rxslipoutclkrdy_out(3 downto 0) => rxslipoutclkrdy_out(3 downto 0),
      rxslippma_in(3 downto 0) => rxslippma_in(3 downto 0),
      rxslippmardy_out(3 downto 0) => rxslippmardy_out(3 downto 0),
      rxstartofseq_out(7 downto 0) => rxstartofseq_out(7 downto 0),
      rxstatus_out(11 downto 0) => rxstatus_out(11 downto 0),
      rxsyncallin_in(3 downto 0) => rxsyncallin_in(3 downto 0),
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(3 downto 0),
      rxsyncin_in(3 downto 0) => rxsyncin_in(3 downto 0),
      rxsyncmode_in(3 downto 0) => rxsyncmode_in(3 downto 0),
      rxsyncout_out(3 downto 0) => rxsyncout_out(3 downto 0),
      rxsysclksel_in(7 downto 0) => rxsysclksel_in(7 downto 0),
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(3 downto 0),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(3 downto 0),
      rxusrclk_in(3 downto 0) => rxusrclk_in(3 downto 0),
      rxvalid_out(3 downto 0) => rxvalid_out(3 downto 0),
      sigvalidclk_in(3 downto 0) => sigvalidclk_in(3 downto 0),
      tx8b10bbypass_in(31 downto 0) => tx8b10bbypass_in(31 downto 0),
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(3 downto 0),
      txbufdiffctrl_in(11 downto 0) => txbufdiffctrl_in(11 downto 0),
      txbufstatus_out(7 downto 0) => txbufstatus_out(7 downto 0),
      txcomfinish_out(3 downto 0) => txcomfinish_out(3 downto 0),
      txcominit_in(3 downto 0) => txcominit_in(3 downto 0),
      txcomsas_in(3 downto 0) => txcomsas_in(3 downto 0),
      txcomwake_in(3 downto 0) => txcomwake_in(3 downto 0),
      txctrl0_in(63 downto 0) => txctrl0_in(63 downto 0),
      txctrl1_in(63 downto 0) => txctrl1_in(63 downto 0),
      txctrl2_in(31 downto 0) => txctrl2_in(31 downto 0),
      txdata_in(511 downto 0) => txdata_in(511 downto 0),
      txdataextendrsvd_in(31 downto 0) => txdataextendrsvd_in(31 downto 0),
      txdeemph_in(3 downto 0) => txdeemph_in(3 downto 0),
      txdetectrx_in(3 downto 0) => txdetectrx_in(3 downto 0),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(15 downto 0),
      txdiffpd_in(3 downto 0) => txdiffpd_in(3 downto 0),
      txdlybypass_in(3 downto 0) => txdlybypass_in(3 downto 0),
      txdlyen_in(3 downto 0) => txdlyen_in(3 downto 0),
      txdlyhold_in(3 downto 0) => txdlyhold_in(3 downto 0),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(3 downto 0),
      txdlysreset_in(3 downto 0) => txdlysreset_in(3 downto 0),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(3 downto 0),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(3 downto 0),
      txelecidle_in(3 downto 0) => txelecidle_in(3 downto 0),
      txheader_in(23 downto 0) => txheader_in(23 downto 0),
      txinhibit_in(3 downto 0) => txinhibit_in(3 downto 0),
      txlatclk_in(3 downto 0) => txlatclk_in(3 downto 0),
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 0) => txmargin_in(11 downto 0),
      txoutclk_out(3 downto 0) => txoutclk_out(3 downto 0),
      txoutclkfabric_out(3 downto 0) => txoutclkfabric_out(3 downto 0),
      txoutclkpcs_out(3 downto 0) => txoutclkpcs_out(3 downto 0),
      txoutclksel_in(11 downto 0) => txoutclksel_in(11 downto 0),
      txpcsreset_in(3 downto 0) => txpcsreset_in(3 downto 0),
      txpd_in(7 downto 0) => txpd_in(7 downto 0),
      txpdelecidlemode_in(3 downto 0) => txpdelecidlemode_in(3 downto 0),
      txphalign_in(3 downto 0) => txphalign_in(3 downto 0),
      txphaligndone_out(3 downto 0) => txphaligndone_out(3 downto 0),
      txphalignen_in(3 downto 0) => txphalignen_in(3 downto 0),
      txphdlypd_in(3 downto 0) => txphdlypd_in(3 downto 0),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(3 downto 0),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(3 downto 0),
      txphinit_in(3 downto 0) => txphinit_in(3 downto 0),
      txphinitdone_out(3 downto 0) => txphinitdone_out(3 downto 0),
      txphovrden_in(3 downto 0) => txphovrden_in(3 downto 0),
      txpippmen_in(3 downto 0) => txpippmen_in(3 downto 0),
      txpippmovrden_in(3 downto 0) => txpippmovrden_in(3 downto 0),
      txpippmpd_in(3 downto 0) => txpippmpd_in(3 downto 0),
      txpippmsel_in(3 downto 0) => txpippmsel_in(3 downto 0),
      txpippmstepsize_in(19 downto 0) => txpippmstepsize_in(19 downto 0),
      txpisopd_in(3 downto 0) => txpisopd_in(3 downto 0),
      txpllclksel_in(7 downto 0) => txpllclksel_in(7 downto 0),
      txpmareset_in(3 downto 0) => txpmareset_in(3 downto 0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => txpolarity_in(3 downto 0),
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txpostcursorinv_in(3 downto 0) => txpostcursorinv_in(3 downto 0),
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(3 downto 0),
      txprbssel_in(15 downto 0) => txprbssel_in(15 downto 0),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprecursorinv_in(3 downto 0) => txprecursorinv_in(3 downto 0),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(3 downto 0),
      txqpibiasen_in(3 downto 0) => txqpibiasen_in(3 downto 0),
      txqpisenn_out(3 downto 0) => txqpisenn_out(3 downto 0),
      txqpisenp_out(3 downto 0) => txqpisenp_out(3 downto 0),
      txqpistrongpdown_in(3 downto 0) => txqpistrongpdown_in(3 downto 0),
      txqpiweakpup_in(3 downto 0) => txqpiweakpup_in(3 downto 0),
      txrate_in(11 downto 0) => txrate_in(11 downto 0),
      txratedone_out(3 downto 0) => txratedone_out(3 downto 0),
      txratemode_in(3 downto 0) => txratemode_in(3 downto 0),
      txresetdone_out(3 downto 0) => txresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txswing_in(3 downto 0) => txswing_in(3 downto 0),
      txsyncallin_in(3 downto 0) => txsyncallin_in(3 downto 0),
      txsyncdone_out(3 downto 0) => txsyncdone_out(3 downto 0),
      txsyncin_in(3 downto 0) => txsyncin_in(3 downto 0),
      txsyncmode_in(3 downto 0) => txsyncmode_in(3 downto 0),
      txsyncout_out(3 downto 0) => txsyncout_out(3 downto 0),
      txsysclksel_in(7 downto 0) => txsysclksel_in(7 downto 0),
      txuserrdy_in(3 downto 0) => txuserrdy_in(3 downto 0),
      txusrclk2_in(3 downto 0) => txusrclk2_in(3 downto 0),
      txusrclk_in(3 downto 0) => txusrclk_in(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_common_wrapper is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_common_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_common_wrapper is
begin
common_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_7_gthe3_common
     port map (
      drpaddr_common_in(8 downto 0) => drpaddr_common_in(8 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll0reset_in(0) => qpll0reset_in(0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      rxrecclk0_sel_out(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      rxrecclk1_sel_out(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_59
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(1),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_60
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(0),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1),
      preset_done => preset_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_107 is
  port (
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    adapt_done_reg : in STD_LOGIC;
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_107 : entity is "Pcie_nvme1_phy_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_107 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_131
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_132
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_134 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_134 : entity is "Pcie_nvme1_phy_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_134 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_140
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(1),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_141
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(0),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1),
      preset_done => preset_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_148 is
  port (
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    adapt_done_reg : in STD_LOGIC;
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_148 : entity is "Pcie_nvme1_phy_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_148 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_172
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_173
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_175 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_175 : entity is "Pcie_nvme1_phy_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_175 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_181
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(1),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_182
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(0),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1),
      preset_done => preset_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_189 is
  port (
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel_1 : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    adapt_done_reg : in STD_LOGIC;
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_189 : entity is "Pcie_nvme1_phy_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_189;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_189 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_213
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_214
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done_0 => adapt_done_0,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel_1 => lffs_sel_1,
      \out\(0) => ctrl_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_67 is
  port (
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    adapt_done_reg : in STD_LOGIC;
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_67 : entity is "Pcie_nvme1_phy_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_67 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_90
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_91
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_93 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    preset_done : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_93 : entity is "Pcie_nvme1_phy_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_93 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_99
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(1),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_100
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(0),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1),
      preset_done => preset_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_56
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_57
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_58
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_111\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_111\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_111\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_112
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_113
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_114
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_115
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_135\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_135\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_135\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_136
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_137
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_138
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_139
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_152\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_152\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_152\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_153
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_154
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_155
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_156
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_176\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_176\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_176\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_176\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_177
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_178
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_179
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_180
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_193\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_193\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_193\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_193\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_194
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_195
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_196
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_197
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_70\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_70\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_70\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_71
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_72
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_73
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_74
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_94\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_94\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_94\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_94\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_95
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_96
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_97
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_98
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_61
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_62
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_63
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_64
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_65
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_66
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_108\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_108\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_108\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_125
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_126
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_127
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_128
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_129
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_130
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_110\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_110\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_110\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_116
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_117
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_118
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_119
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_120
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_121
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_133\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_133\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_133\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_142
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_143
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_144
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_145
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_146
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_147
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_149\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_149\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_149\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_166
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_167
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_168
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_169
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_170
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_171
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_151\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_151\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_151\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_157
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_158
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_159
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_160
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_161
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_162
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_174\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_174\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_174\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_174\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_183
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_184
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_185
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_186
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_187
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_188
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_190\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_190\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_190\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_190\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_207
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_208
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_209
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_210
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_211
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_212
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_192\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_192\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_192\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_192\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_198
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_199
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_200
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_201
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_202
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_203
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_68\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_68\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_68\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_84
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_85
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_86
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_87
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_88
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_89
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_69\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_69\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_69\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_75
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_76
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_77
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_78
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_79
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_80
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_92\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_92\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_92\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_92\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_101
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_102
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_103
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
\sync_vec[3].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_104
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(3)
    );
\sync_vec[4].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_105
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(4)
    );
\sync_vec[5].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_106
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      \sync_reg[0]_0\(0) => \sync_reg[0]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_81
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_82
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_83
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_109\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_109\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_109\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_122
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_123
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_124
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_150\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_150\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_150\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_163
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_164
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_165
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_191\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_191\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_191\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_191\ is
begin
\sync_vec[0].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_204
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(0)
    );
\sync_vec[1].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_205
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(1)
    );
\sync_vec[2].sync_cell_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell_206
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]_0\(0) => \sync_reg[0]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_cplllock : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_52\
     port map (
      D(0) => D(0),
      \FSM_onehot_fsm_reg[2]\(0) => \FSM_onehot_fsm_reg[2]\(0),
      \FSM_onehot_fsm_reg[2]_0\(0) => \FSM_onehot_fsm_reg[2]_0\(0),
      \FSM_onehot_fsm_reg[2]_1\(0) => \FSM_onehot_fsm_reg[2]_1\(0),
      Q(1 downto 0) => Q(1 downto 0),
      \out\(0) => \out\(0),
      pcsrsvdin_in(0) => pcsrsvdin_in(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_53\
     port map (
      gt_cplllock(0) => gt_cplllock(0),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_54\
     port map (
      gt_cplllock(0) => gt_cplllock(1),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_55\
     port map (
      gt_cplllock(0) => gt_cplllock(2),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_16\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm25_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[0]_0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_16\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_16\ is
  signal gtpowergood_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_48\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(0),
      \out\(0) => gtpowergood_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_49\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(1),
      \out\(0) => gtpowergood_r(1),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_50\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_fsm[1]_i_2_0\(2) => gtpowergood_r(3),
      \FSM_onehot_fsm[1]_i_2_0\(1 downto 0) => gtpowergood_r(1 downto 0),
      \FSM_onehot_fsm_reg[0]\(1 downto 0) => \FSM_onehot_fsm_reg[0]\(1 downto 0),
      \FSM_onehot_fsm_reg[0]_0\ => \FSM_onehot_fsm_reg[0]_0\,
      \FSM_onehot_fsm_reg[1]\(0) => \FSM_onehot_fsm_reg[1]\(0),
      Q(1 downto 0) => Q(1 downto 0),
      fsm25_out => fsm25_out,
      gt_gtpowergood(0) => gt_gtpowergood(2),
      \out\(0) => \out\(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_51\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(3),
      \out\(0) => gtpowergood_r(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in8 : out STD_LOGIC;
    \FSM_onehot_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fsm22_out : in STD_LOGIC;
    \fsm_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_17\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_17\ is
  signal phystatus_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_44\
     port map (
      gt_phystatus(0) => gt_phystatus(0),
      \out\(0) => phystatus_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_45\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_fsm_reg[7]\(0) => \FSM_onehot_fsm_reg[7]\(0),
      \FSM_onehot_fsm_reg[7]_0\(2 downto 1) => phystatus_r(3 downto 2),
      \FSM_onehot_fsm_reg[7]_0\(0) => phystatus_r(0),
      \FSM_onehot_fsm_reg[7]_1\(1 downto 0) => \FSM_onehot_fsm_reg[7]_0\(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      fsm22_out => fsm22_out,
      \fsm_reg[1]\ => \fsm_reg[1]\,
      \fsm_reg[2]\(0) => \fsm_reg[2]\(0),
      gt_phystatus(0) => gt_phystatus(1),
      in8 => in8,
      \out\(0) => \out\(0),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_46\
     port map (
      gt_phystatus(0) => gt_phystatus(2),
      \out\(0) => phystatus_r(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_47\
     port map (
      gt_phystatus(0) => gt_phystatus(3),
      \out\(0) => phystatus_r(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_21\ is
  port (
    \resetdone_a0__2\ : out STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_21\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_21\ is
  signal rxresetdone_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_37\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(0),
      \out\(0) => rxresetdone_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_38\
     port map (
      \FSM_onehot_fsm[4]_i_2\(2 downto 1) => rxresetdone_r(3 downto 2),
      \FSM_onehot_fsm[4]_i_2\(0) => rxresetdone_r(0),
      gt_rxresetdone(0) => gt_rxresetdone(1),
      \resetdone_a0__2\ => \resetdone_a0__2\,
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_39\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(2),
      \out\(0) => rxresetdone_r(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_40\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(3),
      \out\(0) => rxresetdone_r(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_22\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]\ : out STD_LOGIC;
    \sync_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fsm_reg[0]_0\ : in STD_LOGIC;
    \fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fsm25_out : in STD_LOGIC;
    \FSM_onehot_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \resetdone_a__0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_22\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_22\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_33\
     port map (
      D(0) => D(0),
      \FSM_onehot_fsm_reg[3]\(0) => \FSM_onehot_fsm_reg[3]\(0),
      Q(1 downto 0) => Q(1 downto 0),
      fsm25_out => fsm25_out,
      \fsm_reg[0]\(2 downto 0) => \fsm_reg[0]\(2 downto 0),
      \fsm_reg[0]_0\ => \fsm_reg[0]_0\,
      \fsm_reg[0]_1\(0) => \fsm_reg[0]_1\(0),
      \fsm_reg[0]_2\(0) => \fsm_reg[0]_2\(0),
      \out\(0) => \out\(0),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[3]_0\ => \sync_reg[3]\,
      \sync_reg[3]_1\(0) => \sync_reg[3]_0\(0),
      \sync_reg[3]_2\ => \sync_reg[0]\,
      txprgdivresetdone_out(0) => txprgdivresetdone_out(3)
    );
\sync_vec[1].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_34\
     port map (
      \sync_reg[0]_0\ => \sync_reg[0]\,
      txprgdivresetdone_out(0) => txprgdivresetdone_out(2)
    );
\sync_vec[2].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_35\
     port map (
      \sync_reg[3]_0\ => \sync_reg[0]\,
      txprgdivresetdone_out(0) => txprgdivresetdone_out(1)
    );
\sync_vec[3].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_36\
     port map (
      \sync_reg[0]_0\ => \sync_reg[0]\,
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \resetdone_a__0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm22_out : in STD_LOGIC;
    \resetdone_a0__2\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_23\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_23\ is
  signal txresetdone_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_29\
     port map (
      gt_txresetdone(0) => gt_txresetdone(0),
      \out\(0) => txresetdone_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_30\
     port map (
      gt_txresetdone(0) => gt_txresetdone(1),
      \out\(0) => txresetdone_r(1),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_31\
     port map (
      D(0) => D(0),
      \FSM_onehot_fsm_reg[4]\(2) => txresetdone_r(3),
      \FSM_onehot_fsm_reg[4]\(1 downto 0) => txresetdone_r(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      fsm22_out => fsm22_out,
      gt_txresetdone(0) => gt_txresetdone(2),
      \resetdone_a0__2\ => \resetdone_a0__2\,
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_32\
     port map (
      gt_txresetdone(0) => gt_txresetdone(3),
      \out\(0) => txresetdone_r(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_24\ is
  port (
    \fsm_reg[1]\ : out STD_LOGIC;
    fsm22_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \resetdone_a__0\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_24\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_24\ is
  signal \^fsm22_out\ : STD_LOGIC;
  signal txsync_done_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  fsm22_out <= \^fsm22_out\;
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_25\
     port map (
      \out\(0) => txsync_done_r(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(3),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_26\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_fsm_reg[5]\(1 downto 0) => \FSM_onehot_fsm_reg[5]\(1 downto 0),
      \FSM_onehot_fsm_reg[6]\(2 downto 0) => \FSM_onehot_fsm_reg[6]\(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      fsm22_out => \^fsm22_out\,
      \fsm_reg[1]\ => \fsm_reg[1]\,
      in8 => in8,
      \out\(0) => txsync_done_r(1),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(2),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]_0\ => \sync_reg[0]\,
      txsync_done_r(2 downto 1) => txsync_done_r(3 downto 2),
      txsync_done_r(0) => txsync_done_r(0)
    );
\sync_vec[2].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_27\
     port map (
      \FSM_onehot_fsm_reg[4]\(1 downto 0) => \FSM_onehot_fsm_reg[5]\(1 downto 0),
      fsm22_out => \^fsm22_out\,
      \out\(0) => txsync_done_r(2),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(1),
      \sync_reg[3]_0\ => \sync_reg[0]\,
      txsync_done_r(2) => txsync_done_r(3),
      txsync_done_r(1 downto 0) => txsync_done_r(1 downto 0)
    );
\sync_vec[3].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_28\
     port map (
      \out\(0) => txsync_done_r(3),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4\ is
  port (
    pipe_rx0_elec_idle_reg1_reg : out STD_LOGIC;
    pipe_rx0_elec_idle_reg1 : in STD_LOGIC;
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(0),
      pipe_rx0_elec_idle_reg1 => pipe_rx0_elec_idle_reg1,
      pipe_rx0_elec_idle_reg1_reg => pipe_rx0_elec_idle_reg1_reg,
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxelecidle_out(0) => rxelecidle_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_18\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]\ : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_18\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_18\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_43\
     port map (
      in0 => in0,
      \out\(0) => \out\(0),
      \sync_reg[3]_0\ => \sync_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_19\ is
  port (
    \sync_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_19\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_19\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_42\
     port map (
      \sync_reg[3]_0\ => \sync_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_20\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_20\ : entity is "Pcie_nvme1_phy_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_20\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_cell__parameterized0_41\
     port map (
      \out\(0) => \out\(0),
      pcsrsvdin_in(0) => pcsrsvdin_in(0),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_pipeline is
  port (
    pipe_rx1_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx1_phy_status : out STD_LOGIC;
    pipe_rx1_elec_idle : out STD_LOGIC;
    pipe_rx1_eqdone : out STD_LOGIC;
    pipe_rx1_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx1_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx1_eqdone : out STD_LOGIC;
    rxpolarity_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx2_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg_0\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx2_phy_status : out STD_LOGIC;
    pipe_rx2_elec_idle : out STD_LOGIC;
    pipe_rx2_eqdone : out STD_LOGIC;
    pipe_rx2_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx2_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx2_eqdone : out STD_LOGIC;
    pipe_rx3_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg_1\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx3_phy_status : out STD_LOGIC;
    pipe_rx3_elec_idle : out STD_LOGIC;
    pipe_rx3_eqdone : out STD_LOGIC;
    pipe_rx3_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx3_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx3_eqdone : out STD_LOGIC;
    txdetectrx_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_valid : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_valid_q_reg_2\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    pipe_rx0_phy_status : out STD_LOGIC;
    pipe_rx0_elec_idle : out STD_LOGIC;
    pipe_rx0_eqdone : out STD_LOGIC;
    pipe_rx0_eqlp_adaptdone : out STD_LOGIC;
    pipe_rx0_eqlp_lffs_sel : out STD_LOGIC;
    pipe_tx0_eqdone : out STD_LOGIC;
    PIPERX0EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[0]\ : out STD_LOGIC;
    check_eie_ff_reg : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ : out STD_LOGIC;
    check_eie_ff_reg_0 : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_q_reg[0]_1\ : out STD_LOGIC;
    check_eie_ff_reg_1 : out STD_LOGIC;
    \pipe_stages_1.pipe_rx_data_q_reg[0]_2\ : out STD_LOGIC;
    check_eie_ff_reg_2 : out STD_LOGIC;
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_rate_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    rxctrl0_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqdone_q_reg\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg\ : in STD_LOGIC;
    pipe_rx3_polarity : in STD_LOGIC;
    pipe_rx2_polarity : in STD_LOGIC;
    pipe_rx1_polarity : in STD_LOGIC;
    pipe_rx0_polarity : in STD_LOGIC;
    pipe_tx3_compliance : in STD_LOGIC;
    pipe_tx2_compliance : in STD_LOGIC;
    pipe_tx1_compliance : in STD_LOGIC;
    pipe_tx0_compliance : in STD_LOGIC;
    pipe_tx0_elec_idle : in STD_LOGIC;
    pipe_tx1_elec_idle : in STD_LOGIC;
    pipe_tx2_elec_idle : in STD_LOGIC;
    pipe_tx3_elec_idle : in STD_LOGIC;
    pipe_tx3_data_valid : in STD_LOGIC;
    pipe_tx3_start_block : in STD_LOGIC;
    pipe_tx2_data_valid : in STD_LOGIC;
    pipe_tx2_start_block : in STD_LOGIC;
    pipe_tx1_data_valid : in STD_LOGIC;
    pipe_tx1_start_block : in STD_LOGIC;
    pipe_tx0_data_valid : in STD_LOGIC;
    pipe_tx0_start_block : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqdone_q_reg_1\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_1\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_1\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg_1\ : in STD_LOGIC;
    pipe_tx0_rcvr_det : in STD_LOGIC;
    pipe_tx0_deemph : in STD_LOGIC;
    pipe_tx0_swing : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqdone_q_reg_2\ : in STD_LOGIC;
    adapt_done : in STD_LOGIC;
    lffs_sel : in STD_LOGIC;
    TXEQ_DONE : in STD_LOGIC;
    check_eie_ff : in STD_LOGIC;
    eieos_found_0 : in STD_LOGIC;
    check_eie_ff_0 : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    check_eie_ff_1 : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    check_eie_ff_2 : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdata_out : in STD_LOGIC_VECTOR ( 127 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_pipeline;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_pipeline is
begin
\pipe_2_lane.pipe_lane_1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane
     port map (
      CLK_PCLK => CLK_PCLK,
      PIPERX0EQLPNEWTXCOEFFORPRESET(0) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      SR(0) => SR(0),
      check_eie_ff_0 => check_eie_ff_0,
      check_eie_ff_reg => check_eie_ff_reg_0,
      gt_phystatus(0) => gt_phystatus(1),
      gt_rxstatus(2 downto 0) => gt_rxstatus(5 downto 3),
      gt_rxvalid(0) => gt_rxvalid(1),
      gt_txelecidle(0) => gt_txelecidle(1),
      p_36_out => p_36_out,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(3 downto 2),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(7 downto 4),
      pipe_rx1_elec_idle => pipe_rx1_elec_idle,
      pipe_rx1_eqdone => pipe_rx1_eqdone,
      pipe_rx1_eqlp_adaptdone => pipe_rx1_eqlp_adaptdone,
      pipe_rx1_eqlp_lffs_sel => pipe_rx1_eqlp_lffs_sel,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_polarity => pipe_rx1_polarity,
      pipe_rx1_valid => pipe_rx1_valid,
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ => \pipe_stages_1.pipe_rx_data_q_reg[0]_0\,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) => \pipe_stages_1.pipe_rx_data_valid_q_reg\(38 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_4\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqdone_q_reg\,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_4\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg\,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_4\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_4\(2 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_1\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_3\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_tx_eqdone_q_reg\,
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_1\(1 downto 0),
      pipe_tx1_compliance => pipe_tx1_compliance,
      pipe_tx1_data_valid => pipe_tx1_data_valid,
      pipe_tx1_elec_idle => pipe_tx1_elec_idle,
      pipe_tx1_eqdone => pipe_tx1_eqdone,
      pipe_tx1_start_block => pipe_tx1_start_block,
      rxctrl0_out(5 downto 0) => rxctrl0_out(17 downto 12),
      rxdata_out(31 downto 0) => rxdata_out(95 downto 64),
      rxelecidle_out(0) => rxelecidle_out(2),
      rxpolarity_in(0) => rxpolarity_in(2),
      txctrl0_in(3 downto 0) => txctrl0_in(11 downto 8),
      txctrl1_in(0) => txctrl1_in(2),
      txctrl2_in(1 downto 0) => txctrl2_in(5 downto 4),
      txdata_in(31 downto 0) => txdata_in(95 downto 64)
    );
\pipe_4_lane.pipe_lane_2_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_0
     port map (
      CLK_PCLK => CLK_PCLK,
      SR(0) => SR(0),
      check_eie_ff_1 => check_eie_ff_1,
      check_eie_ff_reg => check_eie_ff_reg_1,
      gt_phystatus(0) => gt_phystatus(2),
      gt_rxstatus(2 downto 0) => gt_rxstatus(8 downto 6),
      gt_rxvalid(0) => gt_rxvalid(2),
      gt_txelecidle(0) => gt_txelecidle(2),
      p_30_out => p_30_out,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(5 downto 4),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(11 downto 8),
      pipe_rx2_elec_idle => pipe_rx2_elec_idle,
      pipe_rx2_eqdone => pipe_rx2_eqdone,
      pipe_rx2_eqlp_adaptdone => pipe_rx2_eqlp_adaptdone,
      pipe_rx2_eqlp_lffs_sel => pipe_rx2_eqlp_lffs_sel,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_polarity => pipe_rx2_polarity,
      pipe_rx2_valid => pipe_rx2_valid,
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ => \pipe_stages_1.pipe_rx_data_q_reg[0]_1\,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) => \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_5\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqdone_q_reg_0\,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_5\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_5\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_5\(2 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_4\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_tx_eqdone_q_reg_0\,
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_1\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0),
      pipe_tx2_compliance => pipe_tx2_compliance,
      pipe_tx2_data_valid => pipe_tx2_data_valid,
      pipe_tx2_elec_idle => pipe_tx2_elec_idle,
      pipe_tx2_eqdone => pipe_tx2_eqdone,
      pipe_tx2_start_block => pipe_tx2_start_block,
      rxctrl0_out(5 downto 0) => rxctrl0_out(11 downto 6),
      rxdata_out(31 downto 0) => rxdata_out(63 downto 32),
      rxelecidle_out(0) => rxelecidle_out(1),
      rxpolarity_in(0) => rxpolarity_in(1),
      txctrl0_in(3 downto 0) => txctrl0_in(7 downto 4),
      txctrl1_in(0) => txctrl1_in(1),
      txctrl2_in(1 downto 0) => txctrl2_in(3 downto 2),
      txdata_in(31 downto 0) => txdata_in(63 downto 32)
    );
\pipe_4_lane.pipe_lane_3_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_1
     port map (
      CLK_PCLK => CLK_PCLK,
      SR(0) => SR(0),
      check_eie_ff_2 => check_eie_ff_2,
      check_eie_ff_reg => check_eie_ff_reg_2,
      gt_phystatus(0) => gt_phystatus(3),
      gt_rxstatus(2 downto 0) => gt_rxstatus(11 downto 9),
      gt_rxvalid(0) => gt_rxvalid(3),
      gt_txelecidle(0) => gt_txelecidle(3),
      p_24_out => p_24_out,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(7 downto 6),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(15 downto 12),
      pipe_rx3_elec_idle => pipe_rx3_elec_idle,
      pipe_rx3_eqdone => pipe_rx3_eqdone,
      pipe_rx3_eqlp_adaptdone => pipe_rx3_eqlp_adaptdone,
      pipe_rx3_eqlp_lffs_sel => pipe_rx3_eqlp_lffs_sel,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_polarity => pipe_rx3_polarity,
      pipe_rx3_valid => pipe_rx3_valid,
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ => \pipe_stages_1.pipe_rx_data_q_reg[0]_2\,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) => \pipe_stages_1.pipe_rx_data_valid_q_reg_1\(38 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_6\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqdone_q_reg_1\,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_1\,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_6\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_1\,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_6\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_6\(2 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_5\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_tx_eqdone_q_reg_1\,
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_2\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]\(1 downto 0),
      pipe_tx3_compliance => pipe_tx3_compliance,
      pipe_tx3_data_valid => pipe_tx3_data_valid,
      pipe_tx3_elec_idle => pipe_tx3_elec_idle,
      pipe_tx3_eqdone => pipe_tx3_eqdone,
      pipe_tx3_start_block => pipe_tx3_start_block,
      rxctrl0_out(5 downto 0) => rxctrl0_out(5 downto 0),
      rxdata_out(31 downto 0) => rxdata_out(31 downto 0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      txctrl0_in(3 downto 0) => txctrl0_in(3 downto 0),
      txctrl1_in(0) => txctrl1_in(0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(31 downto 0) => txdata_in(31 downto 0)
    );
pipe_lane_0_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_lane_2
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      TXEQ_DONE => TXEQ_DONE,
      adapt_done => adapt_done,
      check_eie_ff => check_eie_ff,
      check_eie_ff_reg => check_eie_ff_reg,
      eieos_found_0 => eieos_found_0,
      gt_phystatus(0) => gt_phystatus(0),
      gt_rxstatus(2 downto 0) => gt_rxstatus(2 downto 0),
      gt_rxvalid(0) => gt_rxvalid(0),
      gt_txelecidle(0) => gt_txelecidle(0),
      lffs_sel => lffs_sel,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_eqdone => pipe_rx0_eqdone,
      pipe_rx0_eqlp_adaptdone => pipe_rx0_eqlp_adaptdone,
      pipe_rx0_eqlp_lffs_sel => pipe_rx0_eqlp_lffs_sel,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_polarity => pipe_rx0_polarity,
      pipe_rx0_valid => pipe_rx0_valid,
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ => \pipe_stages_1.pipe_rx_data_q_reg[0]\,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38 downto 0) => \pipe_stages_1.pipe_rx_data_valid_q_reg_2\(38 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_3\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqdone_q_reg_2\,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_3\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_3\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_3\(2 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_2\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_6\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_2\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\(3 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_2\(1 downto 0),
      pipe_tx0_compliance => pipe_tx0_compliance,
      pipe_tx0_data_valid => pipe_tx0_data_valid,
      pipe_tx0_elec_idle => pipe_tx0_elec_idle,
      pipe_tx0_eqdone => pipe_tx0_eqdone,
      pipe_tx0_start_block => pipe_tx0_start_block,
      rxctrl0_out(5 downto 0) => rxctrl0_out(23 downto 18),
      rxdata_out(31 downto 0) => rxdata_out(127 downto 96),
      rxelecidle_out(0) => rxelecidle_out(3),
      rxpolarity_in(0) => rxpolarity_in(3),
      txctrl0_in(3 downto 0) => txctrl0_in(15 downto 12),
      txctrl1_in(0) => txctrl1_in(3),
      txctrl2_in(1 downto 0) => txctrl2_in(7 downto 6),
      txdata_in(31 downto 0) => txdata_in(127 downto 96)
    );
pipe_misc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_misc
     port map (
      CLK_PCLK => CLK_PCLK,
      SR(0) => SR(0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(2 downto 0) => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_rate_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1 downto 0),
      pipe_tx0_deemph => pipe_tx0_deemph,
      pipe_tx0_rcvr_det => pipe_tx0_rcvr_det,
      pipe_tx0_swing => pipe_tx0_swing,
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txswing_in(0) => txswing_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane is
  port (
    eie_found_ff_reg_0 : out STD_LOGIC;
    check_eie_ff : out STD_LOGIC;
    reg_cfg_tph_stt_read_data_valid_o_reg : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    PIPERX0DATAVALID_in_int : out STD_LOGIC;
    PIPERX0STARTBLOCK_in_int : out STD_LOGIC;
    PIPERX1DATAVALID_in_int : out STD_LOGIC;
    PIPERX1STARTBLOCK_in_int : out STD_LOGIC;
    PIPERX2DATAVALID_in_int : out STD_LOGIC;
    PIPERX2STARTBLOCK_in_int : out STD_LOGIC;
    PIPERX3DATAVALID_in_int : out STD_LOGIC;
    PIPERX3STARTBLOCK_in_int : out STD_LOGIC;
    PIPERX0STATUS : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX0SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX0DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX1STATUS : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX1SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX1DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX2STATUS : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX2SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX2DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX3STATUS : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX3SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX3DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int : out STD_LOGIC;
    empty_int_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int_0 : out STD_LOGIC;
    empty_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int_1 : out STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    check_eie_ff_reg_0 : in STD_LOGIC;
    CFGLTSSMSTATE : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_negotiated_width : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_style_fifo.dout_reg_reg[0]\ : in STD_LOGIC;
    PIPETX0RATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_style_fifo.regBank_reg[0][38]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    cfg_ext_read_received_d1_reg : in STD_LOGIC_VECTOR ( 38 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    cfg_ext_read_received_d1_reg_0 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    cfg_ext_read_received_d1_reg_1 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    cfg_ext_read_received_d1_reg_2 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    cfg_ext_read_received_d1_reg_3 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cempty : in STD_LOGIC;
    \data_count_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cempty_2 : in STD_LOGIC;
    \data_count_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cempty_3 : in STD_LOGIC;
    eie_found_ff_reg_2 : in STD_LOGIC;
    eie_found_ff_reg_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^check_eie_ff\ : STD_LOGIC;
  signal check_eie_ff_i_2_n_0 : STD_LOGIC;
  signal check_eie_nxt0 : STD_LOGIC;
  signal \cnt_ff[8]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_ff[8]_i_6_n_0\ : STD_LOGIC;
  signal cnt_ff_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^eie_found_ff_reg_0\ : STD_LOGIC;
  signal eie_found_nxt2_out : STD_LOGIC;
  signal eieos_found_all_in : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^reg_cfg_tph_stt_read_data_valid_o_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_ff[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cnt_ff[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cnt_ff[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cnt_ff[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cnt_ff[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cnt_ff[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_5\ : label is "soft_lutpair70";
begin
  SR(0) <= \^sr\(0);
  check_eie_ff <= \^check_eie_ff\;
  eie_found_ff_reg_0 <= \^eie_found_ff_reg_0\;
  reg_cfg_tph_stt_read_data_valid_o_reg_0 <= \^reg_cfg_tph_stt_read_data_valid_o_reg_0\;
PCIE_3_1_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(37),
      I3 => cfg_ext_read_received_d1_reg_1(37),
      O => PIPERX2STARTBLOCK_in_int
    );
PCIE_3_1_inst_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(28),
      I3 => cfg_ext_read_received_d1_reg_1(28),
      O => PIPERX2DATA(28)
    );
PCIE_3_1_inst_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(27),
      I3 => cfg_ext_read_received_d1_reg_1(27),
      O => PIPERX2DATA(27)
    );
PCIE_3_1_inst_i_102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(26),
      I3 => cfg_ext_read_received_d1_reg_1(26),
      O => PIPERX2DATA(26)
    );
PCIE_3_1_inst_i_103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(25),
      I3 => cfg_ext_read_received_d1_reg_1(25),
      O => PIPERX2DATA(25)
    );
PCIE_3_1_inst_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(24),
      I3 => cfg_ext_read_received_d1_reg_1(24),
      O => PIPERX2DATA(24)
    );
PCIE_3_1_inst_i_105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(23),
      I3 => cfg_ext_read_received_d1_reg_1(23),
      O => PIPERX2DATA(23)
    );
PCIE_3_1_inst_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(22),
      I3 => cfg_ext_read_received_d1_reg_1(22),
      O => PIPERX2DATA(22)
    );
PCIE_3_1_inst_i_107: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(21),
      I3 => cfg_ext_read_received_d1_reg_1(21),
      O => PIPERX2DATA(21)
    );
PCIE_3_1_inst_i_108: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(20),
      I3 => cfg_ext_read_received_d1_reg_1(20),
      O => PIPERX2DATA(20)
    );
PCIE_3_1_inst_i_109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(19),
      I3 => cfg_ext_read_received_d1_reg_1(19),
      O => PIPERX2DATA(19)
    );
PCIE_3_1_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(38),
      I3 => cfg_ext_read_received_d1_reg_3(38),
      O => PIPERX3DATAVALID_in_int
    );
PCIE_3_1_inst_i_110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(18),
      I3 => cfg_ext_read_received_d1_reg_1(18),
      O => PIPERX2DATA(18)
    );
PCIE_3_1_inst_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(17),
      I3 => cfg_ext_read_received_d1_reg_1(17),
      O => PIPERX2DATA(17)
    );
PCIE_3_1_inst_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(16),
      I3 => cfg_ext_read_received_d1_reg_1(16),
      O => PIPERX2DATA(16)
    );
PCIE_3_1_inst_i_113: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(15),
      I3 => cfg_ext_read_received_d1_reg_1(15),
      O => PIPERX2DATA(15)
    );
PCIE_3_1_inst_i_114: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(14),
      I3 => cfg_ext_read_received_d1_reg_1(14),
      O => PIPERX2DATA(14)
    );
PCIE_3_1_inst_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(13),
      I3 => cfg_ext_read_received_d1_reg_1(13),
      O => PIPERX2DATA(13)
    );
PCIE_3_1_inst_i_116: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(12),
      I3 => cfg_ext_read_received_d1_reg_1(12),
      O => PIPERX2DATA(12)
    );
PCIE_3_1_inst_i_117: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(11),
      I3 => cfg_ext_read_received_d1_reg_1(11),
      O => PIPERX2DATA(11)
    );
PCIE_3_1_inst_i_118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(10),
      I3 => cfg_ext_read_received_d1_reg_1(10),
      O => PIPERX2DATA(10)
    );
PCIE_3_1_inst_i_119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(9),
      I3 => cfg_ext_read_received_d1_reg_1(9),
      O => PIPERX2DATA(9)
    );
PCIE_3_1_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(37),
      I3 => cfg_ext_read_received_d1_reg_3(37),
      O => PIPERX3STARTBLOCK_in_int
    );
PCIE_3_1_inst_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(8),
      I3 => cfg_ext_read_received_d1_reg_1(8),
      O => PIPERX2DATA(8)
    );
PCIE_3_1_inst_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(7),
      I3 => cfg_ext_read_received_d1_reg_1(7),
      O => PIPERX2DATA(7)
    );
PCIE_3_1_inst_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(6),
      I3 => cfg_ext_read_received_d1_reg_1(6),
      O => PIPERX2DATA(6)
    );
PCIE_3_1_inst_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(5),
      I3 => cfg_ext_read_received_d1_reg_1(5),
      O => PIPERX2DATA(5)
    );
PCIE_3_1_inst_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(4),
      I3 => cfg_ext_read_received_d1_reg_1(4),
      O => PIPERX2DATA(4)
    );
PCIE_3_1_inst_i_125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(3),
      I3 => cfg_ext_read_received_d1_reg_1(3),
      O => PIPERX2DATA(3)
    );
PCIE_3_1_inst_i_126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(2),
      I3 => cfg_ext_read_received_d1_reg_1(2),
      O => PIPERX2DATA(2)
    );
PCIE_3_1_inst_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(1),
      I3 => cfg_ext_read_received_d1_reg_1(1),
      O => PIPERX2DATA(1)
    );
PCIE_3_1_inst_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(0),
      I3 => cfg_ext_read_received_d1_reg_1(0),
      O => PIPERX2DATA(0)
    );
PCIE_3_1_inst_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(31),
      I3 => cfg_ext_read_received_d1_reg_3(31),
      O => PIPERX3DATA(31)
    );
PCIE_3_1_inst_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(30),
      I3 => cfg_ext_read_received_d1_reg_3(30),
      O => PIPERX3DATA(30)
    );
PCIE_3_1_inst_i_131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(29),
      I3 => cfg_ext_read_received_d1_reg_3(29),
      O => PIPERX3DATA(29)
    );
PCIE_3_1_inst_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(28),
      I3 => cfg_ext_read_received_d1_reg_3(28),
      O => PIPERX3DATA(28)
    );
PCIE_3_1_inst_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(27),
      I3 => cfg_ext_read_received_d1_reg_3(27),
      O => PIPERX3DATA(27)
    );
PCIE_3_1_inst_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(26),
      I3 => cfg_ext_read_received_d1_reg_3(26),
      O => PIPERX3DATA(26)
    );
PCIE_3_1_inst_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(25),
      I3 => cfg_ext_read_received_d1_reg_3(25),
      O => PIPERX3DATA(25)
    );
PCIE_3_1_inst_i_136: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(24),
      I3 => cfg_ext_read_received_d1_reg_3(24),
      O => PIPERX3DATA(24)
    );
PCIE_3_1_inst_i_137: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(23),
      I3 => cfg_ext_read_received_d1_reg_3(23),
      O => PIPERX3DATA(23)
    );
PCIE_3_1_inst_i_138: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(22),
      I3 => cfg_ext_read_received_d1_reg_3(22),
      O => PIPERX3DATA(22)
    );
PCIE_3_1_inst_i_139: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(21),
      I3 => cfg_ext_read_received_d1_reg_3(21),
      O => PIPERX3DATA(21)
    );
PCIE_3_1_inst_i_140: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(20),
      I3 => cfg_ext_read_received_d1_reg_3(20),
      O => PIPERX3DATA(20)
    );
PCIE_3_1_inst_i_141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(19),
      I3 => cfg_ext_read_received_d1_reg_3(19),
      O => PIPERX3DATA(19)
    );
PCIE_3_1_inst_i_142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(18),
      I3 => cfg_ext_read_received_d1_reg_3(18),
      O => PIPERX3DATA(18)
    );
PCIE_3_1_inst_i_143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(17),
      I3 => cfg_ext_read_received_d1_reg_3(17),
      O => PIPERX3DATA(17)
    );
PCIE_3_1_inst_i_144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(16),
      I3 => cfg_ext_read_received_d1_reg_3(16),
      O => PIPERX3DATA(16)
    );
PCIE_3_1_inst_i_145: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(15),
      I3 => cfg_ext_read_received_d1_reg_3(15),
      O => PIPERX3DATA(15)
    );
PCIE_3_1_inst_i_146: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(14),
      I3 => cfg_ext_read_received_d1_reg_3(14),
      O => PIPERX3DATA(14)
    );
PCIE_3_1_inst_i_147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(13),
      I3 => cfg_ext_read_received_d1_reg_3(13),
      O => PIPERX3DATA(13)
    );
PCIE_3_1_inst_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(12),
      I3 => cfg_ext_read_received_d1_reg_3(12),
      O => PIPERX3DATA(12)
    );
PCIE_3_1_inst_i_149: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(11),
      I3 => cfg_ext_read_received_d1_reg_3(11),
      O => PIPERX3DATA(11)
    );
PCIE_3_1_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(36),
      I3 => Q(36),
      O => PIPERX1SYNCHEADER(1)
    );
PCIE_3_1_inst_i_150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(10),
      I3 => cfg_ext_read_received_d1_reg_3(10),
      O => PIPERX3DATA(10)
    );
PCIE_3_1_inst_i_151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(9),
      I3 => cfg_ext_read_received_d1_reg_3(9),
      O => PIPERX3DATA(9)
    );
PCIE_3_1_inst_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(8),
      I3 => cfg_ext_read_received_d1_reg_3(8),
      O => PIPERX3DATA(8)
    );
PCIE_3_1_inst_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(7),
      I3 => cfg_ext_read_received_d1_reg_3(7),
      O => PIPERX3DATA(7)
    );
PCIE_3_1_inst_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(6),
      I3 => cfg_ext_read_received_d1_reg_3(6),
      O => PIPERX3DATA(6)
    );
PCIE_3_1_inst_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(5),
      I3 => cfg_ext_read_received_d1_reg_3(5),
      O => PIPERX3DATA(5)
    );
PCIE_3_1_inst_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(4),
      I3 => cfg_ext_read_received_d1_reg_3(4),
      O => PIPERX3DATA(4)
    );
PCIE_3_1_inst_i_157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(3),
      I3 => cfg_ext_read_received_d1_reg_3(3),
      O => PIPERX3DATA(3)
    );
PCIE_3_1_inst_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(2),
      I3 => cfg_ext_read_received_d1_reg_3(2),
      O => PIPERX3DATA(2)
    );
PCIE_3_1_inst_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(1),
      I3 => cfg_ext_read_received_d1_reg_3(1),
      O => PIPERX3DATA(1)
    );
PCIE_3_1_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(35),
      I3 => Q(35),
      O => PIPERX1SYNCHEADER(0)
    );
PCIE_3_1_inst_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(0),
      I3 => cfg_ext_read_received_d1_reg_3(0),
      O => PIPERX3DATA(0)
    );
PCIE_3_1_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(36),
      I3 => cfg_ext_read_received_d1_reg_1(36),
      O => PIPERX2SYNCHEADER(1)
    );
PCIE_3_1_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(35),
      I3 => cfg_ext_read_received_d1_reg_1(35),
      O => PIPERX2SYNCHEADER(0)
    );
PCIE_3_1_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(36),
      I3 => cfg_ext_read_received_d1_reg_3(36),
      O => PIPERX3SYNCHEADER(1)
    );
PCIE_3_1_inst_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(35),
      I3 => cfg_ext_read_received_d1_reg_3(35),
      O => PIPERX3SYNCHEADER(0)
    );
PCIE_3_1_inst_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(34),
      I3 => Q(34),
      O => PIPERX1STATUS(2)
    );
PCIE_3_1_inst_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(33),
      I3 => Q(33),
      O => PIPERX1STATUS(1)
    );
PCIE_3_1_inst_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(32),
      I3 => Q(32),
      O => PIPERX1STATUS(0)
    );
PCIE_3_1_inst_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(34),
      I3 => cfg_ext_read_received_d1_reg_1(34),
      O => PIPERX2STATUS(2)
    );
PCIE_3_1_inst_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(33),
      I3 => cfg_ext_read_received_d1_reg_1(33),
      O => PIPERX2STATUS(1)
    );
PCIE_3_1_inst_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(32),
      I3 => cfg_ext_read_received_d1_reg_1(32),
      O => PIPERX2STATUS(0)
    );
PCIE_3_1_inst_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(34),
      I3 => cfg_ext_read_received_d1_reg_3(34),
      O => PIPERX3STATUS(2)
    );
PCIE_3_1_inst_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(33),
      I3 => cfg_ext_read_received_d1_reg_3(33),
      O => PIPERX3STATUS(1)
    );
PCIE_3_1_inst_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_2(32),
      I3 => cfg_ext_read_received_d1_reg_3(32),
      O => PIPERX3STATUS(0)
    );
PCIE_3_1_inst_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(31),
      I3 => Q(31),
      O => PIPERX1DATA(31)
    );
PCIE_3_1_inst_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(30),
      I3 => Q(30),
      O => PIPERX1DATA(30)
    );
PCIE_3_1_inst_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(29),
      I3 => Q(29),
      O => PIPERX1DATA(29)
    );
PCIE_3_1_inst_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(28),
      I3 => Q(28),
      O => PIPERX1DATA(28)
    );
PCIE_3_1_inst_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(27),
      I3 => Q(27),
      O => PIPERX1DATA(27)
    );
PCIE_3_1_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(38),
      I3 => Q(38),
      O => PIPERX1DATAVALID_in_int
    );
PCIE_3_1_inst_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(26),
      I3 => Q(26),
      O => PIPERX1DATA(26)
    );
PCIE_3_1_inst_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(25),
      I3 => Q(25),
      O => PIPERX1DATA(25)
    );
PCIE_3_1_inst_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(24),
      I3 => Q(24),
      O => PIPERX1DATA(24)
    );
PCIE_3_1_inst_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(23),
      I3 => Q(23),
      O => PIPERX1DATA(23)
    );
PCIE_3_1_inst_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(22),
      I3 => Q(22),
      O => PIPERX1DATA(22)
    );
PCIE_3_1_inst_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(21),
      I3 => Q(21),
      O => PIPERX1DATA(21)
    );
PCIE_3_1_inst_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(20),
      I3 => Q(20),
      O => PIPERX1DATA(20)
    );
PCIE_3_1_inst_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(19),
      I3 => Q(19),
      O => PIPERX1DATA(19)
    );
PCIE_3_1_inst_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(18),
      I3 => Q(18),
      O => PIPERX1DATA(18)
    );
PCIE_3_1_inst_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(17),
      I3 => Q(17),
      O => PIPERX1DATA(17)
    );
PCIE_3_1_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(37),
      I3 => Q(37),
      O => PIPERX1STARTBLOCK_in_int
    );
PCIE_3_1_inst_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(16),
      I3 => Q(16),
      O => PIPERX1DATA(16)
    );
PCIE_3_1_inst_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(15),
      I3 => Q(15),
      O => PIPERX1DATA(15)
    );
PCIE_3_1_inst_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(14),
      I3 => Q(14),
      O => PIPERX1DATA(14)
    );
PCIE_3_1_inst_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(13),
      I3 => Q(13),
      O => PIPERX1DATA(13)
    );
PCIE_3_1_inst_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(12),
      I3 => Q(12),
      O => PIPERX1DATA(12)
    );
PCIE_3_1_inst_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(11),
      I3 => Q(11),
      O => PIPERX1DATA(11)
    );
PCIE_3_1_inst_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(10),
      I3 => Q(10),
      O => PIPERX1DATA(10)
    );
PCIE_3_1_inst_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(9),
      I3 => Q(9),
      O => PIPERX1DATA(9)
    );
PCIE_3_1_inst_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(8),
      I3 => Q(8),
      O => PIPERX1DATA(8)
    );
PCIE_3_1_inst_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(7),
      I3 => Q(7),
      O => PIPERX1DATA(7)
    );
PCIE_3_1_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(38),
      I3 => cfg_ext_read_received_d1_reg_1(38),
      O => PIPERX2DATAVALID_in_int
    );
PCIE_3_1_inst_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(6),
      I3 => Q(6),
      O => PIPERX1DATA(6)
    );
PCIE_3_1_inst_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(5),
      I3 => Q(5),
      O => PIPERX1DATA(5)
    );
PCIE_3_1_inst_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(4),
      I3 => Q(4),
      O => PIPERX1DATA(4)
    );
PCIE_3_1_inst_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(3),
      I3 => Q(3),
      O => PIPERX1DATA(3)
    );
PCIE_3_1_inst_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(2),
      I3 => Q(2),
      O => PIPERX1DATA(2)
    );
PCIE_3_1_inst_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(1),
      I3 => Q(1),
      O => PIPERX1DATA(1)
    );
PCIE_3_1_inst_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg(0),
      I3 => Q(0),
      O => PIPERX1DATA(0)
    );
PCIE_3_1_inst_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(31),
      I3 => cfg_ext_read_received_d1_reg_1(31),
      O => PIPERX2DATA(31)
    );
PCIE_3_1_inst_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(30),
      I3 => cfg_ext_read_received_d1_reg_1(30),
      O => PIPERX2DATA(30)
    );
PCIE_3_1_inst_i_99: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D850"
    )
        port map (
      I0 => PIPETX0RATE(0),
      I1 => eieos_found_all_in,
      I2 => cfg_ext_read_received_d1_reg_0(29),
      I3 => cfg_ext_read_received_d1_reg_1(29),
      O => PIPERX2DATA(29)
    );
check_eie_ff_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => check_eie_nxt0,
      I1 => eie_found_ff_reg_1,
      O => check_eie_ff_i_2_n_0
    );
check_eie_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => check_eie_ff_i_2_n_0,
      Q => \^check_eie_ff\,
      R => check_eie_ff_reg_0
    );
\cnt_ff[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_ff_reg(0),
      O => p_0_in(0)
    );
\cnt_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      O => p_0_in(1)
    );
\cnt_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(2),
      O => p_0_in(2)
    );
\cnt_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(1),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      O => p_0_in(3)
    );
\cnt_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_ff_reg(2),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(4),
      O => p_0_in(4)
    );
\cnt_ff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_ff_reg(3),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(0),
      I3 => cnt_ff_reg(2),
      I4 => cnt_ff_reg(4),
      I5 => cnt_ff_reg(5),
      O => p_0_in(5)
    );
\cnt_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_ff[8]_i_6_n_0\,
      I1 => cnt_ff_reg(6),
      O => p_0_in(6)
    );
\cnt_ff[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_ff[8]_i_6_n_0\,
      I1 => cnt_ff_reg(6),
      I2 => cnt_ff_reg(7),
      O => p_0_in(7)
    );
\cnt_ff[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFF7F"
    )
        port map (
      I0 => \^reg_cfg_tph_stt_read_data_valid_o_reg_0\,
      I1 => CFGLTSSMSTATE(1),
      I2 => CFGLTSSMSTATE(3),
      I3 => CFGLTSSMSTATE(4),
      I4 => CFGLTSSMSTATE(5),
      I5 => eie_found_ff_reg_1,
      O => \^sr\(0)
    );
\cnt_ff[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF777FFFFF"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => cnt_ff_reg(7),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(5),
      I5 => \cnt_ff[8]_i_5_n_0\,
      O => check_eie_nxt0
    );
\cnt_ff[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => \cnt_ff[8]_i_6_n_0\,
      I2 => cnt_ff_reg(7),
      I3 => cnt_ff_reg(8),
      O => p_0_in(8)
    );
\cnt_ff[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => cnt_ff_reg(4),
      I1 => cnt_ff_reg(8),
      I2 => cnt_ff_reg(3),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(1),
      O => \cnt_ff[8]_i_5_n_0\
    );
\cnt_ff[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_ff_reg(5),
      I1 => cnt_ff_reg(3),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(2),
      I5 => cnt_ff_reg(4),
      O => \cnt_ff[8]_i_6_n_0\
    );
\cnt_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(0),
      Q => cnt_ff_reg(0),
      R => \^sr\(0)
    );
\cnt_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(1),
      Q => cnt_ff_reg(1),
      R => \^sr\(0)
    );
\cnt_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(2),
      Q => cnt_ff_reg(2),
      R => \^sr\(0)
    );
\cnt_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(3),
      Q => cnt_ff_reg(3),
      R => \^sr\(0)
    );
\cnt_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(4),
      Q => cnt_ff_reg(4),
      R => \^sr\(0)
    );
\cnt_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(5),
      Q => cnt_ff_reg(5),
      R => \^sr\(0)
    );
\cnt_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(6),
      Q => cnt_ff_reg(6),
      R => \^sr\(0)
    );
\cnt_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(7),
      Q => cnt_ff_reg(7),
      R => \^sr\(0)
    );
\cnt_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => p_0_in(8),
      Q => cnt_ff_reg(8),
      R => \^sr\(0)
    );
eie_found_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => eie_found_nxt2_out,
      Q => \^eie_found_ff_reg_0\,
      R => eie_found_ff_reg_1
    );
sync_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_9
     port map (
      CFGLTSSMSTATE(5 downto 0) => CFGLTSSMSTATE(5 downto 0),
      CLK_PCLK => CLK_PCLK,
      E(0) => E(0),
      PIPERX0DATA(31 downto 0) => PIPERX0DATA(31 downto 0),
      PIPERX0DATAVALID_in_int => PIPERX0DATAVALID_in_int,
      PIPERX0STARTBLOCK_in_int => PIPERX0STARTBLOCK_in_int,
      PIPERX0STATUS(2 downto 0) => PIPERX0STATUS(2 downto 0),
      PIPERX0SYNCHEADER(1 downto 0) => PIPERX0SYNCHEADER(1 downto 0),
      PIPETX0RATE(0) => PIPETX0RATE(0),
      cempty => cempty,
      cempty_2 => cempty_2,
      cempty_3 => cempty_3,
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      check_eie_ff => \^check_eie_ff\,
      \data_count_int_reg[0]_0\ => eie_found_ff_reg_1,
      \data_count_int_reg[0]_1\(0) => \data_count_int_reg[0]\(0),
      \data_count_int_reg[0]_2\(0) => \data_count_int_reg[0]_0\(0),
      \data_count_int_reg[0]_3\(0) => \data_count_int_reg[0]_1\(0),
      eie_found_ff_reg => \^eie_found_ff_reg_0\,
      eie_found_ff_reg_0 => eie_found_ff_reg_2,
      eie_found_ff_reg_1 => eie_found_ff_reg_3,
      eie_found_nxt2_out => eie_found_nxt2_out,
      eieos_found_all_in => eieos_found_all_in,
      empty_int_reg_0(0) => empty_int_reg(0),
      empty_int_reg_1(0) => empty_int_reg_0(0),
      p_4_in => p_4_in,
      rd_en_int => rd_en_int,
      rd_en_int_0 => rd_en_int_0,
      rd_en_int_1 => rd_en_int_1,
      reg_cfg_tph_stt_read_data_valid_o_reg => reg_cfg_tph_stt_read_data_valid_o_reg,
      reg_cfg_tph_stt_read_data_valid_o_reg_0 => \^reg_cfg_tph_stt_read_data_valid_o_reg_0\,
      \reg_style_fifo.dout_reg_reg[0]_0\ => \reg_style_fifo.dout_reg_reg[0]\,
      \reg_style_fifo.regBank_reg[0][38]_0\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized0\ is
  port (
    p_36_out : out STD_LOGIC;
    check_eie_ff_0 : out STD_LOGIC;
    cempty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    eie_found_ff_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    eie_found_ff_reg_1 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    check_eie_ff_reg_0 : in STD_LOGIC;
    eie_found_ff_reg_2 : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    rd_en_int : in STD_LOGIC;
    eieos_found_0 : in STD_LOGIC;
    cfg_negotiated_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_24_out : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    eie_found_ff_reg_3 : in STD_LOGIC;
    eie_found_ff_reg_4 : in STD_LOGIC;
    \reg_style_fifo.regBank_reg[0][38]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized0\ : entity is "Pcie_nvme1_rx_buffer_per_lane";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized0\ is
  signal \^check_eie_ff_0\ : STD_LOGIC;
  signal check_eie_ff_i_1_n_0 : STD_LOGIC;
  signal check_eie_nxt0 : STD_LOGIC;
  signal \cnt_ff[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_ff[8]_i_4__0_n_0\ : STD_LOGIC;
  signal cnt_ff_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eie_found_nxt2_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_36_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_ff[0]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \cnt_ff[1]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cnt_ff[2]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \cnt_ff[3]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cnt_ff[4]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cnt_ff[7]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_3__0\ : label is "soft_lutpair75";
begin
  check_eie_ff_0 <= \^check_eie_ff_0\;
  p_36_out <= \^p_36_out\;
check_eie_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => check_eie_nxt0,
      I1 => eie_found_ff_reg_1,
      O => check_eie_ff_i_1_n_0
    );
check_eie_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => check_eie_ff_i_1_n_0,
      Q => \^check_eie_ff_0\,
      R => check_eie_ff_reg_0
    );
\cnt_ff[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_ff_reg(0),
      O => \p_0_in__0\(0)
    );
\cnt_ff[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      O => \p_0_in__0\(1)
    );
\cnt_ff[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(2),
      O => \p_0_in__0\(2)
    );
\cnt_ff[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(1),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      O => \p_0_in__0\(3)
    );
\cnt_ff[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_ff_reg(2),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(4),
      O => \p_0_in__0\(4)
    );
\cnt_ff[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_ff_reg(3),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(0),
      I3 => cnt_ff_reg(2),
      I4 => cnt_ff_reg(4),
      I5 => cnt_ff_reg(5),
      O => \p_0_in__0\(5)
    );
\cnt_ff[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_ff[8]_i_4__0_n_0\,
      I1 => cnt_ff_reg(6),
      O => \p_0_in__0\(6)
    );
\cnt_ff[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_ff[8]_i_4__0_n_0\,
      I1 => cnt_ff_reg(6),
      I2 => cnt_ff_reg(7),
      O => \p_0_in__0\(7)
    );
\cnt_ff[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF777FFFFF"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => cnt_ff_reg(7),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(5),
      I5 => \cnt_ff[8]_i_3__0_n_0\,
      O => check_eie_nxt0
    );
\cnt_ff[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => \cnt_ff[8]_i_4__0_n_0\,
      I2 => cnt_ff_reg(7),
      I3 => cnt_ff_reg(8),
      O => \p_0_in__0\(8)
    );
\cnt_ff[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => cnt_ff_reg(4),
      I1 => cnt_ff_reg(8),
      I2 => cnt_ff_reg(3),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(1),
      O => \cnt_ff[8]_i_3__0_n_0\
    );
\cnt_ff[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_ff_reg(5),
      I1 => cnt_ff_reg(3),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(2),
      I5 => cnt_ff_reg(4),
      O => \cnt_ff[8]_i_4__0_n_0\
    );
\cnt_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(0),
      Q => cnt_ff_reg(0),
      R => SR(0)
    );
\cnt_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(1),
      Q => cnt_ff_reg(1),
      R => SR(0)
    );
\cnt_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(2),
      Q => cnt_ff_reg(2),
      R => SR(0)
    );
\cnt_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(3),
      Q => cnt_ff_reg(3),
      R => SR(0)
    );
\cnt_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(4),
      Q => cnt_ff_reg(4),
      R => SR(0)
    );
\cnt_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(5),
      Q => cnt_ff_reg(5),
      R => SR(0)
    );
\cnt_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(6),
      Q => cnt_ff_reg(6),
      R => SR(0)
    );
\cnt_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(7),
      Q => cnt_ff_reg(7),
      R => SR(0)
    );
\cnt_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__0\(8),
      Q => cnt_ff_reg(8),
      R => SR(0)
    );
eie_found_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => eie_found_nxt2_out,
      Q => \^p_36_out\,
      R => eie_found_ff_reg_1
    );
sync_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_8
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(38 downto 0) => Q(38 downto 0),
      cempty => cempty,
      cfg_negotiated_width(1 downto 0) => cfg_negotiated_width(1 downto 0),
      check_eie_ff_0 => \^check_eie_ff_0\,
      \data_count_int_reg[0]_0\ => eie_found_ff_reg_1,
      \data_count_int_reg[0]_1\(0) => \data_count_int_reg[0]\(0),
      eie_found_ff_reg => eie_found_ff_reg_0,
      eie_found_ff_reg_0 => eie_found_ff_reg_2,
      eie_found_ff_reg_1 => eie_found_ff_reg_3,
      eie_found_ff_reg_2 => eie_found_ff_reg_4,
      eie_found_nxt2_out => eie_found_nxt2_out,
      eieos_found_0 => eieos_found_0,
      full_reg_0 => E(0),
      p_24_out => p_24_out,
      p_30_out => p_30_out,
      p_36_out => \^p_36_out\,
      p_4_in => p_4_in,
      rd_en_int => rd_en_int,
      \reg_style_fifo.regBank_reg[0][38]_0\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized1\ is
  port (
    p_30_out : out STD_LOGIC;
    check_eie_ff_1 : out STD_LOGIC;
    cempty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    eie_found_ff_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    check_eie_ff_reg_0 : in STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    rd_en_int : in STD_LOGIC;
    eie_found_ff_reg_2 : in STD_LOGIC;
    eie_found_ff_reg_3 : in STD_LOGIC;
    \reg_style_fifo.regBank_reg[0][38]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized1\ : entity is "Pcie_nvme1_rx_buffer_per_lane";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized1\ is
  signal \^check_eie_ff_1\ : STD_LOGIC;
  signal \check_eie_ff_i_1__0_n_0\ : STD_LOGIC;
  signal check_eie_nxt0 : STD_LOGIC;
  signal \cnt_ff[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt_ff[8]_i_4__1_n_0\ : STD_LOGIC;
  signal cnt_ff_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eie_found_nxt2_out : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_30_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_ff[0]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_ff[1]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cnt_ff[2]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_ff[3]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cnt_ff[4]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cnt_ff[7]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_2__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_3__1\ : label is "soft_lutpair80";
begin
  check_eie_ff_1 <= \^check_eie_ff_1\;
  p_30_out <= \^p_30_out\;
\check_eie_ff_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => check_eie_nxt0,
      I1 => eie_found_ff_reg_0,
      O => \check_eie_ff_i_1__0_n_0\
    );
check_eie_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \check_eie_ff_i_1__0_n_0\,
      Q => \^check_eie_ff_1\,
      R => check_eie_ff_reg_0
    );
\cnt_ff[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_ff_reg(0),
      O => \p_0_in__1\(0)
    );
\cnt_ff[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      O => \p_0_in__1\(1)
    );
\cnt_ff[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(2),
      O => \p_0_in__1\(2)
    );
\cnt_ff[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(1),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      O => \p_0_in__1\(3)
    );
\cnt_ff[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_ff_reg(2),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(4),
      O => \p_0_in__1\(4)
    );
\cnt_ff[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_ff_reg(3),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(0),
      I3 => cnt_ff_reg(2),
      I4 => cnt_ff_reg(4),
      I5 => cnt_ff_reg(5),
      O => \p_0_in__1\(5)
    );
\cnt_ff[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_ff[8]_i_4__1_n_0\,
      I1 => cnt_ff_reg(6),
      O => \p_0_in__1\(6)
    );
\cnt_ff[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_ff[8]_i_4__1_n_0\,
      I1 => cnt_ff_reg(6),
      I2 => cnt_ff_reg(7),
      O => \p_0_in__1\(7)
    );
\cnt_ff[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF777FFFFF"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => cnt_ff_reg(7),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(5),
      I5 => \cnt_ff[8]_i_3__1_n_0\,
      O => check_eie_nxt0
    );
\cnt_ff[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => \cnt_ff[8]_i_4__1_n_0\,
      I2 => cnt_ff_reg(7),
      I3 => cnt_ff_reg(8),
      O => \p_0_in__1\(8)
    );
\cnt_ff[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => cnt_ff_reg(4),
      I1 => cnt_ff_reg(8),
      I2 => cnt_ff_reg(3),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(1),
      O => \cnt_ff[8]_i_3__1_n_0\
    );
\cnt_ff[8]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_ff_reg(5),
      I1 => cnt_ff_reg(3),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(2),
      I5 => cnt_ff_reg(4),
      O => \cnt_ff[8]_i_4__1_n_0\
    );
\cnt_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(0),
      Q => cnt_ff_reg(0),
      R => SR(0)
    );
\cnt_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(1),
      Q => cnt_ff_reg(1),
      R => SR(0)
    );
\cnt_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(2),
      Q => cnt_ff_reg(2),
      R => SR(0)
    );
\cnt_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(3),
      Q => cnt_ff_reg(3),
      R => SR(0)
    );
\cnt_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(4),
      Q => cnt_ff_reg(4),
      R => SR(0)
    );
\cnt_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(5),
      Q => cnt_ff_reg(5),
      R => SR(0)
    );
\cnt_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(6),
      Q => cnt_ff_reg(6),
      R => SR(0)
    );
\cnt_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(7),
      Q => cnt_ff_reg(7),
      R => SR(0)
    );
\cnt_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__1\(8),
      Q => cnt_ff_reg(8),
      R => SR(0)
    );
eie_found_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => eie_found_nxt2_out,
      Q => \^p_30_out\,
      R => eie_found_ff_reg_0
    );
sync_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_7
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(38 downto 0) => Q(38 downto 0),
      cempty => cempty,
      check_eie_ff_1 => \^check_eie_ff_1\,
      \data_count_int_reg[0]_0\ => eie_found_ff_reg_0,
      \data_count_int_reg[0]_1\(0) => \data_count_int_reg[0]\(0),
      eie_found_ff_reg => eie_found_ff_reg_1,
      eie_found_ff_reg_0 => eie_found_ff_reg_2,
      eie_found_ff_reg_1 => eie_found_ff_reg_3,
      eie_found_nxt2_out => eie_found_nxt2_out,
      full_reg_0 => E(0),
      p_30_out => \^p_30_out\,
      p_4_in => p_4_in,
      rd_en_int => rd_en_int,
      \reg_style_fifo.regBank_reg[0][38]_0\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized2\ is
  port (
    p_24_out : out STD_LOGIC;
    check_eie_ff_2 : out STD_LOGIC;
    reg_cfg_tph_stt_read_data_valid_o_reg : out STD_LOGIC;
    cempty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    eie_found_ff_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    check_eie_ff_reg_0 : in STD_LOGIC;
    CFGLTSSMSTATE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en_int : in STD_LOGIC;
    eie_found_ff_reg_2 : in STD_LOGIC;
    eie_found_ff_reg_3 : in STD_LOGIC;
    \reg_style_fifo.regBank_reg[0][38]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \data_count_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized2\ : entity is "Pcie_nvme1_rx_buffer_per_lane";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized2\ is
  signal \^check_eie_ff_2\ : STD_LOGIC;
  signal \check_eie_ff_i_1__1_n_0\ : STD_LOGIC;
  signal check_eie_nxt0 : STD_LOGIC;
  signal \cnt_ff[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \cnt_ff[8]_i_4__2_n_0\ : STD_LOGIC;
  signal cnt_ff_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eie_found_nxt2_out : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_24_out\ : STD_LOGIC;
  signal \^reg_cfg_tph_stt_read_data_valid_o_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_ff[0]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \cnt_ff[1]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cnt_ff[2]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \cnt_ff[3]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \cnt_ff[4]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \cnt_ff[7]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_2__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \cnt_ff[8]_i_3__2\ : label is "soft_lutpair85";
begin
  check_eie_ff_2 <= \^check_eie_ff_2\;
  p_24_out <= \^p_24_out\;
  reg_cfg_tph_stt_read_data_valid_o_reg <= \^reg_cfg_tph_stt_read_data_valid_o_reg\;
\check_eie_ff_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => check_eie_nxt0,
      I1 => eie_found_ff_reg_0,
      O => \check_eie_ff_i_1__1_n_0\
    );
\check_eie_ff_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFF7F"
    )
        port map (
      I0 => check_eie_ff_reg_0,
      I1 => CFGLTSSMSTATE(0),
      I2 => CFGLTSSMSTATE(1),
      I3 => CFGLTSSMSTATE(2),
      I4 => CFGLTSSMSTATE(3),
      O => \^reg_cfg_tph_stt_read_data_valid_o_reg\
    );
check_eie_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \check_eie_ff_i_1__1_n_0\,
      Q => \^check_eie_ff_2\,
      R => \^reg_cfg_tph_stt_read_data_valid_o_reg\
    );
\cnt_ff[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_ff_reg(0),
      O => \p_0_in__2\(0)
    );
\cnt_ff[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      O => \p_0_in__2\(1)
    );
\cnt_ff[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_ff_reg(0),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(2),
      O => \p_0_in__2\(2)
    );
\cnt_ff[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(1),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      O => \p_0_in__2\(3)
    );
\cnt_ff[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_ff_reg(2),
      I1 => cnt_ff_reg(0),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(4),
      O => \p_0_in__2\(4)
    );
\cnt_ff[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_ff_reg(3),
      I1 => cnt_ff_reg(1),
      I2 => cnt_ff_reg(0),
      I3 => cnt_ff_reg(2),
      I4 => cnt_ff_reg(4),
      I5 => cnt_ff_reg(5),
      O => \p_0_in__2\(5)
    );
\cnt_ff[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_ff[8]_i_4__2_n_0\,
      I1 => cnt_ff_reg(6),
      O => \p_0_in__2\(6)
    );
\cnt_ff[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_ff[8]_i_4__2_n_0\,
      I1 => cnt_ff_reg(6),
      I2 => cnt_ff_reg(7),
      O => \p_0_in__2\(7)
    );
\cnt_ff[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF777FFFFF"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => cnt_ff_reg(7),
      I2 => cnt_ff_reg(2),
      I3 => cnt_ff_reg(3),
      I4 => cnt_ff_reg(5),
      I5 => \cnt_ff[8]_i_3__2_n_0\,
      O => check_eie_nxt0
    );
\cnt_ff[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_ff_reg(6),
      I1 => \cnt_ff[8]_i_4__2_n_0\,
      I2 => cnt_ff_reg(7),
      I3 => cnt_ff_reg(8),
      O => \p_0_in__2\(8)
    );
\cnt_ff[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => cnt_ff_reg(4),
      I1 => cnt_ff_reg(8),
      I2 => cnt_ff_reg(3),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(1),
      O => \cnt_ff[8]_i_3__2_n_0\
    );
\cnt_ff[8]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_ff_reg(5),
      I1 => cnt_ff_reg(3),
      I2 => cnt_ff_reg(1),
      I3 => cnt_ff_reg(0),
      I4 => cnt_ff_reg(2),
      I5 => cnt_ff_reg(4),
      O => \cnt_ff[8]_i_4__2_n_0\
    );
\cnt_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(0),
      Q => cnt_ff_reg(0),
      R => SR(0)
    );
\cnt_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(1),
      Q => cnt_ff_reg(1),
      R => SR(0)
    );
\cnt_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(2),
      Q => cnt_ff_reg(2),
      R => SR(0)
    );
\cnt_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(3),
      Q => cnt_ff_reg(3),
      R => SR(0)
    );
\cnt_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(4),
      Q => cnt_ff_reg(4),
      R => SR(0)
    );
\cnt_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(5),
      Q => cnt_ff_reg(5),
      R => SR(0)
    );
\cnt_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(6),
      Q => cnt_ff_reg(6),
      R => SR(0)
    );
\cnt_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(7),
      Q => cnt_ff_reg(7),
      R => SR(0)
    );
\cnt_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => check_eie_nxt0,
      D => \p_0_in__2\(8),
      Q => cnt_ff_reg(8),
      R => SR(0)
    );
eie_found_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => eie_found_nxt2_out,
      Q => \^p_24_out\,
      R => eie_found_ff_reg_0
    );
sync_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_sync_fifo_6
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(38 downto 0) => Q(38 downto 0),
      cempty => cempty,
      check_eie_ff_2 => \^check_eie_ff_2\,
      \data_count_int_reg[0]_0\ => eie_found_ff_reg_0,
      \data_count_int_reg[0]_1\(0) => \data_count_int_reg[0]\(0),
      eie_found_ff_reg => eie_found_ff_reg_1,
      eie_found_ff_reg_0 => eie_found_ff_reg_2,
      eie_found_ff_reg_1 => eie_found_ff_reg_3,
      eie_found_nxt2_out => eie_found_nxt2_out,
      full_reg_0 => E(0),
      p_24_out => \^p_24_out\,
      p_4_in => p_4_in,
      rd_en_int => rd_en_int,
      \reg_style_fifo.regBank_reg[0][38]_0\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized3\ is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized3\ : entity is "Pcie_nvme1_rx_buffer_per_lane";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized3\ is
begin
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized4\ is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized4\ : entity is "Pcie_nvme1_rx_buffer_per_lane";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized4\ is
begin
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized5\ is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized5\ : entity is "Pcie_nvme1_rx_buffer_per_lane";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized5\ is
begin
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized6\ is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized6\ : entity is "Pcie_nvme1_rx_buffer_per_lane";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized6\ is
begin
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MICOMPLETIONRAMWRITEENABLEL : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MICOMPLETIONRAMREADENABLEL : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    micompletionramwritedata : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MICOMPLETIONRAMWRITEENABLEU : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MICOMPLETIONRAMREADENABLEU : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram is
begin
bram_cpl_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_cpl
     port map (
      CLK_CORECLK => CLK_CORECLK,
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      mi_cpl_raddr0_i(9 downto 0) => mi_cpl_raddr0_i(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => mi_cpl_raddr1_i(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => mi_cpl_raddr2_i(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => mi_cpl_raddr3_i(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => mi_cpl_waddr0_i(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => mi_cpl_waddr1_i(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => mi_cpl_waddr2_i(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => mi_cpl_waddr3_i(9 downto 0),
      micompletionramwritedata(143 downto 0) => micompletionramwritedata(143 downto 0),
      ren_i(7 downto 4) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      ren_i(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      wen_i(7 downto 4) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      wen_i(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0)
    );
bram_rep_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_rep
     port map (
      CLK_CORECLK => CLK_CORECLK,
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0)
    );
bram_req_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram_req
     port map (
      CLK_CORECLK => CLK_CORECLK,
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      mi_req_raddr0_i(8 downto 0) => mi_req_raddr0_i(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => mi_req_raddr1_i(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => mi_req_waddr0_i(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => mi_req_waddr1_i(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_gthe3 is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_gthe3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_gthe3 is
  signal \^qpll0outclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll0outrefclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1outclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1outrefclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  qpll0outclk_out(0) <= \^qpll0outclk_out\(0);
  qpll0outrefclk_out(0) <= \^qpll0outrefclk_out\(0);
  qpll1outclk_out(0) <= \^qpll1outclk_out\(0);
  qpll1outrefclk_out(0) <= \^qpll1outrefclk_out\(0);
\gen_gtwizard_gthe3.gen_channel_container[26].gen_enabled_channel.gthe3_channel_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_channel_wrapper
     port map (
      bufgtce_out(11 downto 0) => bufgtce_out(11 downto 0),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(11 downto 0),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(35 downto 0),
      bufgtreset_out(11 downto 0) => bufgtreset_out(11 downto 0),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(11 downto 0),
      cfgreset_in(3 downto 0) => cfgreset_in(3 downto 0),
      clkrsvd0_in(3 downto 0) => clkrsvd0_in(3 downto 0),
      clkrsvd1_in(3 downto 0) => clkrsvd1_in(3 downto 0),
      cpllfbclklost_out(3 downto 0) => cpllfbclklost_out(3 downto 0),
      cplllock_out(3 downto 0) => cplllock_out(3 downto 0),
      cplllockdetclk_in(3 downto 0) => cplllockdetclk_in(3 downto 0),
      cplllocken_in(3 downto 0) => cplllocken_in(3 downto 0),
      cpllpd_in(3 downto 0) => cpllpd_in(3 downto 0),
      cpllrefclklost_out(3 downto 0) => cpllrefclklost_out(3 downto 0),
      cpllrefclksel_in(11 downto 0) => cpllrefclksel_in(11 downto 0),
      cpllreset_in(3 downto 0) => cpllreset_in(3 downto 0),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(3 downto 0),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(3 downto 0),
      dmonitorout_out(67 downto 0) => dmonitorout_out(67 downto 0),
      drpaddr_in(35 downto 0) => drpaddr_in(35 downto 0),
      drpclk_in(3 downto 0) => drpclk_in(3 downto 0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      evoddphicaldone_in(3 downto 0) => evoddphicaldone_in(3 downto 0),
      evoddphicalstart_in(3 downto 0) => evoddphicalstart_in(3 downto 0),
      evoddphidrden_in(3 downto 0) => evoddphidrden_in(3 downto 0),
      evoddphidwren_in(3 downto 0) => evoddphidwren_in(3 downto 0),
      evoddphixrden_in(3 downto 0) => evoddphixrden_in(3 downto 0),
      evoddphixwren_in(3 downto 0) => evoddphixwren_in(3 downto 0),
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(3 downto 0),
      eyescanmode_in(3 downto 0) => eyescanmode_in(3 downto 0),
      eyescanreset_in(3 downto 0) => eyescanreset_in(3 downto 0),
      eyescantrigger_in(3 downto 0) => eyescantrigger_in(3 downto 0),
      gtgrefclk_in(3 downto 0) => gtgrefclk_in(3 downto 0),
      gthrxn_in(3 downto 0) => gthrxn_in(3 downto 0),
      gthrxp_in(3 downto 0) => gthrxp_in(3 downto 0),
      gthtxn_out(3 downto 0) => gthtxn_out(3 downto 0),
      gthtxp_out(3 downto 0) => gthtxp_out(3 downto 0),
      gtnorthrefclk0_in(3 downto 0) => gtnorthrefclk0_in(3 downto 0),
      gtnorthrefclk1_in(3 downto 0) => gtnorthrefclk1_in(3 downto 0),
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(3 downto 0),
      gtrefclk1_in(3 downto 0) => gtrefclk1_in(3 downto 0),
      gtrefclkmonitor_out(3 downto 0) => gtrefclkmonitor_out(3 downto 0),
      gtresetsel_in(3 downto 0) => gtresetsel_in(3 downto 0),
      gtrsvd_in(63 downto 0) => gtrsvd_in(63 downto 0),
      gtrxreset_in(3 downto 0) => gtrxreset_in(3 downto 0),
      gtsouthrefclk0_in(3 downto 0) => gtsouthrefclk0_in(3 downto 0),
      gtsouthrefclk1_in(3 downto 0) => gtsouthrefclk1_in(3 downto 0),
      gttxreset_in(3 downto 0) => gttxreset_in(3 downto 0),
      loopback_in(11 downto 0) => loopback_in(11 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(3 downto 0) => lpbkrxtxseren_in(3 downto 0),
      lpbktxrxseren_in(3 downto 0) => lpbktxrxseren_in(3 downto 0),
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(3 downto 0),
      pcierategen3_out(3 downto 0) => pcierategen3_out(3 downto 0),
      pcierateidle_out(3 downto 0) => pcierateidle_out(3 downto 0),
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(7 downto 0),
      pcierstidle_in(3 downto 0) => pcierstidle_in(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(3 downto 0),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(3 downto 0),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(3 downto 0),
      pcsrsvdin2_in(19 downto 0) => pcsrsvdin2_in(19 downto 0),
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(63 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(3 downto 0) => phystatus_out(3 downto 0),
      pinrsrvdas_out(31 downto 0) => pinrsrvdas_out(31 downto 0),
      pmarsvdin_in(19 downto 0) => pmarsvdin_in(19 downto 0),
      qpll0outclk_out(0) => \^qpll0outclk_out\(0),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(0),
      qpll1outclk_out(0) => \^qpll1outclk_out\(0),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(0),
      resetexception_out(3 downto 0) => resetexception_out(3 downto 0),
      resetovrd_in(3 downto 0) => resetovrd_in(3 downto 0),
      rstclkentx_in(3 downto 0) => rstclkentx_in(3 downto 0),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxbufreset_in(3 downto 0) => rxbufreset_in(3 downto 0),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(3 downto 0),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => rxcdrfreqreset_in(3 downto 0),
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(3 downto 0),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(3 downto 0),
      rxcdrovrden_in(3 downto 0) => rxcdrovrden_in(3 downto 0),
      rxcdrphdone_out(3 downto 0) => rxcdrphdone_out(3 downto 0),
      rxcdrreset_in(3 downto 0) => rxcdrreset_in(3 downto 0),
      rxcdrresetrsv_in(3 downto 0) => rxcdrresetrsv_in(3 downto 0),
      rxchanbondseq_out(3 downto 0) => rxchanbondseq_out(3 downto 0),
      rxchanisaligned_out(3 downto 0) => rxchanisaligned_out(3 downto 0),
      rxchanrealign_out(3 downto 0) => rxchanrealign_out(3 downto 0),
      rxchbonden_in(3 downto 0) => rxchbonden_in(3 downto 0),
      rxchbondi_in(19 downto 0) => rxchbondi_in(19 downto 0),
      rxchbondlevel_in(11 downto 0) => rxchbondlevel_in(11 downto 0),
      rxchbondmaster_in(3 downto 0) => rxchbondmaster_in(3 downto 0),
      rxchbondo_out(19 downto 0) => rxchbondo_out(19 downto 0),
      rxchbondslave_in(3 downto 0) => rxchbondslave_in(3 downto 0),
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(7 downto 0),
      rxcominitdet_out(3 downto 0) => rxcominitdet_out(3 downto 0),
      rxcommadet_out(3 downto 0) => rxcommadet_out(3 downto 0),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(3 downto 0),
      rxcomsasdet_out(3 downto 0) => rxcomsasdet_out(3 downto 0),
      rxcomwakedet_out(3 downto 0) => rxcomwakedet_out(3 downto 0),
      rxctrl0_out(63 downto 0) => rxctrl0_out(63 downto 0),
      rxctrl1_out(63 downto 0) => rxctrl1_out(63 downto 0),
      rxctrl2_out(31 downto 0) => rxctrl2_out(31 downto 0),
      rxctrl3_out(31 downto 0) => rxctrl3_out(31 downto 0),
      rxdata_out(511 downto 0) => rxdata_out(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => rxdataextendrsvd_out(31 downto 0),
      rxdatavalid_out(7 downto 0) => rxdatavalid_out(7 downto 0),
      rxdfeagcctrl_in(7 downto 0) => rxdfeagcctrl_in(7 downto 0),
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(3 downto 0),
      rxdfeagcovrden_in(3 downto 0) => rxdfeagcovrden_in(3 downto 0),
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(3 downto 0),
      rxdfelfovrden_in(3 downto 0) => rxdfelfovrden_in(3 downto 0),
      rxdfelpmreset_in(3 downto 0) => rxdfelpmreset_in(3 downto 0),
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(3 downto 0),
      rxdfetap10ovrden_in(3 downto 0) => rxdfetap10ovrden_in(3 downto 0),
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(3 downto 0),
      rxdfetap11ovrden_in(3 downto 0) => rxdfetap11ovrden_in(3 downto 0),
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(3 downto 0),
      rxdfetap12ovrden_in(3 downto 0) => rxdfetap12ovrden_in(3 downto 0),
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(3 downto 0),
      rxdfetap13ovrden_in(3 downto 0) => rxdfetap13ovrden_in(3 downto 0),
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(3 downto 0),
      rxdfetap14ovrden_in(3 downto 0) => rxdfetap14ovrden_in(3 downto 0),
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(3 downto 0),
      rxdfetap15ovrden_in(3 downto 0) => rxdfetap15ovrden_in(3 downto 0),
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(3 downto 0),
      rxdfetap2ovrden_in(3 downto 0) => rxdfetap2ovrden_in(3 downto 0),
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(3 downto 0),
      rxdfetap3ovrden_in(3 downto 0) => rxdfetap3ovrden_in(3 downto 0),
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(3 downto 0),
      rxdfetap4ovrden_in(3 downto 0) => rxdfetap4ovrden_in(3 downto 0),
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(3 downto 0),
      rxdfetap5ovrden_in(3 downto 0) => rxdfetap5ovrden_in(3 downto 0),
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(3 downto 0),
      rxdfetap6ovrden_in(3 downto 0) => rxdfetap6ovrden_in(3 downto 0),
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(3 downto 0),
      rxdfetap7ovrden_in(3 downto 0) => rxdfetap7ovrden_in(3 downto 0),
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(3 downto 0),
      rxdfetap8ovrden_in(3 downto 0) => rxdfetap8ovrden_in(3 downto 0),
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(3 downto 0),
      rxdfetap9ovrden_in(3 downto 0) => rxdfetap9ovrden_in(3 downto 0),
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(3 downto 0),
      rxdfeutovrden_in(3 downto 0) => rxdfeutovrden_in(3 downto 0),
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(3 downto 0),
      rxdfevpovrden_in(3 downto 0) => rxdfevpovrden_in(3 downto 0),
      rxdfevsen_in(3 downto 0) => rxdfevsen_in(3 downto 0),
      rxdfexyden_in(3 downto 0) => rxdfexyden_in(3 downto 0),
      rxdlybypass_in(3 downto 0) => rxdlybypass_in(3 downto 0),
      rxdlyen_in(3 downto 0) => rxdlyen_in(3 downto 0),
      rxdlyovrden_in(3 downto 0) => rxdlyovrden_in(3 downto 0),
      rxdlysreset_in(3 downto 0) => rxdlysreset_in(3 downto 0),
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(3 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxelecidlemode_in(7 downto 0) => rxelecidlemode_in(7 downto 0),
      rxgearboxslip_in(3 downto 0) => rxgearboxslip_in(3 downto 0),
      rxheader_out(23 downto 0) => rxheader_out(23 downto 0),
      rxheadervalid_out(7 downto 0) => rxheadervalid_out(7 downto 0),
      rxlatclk_in(3 downto 0) => rxlatclk_in(3 downto 0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(3 downto 0),
      rxlpmgcovrden_in(3 downto 0) => rxlpmgcovrden_in(3 downto 0),
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(3 downto 0),
      rxlpmhfovrden_in(3 downto 0) => rxlpmhfovrden_in(3 downto 0),
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(3 downto 0),
      rxlpmlfklovrden_in(3 downto 0) => rxlpmlfklovrden_in(3 downto 0),
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(3 downto 0),
      rxlpmosovrden_in(3 downto 0) => rxlpmosovrden_in(3 downto 0),
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(3 downto 0),
      rxmonitorout_out(27 downto 0) => rxmonitorout_out(27 downto 0),
      rxmonitorsel_in(7 downto 0) => rxmonitorsel_in(7 downto 0),
      rxoobreset_in(3 downto 0) => rxoobreset_in(3 downto 0),
      rxoscalreset_in(3 downto 0) => rxoscalreset_in(3 downto 0),
      rxoshold_in(3 downto 0) => rxoshold_in(3 downto 0),
      rxosintcfg_in(15 downto 0) => rxosintcfg_in(15 downto 0),
      rxosintdone_out(3 downto 0) => rxosintdone_out(3 downto 0),
      rxosinten_in(3 downto 0) => rxosinten_in(3 downto 0),
      rxosinthold_in(3 downto 0) => rxosinthold_in(3 downto 0),
      rxosintovrden_in(3 downto 0) => rxosintovrden_in(3 downto 0),
      rxosintstarted_out(3 downto 0) => rxosintstarted_out(3 downto 0),
      rxosintstrobe_in(3 downto 0) => rxosintstrobe_in(3 downto 0),
      rxosintstrobedone_out(3 downto 0) => rxosintstrobedone_out(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => rxosintstrobestarted_out(3 downto 0),
      rxosinttestovrden_in(3 downto 0) => rxosinttestovrden_in(3 downto 0),
      rxosovrden_in(3 downto 0) => rxosovrden_in(3 downto 0),
      rxoutclk_out(3 downto 0) => rxoutclk_out(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => rxoutclkfabric_out(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => rxoutclkpcs_out(3 downto 0),
      rxoutclksel_in(11 downto 0) => rxoutclksel_in(11 downto 0),
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(3 downto 0),
      rxpcsreset_in(3 downto 0) => rxpcsreset_in(3 downto 0),
      rxpd_in(7 downto 0) => rxpd_in(7 downto 0),
      rxphalign_in(3 downto 0) => rxphalign_in(3 downto 0),
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(3 downto 0),
      rxphalignen_in(3 downto 0) => rxphalignen_in(3 downto 0),
      rxphalignerr_out(3 downto 0) => rxphalignerr_out(3 downto 0),
      rxphdlypd_in(3 downto 0) => rxphdlypd_in(3 downto 0),
      rxphdlyreset_in(3 downto 0) => rxphdlyreset_in(3 downto 0),
      rxphovrden_in(3 downto 0) => rxphovrden_in(3 downto 0),
      rxpllclksel_in(7 downto 0) => rxpllclksel_in(7 downto 0),
      rxpmareset_in(3 downto 0) => rxpmareset_in(3 downto 0),
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(3 downto 0),
      rxprbserr_out(3 downto 0) => rxprbserr_out(3 downto 0),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(3 downto 0),
      rxprbssel_in(15 downto 0) => rxprbssel_in(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(3 downto 0),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(3 downto 0),
      rxqpien_in(3 downto 0) => rxqpien_in(3 downto 0),
      rxqpisenn_out(3 downto 0) => rxqpisenn_out(3 downto 0),
      rxqpisenp_out(3 downto 0) => rxqpisenp_out(3 downto 0),
      rxrate_in(11 downto 0) => rxrate_in(11 downto 0),
      rxratedone_out(3 downto 0) => rxratedone_out(3 downto 0),
      rxratemode_in(3 downto 0) => rxratemode_in(3 downto 0),
      rxrecclkout_out(3 downto 0) => rxrecclkout_out(3 downto 0),
      rxresetdone_out(3 downto 0) => rxresetdone_out(3 downto 0),
      rxslide_in(3 downto 0) => rxslide_in(3 downto 0),
      rxsliderdy_out(3 downto 0) => rxsliderdy_out(3 downto 0),
      rxslipdone_out(3 downto 0) => rxslipdone_out(3 downto 0),
      rxslipoutclk_in(3 downto 0) => rxslipoutclk_in(3 downto 0),
      rxslipoutclkrdy_out(3 downto 0) => rxslipoutclkrdy_out(3 downto 0),
      rxslippma_in(3 downto 0) => rxslippma_in(3 downto 0),
      rxslippmardy_out(3 downto 0) => rxslippmardy_out(3 downto 0),
      rxstartofseq_out(7 downto 0) => rxstartofseq_out(7 downto 0),
      rxstatus_out(11 downto 0) => rxstatus_out(11 downto 0),
      rxsyncallin_in(3 downto 0) => rxsyncallin_in(3 downto 0),
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(3 downto 0),
      rxsyncin_in(3 downto 0) => rxsyncin_in(3 downto 0),
      rxsyncmode_in(3 downto 0) => rxsyncmode_in(3 downto 0),
      rxsyncout_out(3 downto 0) => rxsyncout_out(3 downto 0),
      rxsysclksel_in(7 downto 0) => rxsysclksel_in(7 downto 0),
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(3 downto 0),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(3 downto 0),
      rxusrclk_in(3 downto 0) => rxusrclk_in(3 downto 0),
      rxvalid_out(3 downto 0) => rxvalid_out(3 downto 0),
      sigvalidclk_in(3 downto 0) => sigvalidclk_in(3 downto 0),
      tx8b10bbypass_in(31 downto 0) => tx8b10bbypass_in(31 downto 0),
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(3 downto 0),
      txbufdiffctrl_in(11 downto 0) => txbufdiffctrl_in(11 downto 0),
      txbufstatus_out(7 downto 0) => txbufstatus_out(7 downto 0),
      txcomfinish_out(3 downto 0) => txcomfinish_out(3 downto 0),
      txcominit_in(3 downto 0) => txcominit_in(3 downto 0),
      txcomsas_in(3 downto 0) => txcomsas_in(3 downto 0),
      txcomwake_in(3 downto 0) => txcomwake_in(3 downto 0),
      txctrl0_in(63 downto 0) => txctrl0_in(63 downto 0),
      txctrl1_in(63 downto 0) => txctrl1_in(63 downto 0),
      txctrl2_in(31 downto 0) => txctrl2_in(31 downto 0),
      txdata_in(511 downto 0) => txdata_in(511 downto 0),
      txdataextendrsvd_in(31 downto 0) => txdataextendrsvd_in(31 downto 0),
      txdeemph_in(3 downto 0) => txdeemph_in(3 downto 0),
      txdetectrx_in(3 downto 0) => txdetectrx_in(3 downto 0),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(15 downto 0),
      txdiffpd_in(3 downto 0) => txdiffpd_in(3 downto 0),
      txdlybypass_in(3 downto 0) => txdlybypass_in(3 downto 0),
      txdlyen_in(3 downto 0) => txdlyen_in(3 downto 0),
      txdlyhold_in(3 downto 0) => txdlyhold_in(3 downto 0),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(3 downto 0),
      txdlysreset_in(3 downto 0) => txdlysreset_in(3 downto 0),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(3 downto 0),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(3 downto 0),
      txelecidle_in(3 downto 0) => txelecidle_in(3 downto 0),
      txheader_in(23 downto 0) => txheader_in(23 downto 0),
      txinhibit_in(3 downto 0) => txinhibit_in(3 downto 0),
      txlatclk_in(3 downto 0) => txlatclk_in(3 downto 0),
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 0) => txmargin_in(11 downto 0),
      txoutclk_out(3 downto 0) => txoutclk_out(3 downto 0),
      txoutclkfabric_out(3 downto 0) => txoutclkfabric_out(3 downto 0),
      txoutclkpcs_out(3 downto 0) => txoutclkpcs_out(3 downto 0),
      txoutclksel_in(11 downto 0) => txoutclksel_in(11 downto 0),
      txpcsreset_in(3 downto 0) => txpcsreset_in(3 downto 0),
      txpd_in(7 downto 0) => txpd_in(7 downto 0),
      txpdelecidlemode_in(3 downto 0) => txpdelecidlemode_in(3 downto 0),
      txphalign_in(3 downto 0) => txphalign_in(3 downto 0),
      txphaligndone_out(3 downto 0) => txphaligndone_out(3 downto 0),
      txphalignen_in(3 downto 0) => txphalignen_in(3 downto 0),
      txphdlypd_in(3 downto 0) => txphdlypd_in(3 downto 0),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(3 downto 0),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(3 downto 0),
      txphinit_in(3 downto 0) => txphinit_in(3 downto 0),
      txphinitdone_out(3 downto 0) => txphinitdone_out(3 downto 0),
      txphovrden_in(3 downto 0) => txphovrden_in(3 downto 0),
      txpippmen_in(3 downto 0) => txpippmen_in(3 downto 0),
      txpippmovrden_in(3 downto 0) => txpippmovrden_in(3 downto 0),
      txpippmpd_in(3 downto 0) => txpippmpd_in(3 downto 0),
      txpippmsel_in(3 downto 0) => txpippmsel_in(3 downto 0),
      txpippmstepsize_in(19 downto 0) => txpippmstepsize_in(19 downto 0),
      txpisopd_in(3 downto 0) => txpisopd_in(3 downto 0),
      txpllclksel_in(7 downto 0) => txpllclksel_in(7 downto 0),
      txpmareset_in(3 downto 0) => txpmareset_in(3 downto 0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => txpolarity_in(3 downto 0),
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txpostcursorinv_in(3 downto 0) => txpostcursorinv_in(3 downto 0),
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(3 downto 0),
      txprbssel_in(15 downto 0) => txprbssel_in(15 downto 0),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprecursorinv_in(3 downto 0) => txprecursorinv_in(3 downto 0),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(3 downto 0),
      txqpibiasen_in(3 downto 0) => txqpibiasen_in(3 downto 0),
      txqpisenn_out(3 downto 0) => txqpisenn_out(3 downto 0),
      txqpisenp_out(3 downto 0) => txqpisenp_out(3 downto 0),
      txqpistrongpdown_in(3 downto 0) => txqpistrongpdown_in(3 downto 0),
      txqpiweakpup_in(3 downto 0) => txqpiweakpup_in(3 downto 0),
      txrate_in(11 downto 0) => txrate_in(11 downto 0),
      txratedone_out(3 downto 0) => txratedone_out(3 downto 0),
      txratemode_in(3 downto 0) => txratemode_in(3 downto 0),
      txresetdone_out(3 downto 0) => txresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txswing_in(3 downto 0) => txswing_in(3 downto 0),
      txsyncallin_in(3 downto 0) => txsyncallin_in(3 downto 0),
      txsyncdone_out(3 downto 0) => txsyncdone_out(3 downto 0),
      txsyncin_in(3 downto 0) => txsyncin_in(3 downto 0),
      txsyncmode_in(3 downto 0) => txsyncmode_in(3 downto 0),
      txsyncout_out(3 downto 0) => txsyncout_out(3 downto 0),
      txsysclksel_in(7 downto 0) => txsysclksel_in(7 downto 0),
      txuserrdy_in(3 downto 0) => txuserrdy_in(3 downto 0),
      txusrclk2_in(3 downto 0) => txusrclk2_in(3 downto 0),
      txusrclk_in(3 downto 0) => txusrclk_in(3 downto 0)
    );
\gen_gtwizard_gthe3.gen_common.gen_common_container[26].gen_enabled_common.gthe3_common_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gthe3_common_wrapper
     port map (
      drpaddr_common_in(8 downto 0) => drpaddr_common_in(8 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => \^qpll0outclk_out\(0),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll0reset_in(0) => qpll0reset_in(0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => \^qpll1outclk_out\(0),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      rxrecclk0_sel_out(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      rxrecclk1_sel_out(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rst is
  port (
    phy_rrst_n : out STD_LOGIC;
    in0 : out STD_LOGIC;
    phy_prst_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_USERCLK_MASK : out STD_LOGIC;
    rxprogdivreset_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXOUTCLKSEL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prst_n_r_reg_reg_0 : out STD_LOGIC;
    prst_n_r_reg_reg_1 : out STD_LOGIC;
    prst_n_r_reg_reg_2 : out STD_LOGIC;
    prst_n_r_reg_reg_3 : out STD_LOGIC;
    prst_n_r_reg_reg_4 : out STD_LOGIC;
    \fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_cplllock : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txresetdone : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rst is
  signal \^clk_userclk_mask\ : STD_LOGIC;
  signal \FSM_onehot_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \^phy_txoutclksel\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cplllock_r : STD_LOGIC;
  signal cpllreset : STD_LOGIC;
  signal cpllreset_cnt : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \cpllreset_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cpllreset_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \cpllreset_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal cpllreset_i_1_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm22_out : STD_LOGIC;
  signal fsm25_out : STD_LOGIC;
  signal \fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gtreset : STD_LOGIC;
  signal gtreset_0 : STD_LOGIC;
  signal \gtreset_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal idle_i_1_n_0 : STD_LOGIC;
  signal in8 : STD_LOGIC;
  signal \^pciersttxsyncstart_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^phy_prst_n\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of phy_prst_n : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of phy_prst_n : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of phy_prst_n : signal is "found";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of phy_prst_n : signal is "NO";
  signal \^phy_rrst_n\ : STD_LOGIC;
  attribute MAX_FANOUT of phy_rrst_n : signal is "500";
  attribute RTL_MAX_FANOUT of phy_rrst_n : signal is "found";
  attribute SHIFT_EXTRACT of phy_rrst_n : signal is "NO";
  signal prst_n_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SHIFT_EXTRACT of prst_n_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of prst_n_r : signal is "true";
  signal prst_n_rdy : STD_LOGIC;
  signal qpll1lock_r : STD_LOGIC;
  signal \qpllpd_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal qpllreset : STD_LOGIC;
  signal \resetdone_a0__2\ : STD_LOGIC;
  signal \resetdone_a__0\ : STD_LOGIC;
  signal rrst_n_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SHIFT_EXTRACT of rrst_n_r : signal is "NO";
  attribute async_reg of rrst_n_r : signal is "true";
  signal \rrst_n_r[6]_i_1_n_0\ : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_gtpowergood_n_0 : STD_LOGIC;
  signal sync_gtpowergood_n_1 : STD_LOGIC;
  signal sync_phystatus_n_3 : STD_LOGIC;
  signal sync_txprogdivresetdone_n_2 : STD_LOGIC;
  signal sync_txprogdivresetdone_n_3 : STD_LOGIC;
  signal sync_txresetdone_n_0 : STD_LOGIC;
  signal sync_txsync_done_n_0 : STD_LOGIC;
  signal sync_txsync_done_n_2 : STD_LOGIC;
  signal sync_txsync_done_n_3 : STD_LOGIC;
  signal txprogdivreset : STD_LOGIC;
  signal txprogdivreset_1 : STD_LOGIC;
  signal txprogdivreset_i_1_n_0 : STD_LOGIC;
  signal \txprogdivreset_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal txprogdivresetdone_r : STD_LOGIC;
  signal txsync_start : STD_LOGIC;
  signal txsync_start_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \txsync_start_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \txsync_start_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \txsync_start_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal txsync_start_i_1_n_0 : STD_LOGIC;
  signal userrdy : STD_LOGIC;
  signal \userrdy_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[4]_i_1__0\ : label is "soft_lutpair61";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[5]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[6]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[7]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \cpllreset_cnt[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cpllreset_cnt[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cpllreset_cnt[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \cpllreset_cnt[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \cpllreset_cnt[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cpllreset_cnt[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cpllreset_cnt[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \cpllreset_cnt[8]_i_1\ : label is "soft_lutpair57";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gtreset_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/gtreset_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \gtreset_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3 ";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \prst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \prst_n_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[6]\ : label is "NO";
  attribute KEEP of prst_n_r_reg_reg : label is "yes";
  attribute RTL_MAX_FANOUT of prst_n_r_reg_reg : label is "found";
  attribute SHIFT_EXTRACT of prst_n_r_reg_reg : label is "NO";
  attribute srl_bus_name of \qpllpd_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/qpllpd_r_reg ";
  attribute srl_name of \qpllpd_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3 ";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[6]\ : label is "NO";
  attribute RTL_MAX_FANOUT of rrst_n_r_reg_reg : label is "found";
  attribute SHIFT_EXTRACT of rrst_n_r_reg_reg : label is "NO";
  attribute srl_bus_name of \txprogdivreset_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/txprogdivreset_r_reg ";
  attribute srl_name of \txprogdivreset_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3 ";
  attribute SOFT_HLUTNM of \txsync_start_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of txsync_start_i_1 : label is "soft_lutpair59";
  attribute srl_bus_name of \userrdy_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/userrdy_r_reg ";
  attribute srl_name of \userrdy_r_reg[2]_srl3\ : label is "U0/\gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3 ";
begin
  CLK_USERCLK_MASK <= \^clk_userclk_mask\;
  D(0) <= \^phy_prst_n\;
  PHY_TXOUTCLKSEL(1 downto 0) <= \^phy_txoutclksel\(1 downto 0);
  \fsm_reg[2]_0\(2 downto 0) <= \^fsm_reg[2]_0\(2 downto 0);
  in0 <= \^phy_rrst_n\;
  pciersttxsyncstart_in(0) <= \^pciersttxsyncstart_in\(0);
  phy_prst_n <= \^phy_prst_n\;
  phy_rrst_n <= \^phy_rrst_n\;
\FSM_onehot_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[7]\,
      I1 => \cpllreset_cnt_reg_n_0_[6]\,
      I2 => \cpllreset_cnt_reg_n_0_[3]\,
      I3 => \cpllreset_cnt_reg_n_0_[2]\,
      I4 => \cpllreset_cnt_reg_n_0_[8]\,
      O => \FSM_onehot_fsm[1]_i_4_n_0\
    );
\FSM_onehot_fsm[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^phy_prst_n\,
      O => prst_n_r_reg_reg_0
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => sync_gtpowergood_n_1,
      PRE => \fsm[2]_i_2_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_gtpowergood_n_0,
      Q => cpllreset
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_cplllock_n_1,
      Q => txprogdivreset_1
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_txprogdivresetdone_n_3,
      Q => gtreset_0
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_txresetdone_n_0,
      Q => txsync_start
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_txsync_done_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[5]\
    );
\FSM_onehot_fsm_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_txsync_done_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[6]\
    );
\FSM_onehot_fsm_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_phystatus_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[7]\
    );
PHY_TXOUTCLKSEL_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^phy_txoutclksel\(0),
      O => \^phy_txoutclksel\(1)
    );
\adapt_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => Q(0),
      O => prst_n_r_reg_reg_1
    );
\adapt_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]\(0),
      O => prst_n_r_reg_reg_2
    );
\adapt_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_0\(0),
      O => prst_n_r_reg_reg_3
    );
\adapt_cnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_1\(0),
      O => prst_n_r_reg_reg_4
    );
\cpllreset_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[0]\,
      O => \cpllreset_cnt[0]_i_1_n_0\
    );
\cpllreset_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[1]\,
      I2 => \cpllreset_cnt_reg_n_0_[0]\,
      O => cpllreset_cnt(1)
    );
\cpllreset_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[2]\,
      I2 => \cpllreset_cnt_reg_n_0_[1]\,
      I3 => \cpllreset_cnt_reg_n_0_[0]\,
      O => cpllreset_cnt(2)
    );
\cpllreset_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[3]\,
      I2 => \cpllreset_cnt_reg_n_0_[2]\,
      I3 => \cpllreset_cnt_reg_n_0_[0]\,
      I4 => \cpllreset_cnt_reg_n_0_[1]\,
      O => cpllreset_cnt(3)
    );
\cpllreset_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[4]\,
      I2 => \cpllreset_cnt_reg_n_0_[3]\,
      I3 => \cpllreset_cnt_reg_n_0_[1]\,
      I4 => \cpllreset_cnt_reg_n_0_[0]\,
      I5 => \cpllreset_cnt_reg_n_0_[2]\,
      O => cpllreset_cnt(4)
    );
\cpllreset_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[5]\,
      I2 => \cpllreset_cnt[5]_i_2_n_0\,
      O => cpllreset_cnt(5)
    );
\cpllreset_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[4]\,
      I1 => \cpllreset_cnt_reg_n_0_[2]\,
      I2 => \cpllreset_cnt_reg_n_0_[0]\,
      I3 => \cpllreset_cnt_reg_n_0_[1]\,
      I4 => \cpllreset_cnt_reg_n_0_[3]\,
      O => \cpllreset_cnt[5]_i_2_n_0\
    );
\cpllreset_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[6]\,
      I2 => \cpllreset_cnt[8]_i_2_n_0\,
      O => cpllreset_cnt(6)
    );
\cpllreset_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[7]\,
      I2 => \cpllreset_cnt_reg_n_0_[6]\,
      I3 => \cpllreset_cnt[8]_i_2_n_0\,
      O => cpllreset_cnt(7)
    );
\cpllreset_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[8]\,
      I2 => \cpllreset_cnt_reg_n_0_[7]\,
      I3 => \cpllreset_cnt[8]_i_2_n_0\,
      I4 => \cpllreset_cnt_reg_n_0_[6]\,
      O => cpllreset_cnt(8)
    );
\cpllreset_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[5]\,
      I1 => \cpllreset_cnt_reg_n_0_[3]\,
      I2 => \cpllreset_cnt_reg_n_0_[1]\,
      I3 => \cpllreset_cnt_reg_n_0_[0]\,
      I4 => \cpllreset_cnt_reg_n_0_[2]\,
      I5 => \cpllreset_cnt_reg_n_0_[4]\,
      O => \cpllreset_cnt[8]_i_2_n_0\
    );
\cpllreset_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => \cpllreset_cnt[0]_i_1_n_0\,
      Q => \cpllreset_cnt_reg_n_0_[0]\
    );
\cpllreset_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(1),
      Q => \cpllreset_cnt_reg_n_0_[1]\
    );
\cpllreset_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(2),
      Q => \cpllreset_cnt_reg_n_0_[2]\
    );
\cpllreset_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(3),
      Q => \cpllreset_cnt_reg_n_0_[3]\
    );
\cpllreset_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(4),
      Q => \cpllreset_cnt_reg_n_0_[4]\
    );
\cpllreset_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(5),
      Q => \cpllreset_cnt_reg_n_0_[5]\
    );
\cpllreset_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(6),
      Q => \cpllreset_cnt_reg_n_0_[6]\
    );
\cpllreset_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(7),
      Q => \cpllreset_cnt_reg_n_0_[7]\
    );
\cpllreset_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(8),
      Q => \cpllreset_cnt_reg_n_0_[8]\
    );
cpllreset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => qpllreset,
      I1 => cpllreset,
      O => cpllreset_i_1_n_0
    );
cpllreset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => cpllreset_i_1_n_0,
      PRE => \fsm[2]_i_2_n_0\,
      Q => qpllreset
    );
\fsm[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^phy_rrst_n\,
      O => \fsm[2]_i_2_n_0\
    );
\fsm_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => fsm(0),
      PRE => \fsm[2]_i_2_n_0\,
      Q => \^fsm_reg[2]_0\(0)
    );
\fsm_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => fsm(1),
      Q => \^fsm_reg[2]_0\(1)
    );
\fsm_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => fsm(2),
      Q => \^fsm_reg[2]_0\(2)
    );
\gtreset_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0007"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => gtreset,
      Q => \gtreset_r_reg[2]_srl3_n_0\
    );
\gtreset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \gtreset_r_reg[2]_srl3_n_0\,
      Q => gtrxreset_in(0),
      R => '0'
    );
gtreset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => gtreset_0,
      D => '0',
      PRE => \fsm[2]_i_2_n_0\,
      Q => gtreset
    );
idle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[7]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I2 => \^clk_userclk_mask\,
      O => idle_i_1_n_0
    );
idle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => idle_i_1_n_0,
      Q => \^clk_userclk_mask\
    );
\prst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => '1',
      Q => prst_n_r(0)
    );
\prst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(0),
      Q => prst_n_r(1)
    );
\prst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(1),
      Q => prst_n_r(2)
    );
\prst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(2),
      Q => prst_n_r(3)
    );
\prst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(3),
      Q => prst_n_r(4)
    );
\prst_n_r_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(4),
      Q => prst_n_r(5)
    );
\prst_n_r_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(5),
      Q => prst_n_r(6)
    );
prst_n_r_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(6),
      Q => \^phy_prst_n\
    );
\qpllpd_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0007"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => qpllreset,
      Q => \qpllpd_r_reg[2]_srl3_n_0\
    );
\qpllpd_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \qpllpd_r_reg[2]_srl3_n_0\,
      Q => \^phy_txoutclksel\(0),
      R => '0'
    );
\rrst_n_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sys_reset,
      O => \rrst_n_r[6]_i_1_n_0\
    );
\rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => '1',
      Q => rrst_n_r(0)
    );
\rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(0),
      Q => rrst_n_r(1)
    );
\rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(1),
      Q => rrst_n_r(2)
    );
\rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(2),
      Q => rrst_n_r(3)
    );
\rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(3),
      Q => rrst_n_r(4)
    );
\rrst_n_r_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(4),
      Q => rrst_n_r(5)
    );
\rrst_n_r_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(5),
      Q => rrst_n_r(6)
    );
rrst_n_r_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(6),
      Q => \^phy_rrst_n\
    );
sync_cplllock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3\
     port map (
      D(0) => sync_cplllock_n_1,
      \FSM_onehot_fsm_reg[2]\(0) => qpll1lock_r,
      \FSM_onehot_fsm_reg[2]_0\(0) => txprogdivresetdone_r,
      \FSM_onehot_fsm_reg[2]_1\(0) => prst_n_rdy,
      Q(1) => txprogdivreset_1,
      Q(0) => cpllreset,
      gt_cplllock(2 downto 0) => gt_cplllock(2 downto 0),
      \out\(0) => cplllock_r,
      pcsrsvdin_in(0) => pcsrsvdin_in(1),
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_gtpowergood: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_16\
     port map (
      D(1) => sync_gtpowergood_n_0,
      D(0) => sync_gtpowergood_n_1,
      \FSM_onehot_fsm_reg[0]\(1) => \cpllreset_cnt_reg_n_0_[5]\,
      \FSM_onehot_fsm_reg[0]\(0) => \cpllreset_cnt_reg_n_0_[4]\,
      \FSM_onehot_fsm_reg[0]_0\ => \FSM_onehot_fsm[1]_i_4_n_0\,
      \FSM_onehot_fsm_reg[1]\(0) => qpll1lock_r,
      Q(1) => cpllreset,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      fsm25_out => fsm25_out,
      gt_gtpowergood(3 downto 0) => gt_gtpowergood(3 downto 0),
      \out\(0) => cplllock_r,
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_phystatus: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_17\
     port map (
      D(1 downto 0) => fsm(2 downto 1),
      \FSM_onehot_fsm_reg[7]\(0) => sync_phystatus_n_3,
      \FSM_onehot_fsm_reg[7]_0\(1) => \FSM_onehot_fsm_reg_n_0_[7]\,
      \FSM_onehot_fsm_reg[7]_0\(0) => \FSM_onehot_fsm_reg_n_0_[6]\,
      Q(2 downto 0) => \^fsm_reg[2]_0\(2 downto 0),
      fsm22_out => fsm22_out,
      \fsm_reg[1]\ => sync_txprogdivresetdone_n_2,
      \fsm_reg[2]\(0) => prst_n_rdy,
      gt_phystatus(3 downto 0) => gt_phystatus(3 downto 0),
      in8 => in8,
      \out\(0) => txprogdivresetdone_r,
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_prst_n: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_18\
     port map (
      in0 => \^phy_prst_n\,
      \out\(0) => prst_n_rdy,
      \sync_reg[3]\ => \sync_reg[0]\
    );
sync_qpll0lock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_19\
     port map (
      \sync_reg[3]\ => \sync_reg[0]\
    );
sync_qpll1lock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4_20\
     port map (
      \out\(0) => qpll1lock_r,
      pcsrsvdin_in(0) => pcsrsvdin_in(0),
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_rxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_21\
     port map (
      gt_rxresetdone(3 downto 0) => gt_rxresetdone(3 downto 0),
      \resetdone_a0__2\ => \resetdone_a0__2\,
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_txprogdivresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_22\
     port map (
      D(0) => fsm(0),
      \FSM_onehot_fsm_reg[3]\(0) => prst_n_rdy,
      Q(1) => gtreset_0,
      Q(0) => txprogdivreset_1,
      fsm25_out => fsm25_out,
      \fsm_reg[0]\(2 downto 0) => \^fsm_reg[2]_0\(2 downto 0),
      \fsm_reg[0]_0\ => sync_txsync_done_n_0,
      \fsm_reg[0]_1\(0) => cplllock_r,
      \fsm_reg[0]_2\(0) => qpll1lock_r,
      \out\(0) => txprogdivresetdone_r,
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]\ => \sync_reg[0]\,
      \sync_reg[3]\ => sync_txprogdivresetdone_n_2,
      \sync_reg[3]_0\(0) => sync_txprogdivresetdone_n_3,
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0)
    );
sync_txresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_23\
     port map (
      D(0) => sync_txresetdone_n_0,
      Q(1) => txsync_start,
      Q(0) => gtreset_0,
      fsm22_out => fsm22_out,
      gt_txresetdone(3 downto 0) => gt_txresetdone(3 downto 0),
      \resetdone_a0__2\ => \resetdone_a0__2\,
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_txsync_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized3_24\
     port map (
      D(1) => sync_txsync_done_n_2,
      D(0) => sync_txsync_done_n_3,
      \FSM_onehot_fsm_reg[5]\(1) => \txsync_start_cnt_reg_n_0_[1]\,
      \FSM_onehot_fsm_reg[5]\(0) => \txsync_start_cnt_reg_n_0_[0]\,
      \FSM_onehot_fsm_reg[6]\(2) => \FSM_onehot_fsm_reg_n_0_[6]\,
      \FSM_onehot_fsm_reg[6]\(1) => \FSM_onehot_fsm_reg_n_0_[5]\,
      \FSM_onehot_fsm_reg[6]\(0) => txsync_start,
      Q(1 downto 0) => \^fsm_reg[2]_0\(1 downto 0),
      fsm22_out => fsm22_out,
      \fsm_reg[1]\ => sync_txsync_done_n_0,
      in8 => in8,
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]\ => \sync_reg[0]\
    );
txprogdivreset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprogdivreset,
      I1 => txprogdivreset_1,
      O => txprogdivreset_i_1_n_0
    );
\txprogdivreset_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0007"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => txprogdivreset,
      Q => \txprogdivreset_r_reg[2]_srl3_n_0\
    );
\txprogdivreset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \txprogdivreset_r_reg[2]_srl3_n_0\,
      Q => rxprogdivreset_in(0),
      R => '0'
    );
txprogdivreset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => txprogdivreset_i_1_n_0,
      PRE => \fsm[2]_i_2_n_0\,
      Q => txprogdivreset
    );
\txsync_start_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txsync_start,
      I1 => \txsync_start_cnt_reg_n_0_[0]\,
      O => \txsync_start_cnt[0]_i_1_n_0\
    );
\txsync_start_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => txsync_start,
      I1 => \txsync_start_cnt_reg_n_0_[1]\,
      I2 => \txsync_start_cnt_reg_n_0_[0]\,
      O => txsync_start_cnt(1)
    );
\txsync_start_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => \txsync_start_cnt[0]_i_1_n_0\,
      Q => \txsync_start_cnt_reg_n_0_[0]\
    );
\txsync_start_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => txsync_start_cnt(1),
      Q => \txsync_start_cnt_reg_n_0_[1]\
    );
txsync_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => txsync_start,
      I1 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I2 => \^pciersttxsyncstart_in\(0),
      O => txsync_start_i_1_n_0
    );
txsync_start_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => txsync_start_i_1_n_0,
      Q => \^pciersttxsyncstart_in\(0)
    );
\userrdy_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => userrdy,
      Q => \userrdy_r_reg[2]_srl3_n_0\
    );
\userrdy_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \userrdy_r_reg[2]_srl3_n_0\,
      Q => rxuserrdy_in(0),
      R => '0'
    );
userrdy_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => gtreset_0,
      CLR => \fsm[2]_i_2_n_0\,
      D => '1',
      Q => userrdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq is
  port (
    done_reg_0 : out STD_LOGIC;
    adapt_done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adapt_done_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq is
  signal \FSM_onehot_fsm[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal adapt_done_0 : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel_1 : STD_LOGIC;
  signal sync_ctrl_n_0 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_5 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \txcoeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_adapt_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__0\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[0]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[1]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1\ : label is "soft_lutpair3";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt_reg_n_0_[0]\,
      I1 => \txcoeff_cnt_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__0_n_0\
    );
\FSM_onehot_fsm[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__0_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__0_n_0\
    );
\FSM_onehot_fsm[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4_n_0\
    );
\FSM_onehot_fsm[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5_n_0\
    );
\FSM_onehot_fsm[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6_n_0\
    );
\FSM_onehot_fsm[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_5,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => adapt_done_reg_0
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => adapt_done_reg_0
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => adapt_done_reg_0
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__0_n_0\,
      Q => \^q\(0),
      R => adapt_done_reg_0
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \^q\(1),
      R => adapt_done_reg_0
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_0,
      Q => adapt_2nd_reg_n_0,
      S => adapt_done_reg_0
    );
\adapt_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done_0,
      Q => adapt_done,
      R => adapt_done_reg_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_0,
      R => adapt_done_reg_0
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel_1,
      Q => lffs_sel,
      R => adapt_done_reg_0
    );
\phy_rxeq_fsm[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_189
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_2,
      D(2) => sync_ctrl_n_3,
      D(1) => sync_ctrl_n_4,
      D(0) => sync_ctrl_n_5,
      \FSM_onehot_fsm_reg[2]\(1) => \txcoeff_cnt_reg_n_0_[1]\,
      \FSM_onehot_fsm_reg[2]\(0) => \txcoeff_cnt_reg_n_0_[0]\,
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done_0 => adapt_done_0,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel_1 => lffs_sel_1,
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]\(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_0,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_190\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_3\(5 downto 0)
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_191\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(2 downto 0) => \sync_reg[0]_0\(2 downto 0)
    );
sync_txcoeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_192\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_2\(5 downto 0)
    );
sync_txpreset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_193\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(3 downto 0) => \sync_reg[0]_1\(3 downto 0)
    );
\txcoeff_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txcoeff_cnt_reg_n_0_[1]\,
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt_reg_n_0_[0]\,
      R => adapt_done_reg_0
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt_reg_n_0_[1]\,
      R => adapt_done_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_10 is
  port (
    done_reg_0 : out STD_LOGIC;
    adapt_done_reg_0 : out STD_LOGIC;
    lffs_sel_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lffs_sel_reg_1 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_10 : entity is "Pcie_nvme1_phy_rxeq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_10 is
  signal \FSM_onehot_fsm[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_0 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_5 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \txcoeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_adapt_cnt_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__1\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[3]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[4]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__0\ : label is "soft_lutpair16";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt_reg_n_0_[0]\,
      I1 => \txcoeff_cnt_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__1_n_0\
    );
\FSM_onehot_fsm[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__1_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__0_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__0_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__0_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__0_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__1_n_0\
    );
\FSM_onehot_fsm[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__0_n_0\
    );
\FSM_onehot_fsm[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__0_n_0\
    );
\FSM_onehot_fsm[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__0_n_0\
    );
\FSM_onehot_fsm[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__0_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_5,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__1_n_0\,
      Q => \^q\(0),
      R => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \^q\(1),
      R => lffs_sel_reg_1
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_0,
      Q => adapt_2nd_reg_n_0,
      S => lffs_sel_reg_1
    );
\adapt_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__0_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__0_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__0_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__0_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__0_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__0_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__0_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__0_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__0_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__0_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__0_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__0_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__0_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__0_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__0_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__0_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__0_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__0_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__0_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__0_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__0_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__0_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__0_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__0_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__0_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__0_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__0_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__0_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__0_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__0_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__0_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__0_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__0_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__0_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__0_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__0_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__0_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__0_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__0_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__0_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__0_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__0_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__0_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => adapt_done_reg_0,
      R => lffs_sel_reg_1
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_0,
      R => lffs_sel_reg_1
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => lffs_sel_reg_0,
      R => lffs_sel_reg_1
    );
\phy_rxeq_fsm[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_148
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_2,
      D(2) => sync_ctrl_n_3,
      D(1) => sync_ctrl_n_4,
      D(0) => sync_ctrl_n_5,
      \FSM_onehot_fsm_reg[2]\(1) => \txcoeff_cnt_reg_n_0_[1]\,
      \FSM_onehot_fsm_reg[2]\(0) => \txcoeff_cnt_reg_n_0_[0]\,
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]\(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_0,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_149\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_3\(5 downto 0)
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_150\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(2 downto 0) => \sync_reg[0]_0\(2 downto 0)
    );
sync_txcoeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_151\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_2\(5 downto 0)
    );
sync_txpreset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_152\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(3 downto 0) => \sync_reg[0]_1\(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txcoeff_cnt_reg_n_0_[1]\,
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt_reg_n_0_[0]\,
      R => lffs_sel_reg_1
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt_reg_n_0_[1]\,
      R => lffs_sel_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_12 is
  port (
    done_reg_0 : out STD_LOGIC;
    adapt_done_reg_0 : out STD_LOGIC;
    lffs_sel_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adapt_done_reg_1 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_12 : entity is "Pcie_nvme1_phy_rxeq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_12 is
  signal \FSM_onehot_fsm[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_0 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_5 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \txcoeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_adapt_cnt_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__2\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[6]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[7]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__1\ : label is "soft_lutpair29";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt_reg_n_0_[0]\,
      I1 => \txcoeff_cnt_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__2_n_0\
    );
\FSM_onehot_fsm[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__2_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__1_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__1_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__1_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__1_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__2_n_0\
    );
\FSM_onehot_fsm[4]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__1_n_0\
    );
\FSM_onehot_fsm[4]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__1_n_0\
    );
\FSM_onehot_fsm[4]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__1_n_0\
    );
\FSM_onehot_fsm[4]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__1_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_5,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => adapt_done_reg_1
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => adapt_done_reg_1
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => adapt_done_reg_1
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__2_n_0\,
      Q => \^q\(0),
      R => adapt_done_reg_1
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \^q\(1),
      R => adapt_done_reg_1
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_0,
      Q => adapt_2nd_reg_n_0,
      S => adapt_done_reg_1
    );
\adapt_cnt[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__1_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__1_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__1_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__1_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__1_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__1_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__1_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__1_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__1_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__1_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__1_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__1_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__1_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__1_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__1_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__1_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__1_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__1_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__1_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__1_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__1_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__1_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__1_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__1_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__1_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__1_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__1_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__1_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__1_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__1_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__1_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__1_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__1_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__1_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__1_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__1_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__1_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__1_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__1_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__1_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__1_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__1_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__1_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => adapt_done_reg_0,
      R => adapt_done_reg_1
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_0,
      R => adapt_done_reg_1
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => lffs_sel_reg_0,
      R => adapt_done_reg_1
    );
\phy_rxeq_fsm[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_107
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_2,
      D(2) => sync_ctrl_n_3,
      D(1) => sync_ctrl_n_4,
      D(0) => sync_ctrl_n_5,
      \FSM_onehot_fsm_reg[2]\(1) => \txcoeff_cnt_reg_n_0_[1]\,
      \FSM_onehot_fsm_reg[2]\(0) => \txcoeff_cnt_reg_n_0_[0]\,
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]\(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_0,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_108\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_3\(5 downto 0)
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2_109\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(2 downto 0) => \sync_reg[0]_0\(2 downto 0)
    );
sync_txcoeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_110\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_2\(5 downto 0)
    );
sync_txpreset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_111\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(3 downto 0) => \sync_reg[0]_1\(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txcoeff_cnt_reg_n_0_[1]\,
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt_reg_n_0_[0]\,
      R => adapt_done_reg_1
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt_reg_n_0_[1]\,
      R => adapt_done_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_14 is
  port (
    done_reg_0 : out STD_LOGIC;
    adapt_done_reg_0 : out STD_LOGIC;
    lffs_sel_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lffs_sel_reg_1 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_14 : entity is "Pcie_nvme1_phy_rxeq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_14 is
  signal \FSM_onehot_fsm[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__2_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_0 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_5 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \txcoeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_adapt_cnt_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__3\ : label is "soft_lutpair42";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[10]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[9]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__2\ : label is "soft_lutpair42";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt_reg_n_0_[0]\,
      I1 => \txcoeff_cnt_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__3_n_0\
    );
\FSM_onehot_fsm[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_4__2_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_5__2_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_6__2_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_7__2_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_8_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_4__2_n_0\
    );
\FSM_onehot_fsm[4]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_5__2_n_0\
    );
\FSM_onehot_fsm[4]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_6__2_n_0\
    );
\FSM_onehot_fsm[4]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_7__2_n_0\
    );
\FSM_onehot_fsm[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_8_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_5,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__3_n_0\,
      Q => \^q\(0),
      R => lffs_sel_reg_1
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \^q\(1),
      R => lffs_sel_reg_1
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_0,
      Q => adapt_2nd_reg_n_0,
      S => lffs_sel_reg_1
    );
\adapt_cnt[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__2_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__2_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__2_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__2_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__2_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__2_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__2_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__2_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__2_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__2_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__2_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__2_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__2_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__2_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__2_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__2_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__2_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__2_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__2_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__2_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__2_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__2_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__2_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__2_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__2_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__2_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__2_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__2_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__2_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__2_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__2_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__2_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__2_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__2_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__2_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__2_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__2_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__2_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__2_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__2_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__2_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__2_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__2_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => adapt_done_reg_0,
      R => lffs_sel_reg_1
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_0,
      R => lffs_sel_reg_1
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => lffs_sel_reg_0,
      R => lffs_sel_reg_1
    );
\phy_rxeq_fsm[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
\phy_rxeq_fsm[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_67
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_2,
      D(2) => sync_ctrl_n_3,
      D(1) => sync_ctrl_n_4,
      D(0) => sync_ctrl_n_5,
      \FSM_onehot_fsm_reg[2]\(1) => \txcoeff_cnt_reg_n_0_[1]\,
      \FSM_onehot_fsm_reg[2]\(0) => \txcoeff_cnt_reg_n_0_[0]\,
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]\(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_0,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_68\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_3\(5 downto 0)
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized2\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(2 downto 0) => \sync_reg[0]_0\(2 downto 0)
    );
sync_txcoeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_69\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_2\(5 downto 0)
    );
sync_txpreset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_70\
     port map (
      CLK_PCLK => CLK_PCLK,
      \sync_reg[0]\(3 downto 0) => \sync_reg[0]_1\(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txcoeff_cnt_reg_n_0_[1]\,
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt_reg_n_0_[0]\,
      R => lffs_sel_reg_1
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt_reg_n_0_[1]\,
      R => lffs_sel_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXEQ_DONE : out STD_LOGIC;
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq is
  signal \FSM_sequential_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__2_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal done : STD_LOGIC;
  signal done_1 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal in7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_0 : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2\ : label is "soft_lutpair7";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \coeff[16]_i_2__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \done_i_1__6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[0]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[1]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[2]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair8";
begin
\FSM_sequential_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => done_reg_0
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => done_reg_0
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => done_reg_0
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => TXEQ_DONE,
      R => done_reg_0
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(12),
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => in7(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__2_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in7(1),
      I1 => \coeff[17]_i_2__2_n_0\,
      I2 => in7(0),
      I3 => \coeff[18]_i_3__2_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(10),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(11),
      I4 => \coeff[10]_i_2__2_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(3),
      I1 => preset(10),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__2_n_0\
    );
\coeff[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(11),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(12),
      I4 => \coeff[11]_i_2__2_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(4),
      I1 => preset(11),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__2_n_0\
    );
\coeff[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(5),
      I1 => preset(12),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__2_n_0\
    );
\coeff[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2_n_0\
    );
\coeff[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(7),
      I1 => preset(16),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__2_n_0\
    );
\coeff[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(8),
      I1 => preset(15),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__2_n_0\
    );
\coeff[16]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(9),
      I1 => preset(16),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__2_n_0\
    );
\coeff[17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__2_n_0\
    );
\coeff[17]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(10),
      I1 => preset(17),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__2_n_0\
    );
\coeff[18]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__2_n_0\
    );
\coeff[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(1),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(2),
      I4 => \coeff[1]_i_2__2_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => preset(1),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__2_n_0\
    );
\coeff[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(2),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(3),
      I4 => \coeff[2]_i_2__2_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => preset(2),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__2_n_0\
    );
\coeff[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(3),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(4),
      I4 => \coeff[3]_i_2__2_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => preset(3),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__2_n_0\
    );
\coeff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(4),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(5),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(6),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(7),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(8),
      I4 => \coeff[7]_i_2__2_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(0),
      I1 => preset(7),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__2_n_0\
    );
\coeff[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(8),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(9),
      I4 => \coeff[8]_i_2__2_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(1),
      I1 => preset(8),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__2_n_0\
    );
\coeff[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => in7(9),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => in7(10),
      I4 => \coeff[9]_i_2__2_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => in7(2),
      I1 => preset(9),
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__2_n_0\
    );
\coeff_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => done_reg_0
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => done_reg_0
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => in7(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => in7(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => in7(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => in7(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => in7(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => in7(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => in7(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => in7(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => in7(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => in7(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => in7(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => in7(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => in7(3),
      R => '0'
    );
\done_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done_1
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_1,
      Q => done,
      R => done_reg_0
    );
\phy_txeq_fsm[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
preset_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset_0
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset_0,
      Q => preset_done,
      R => done_reg_0
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[10]_i_1_n_0\,
      Q => preset(10),
      S => done_reg_0
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[11]_i_1_n_0\,
      Q => preset(11),
      S => done_reg_0
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[12]_i_1_n_0\,
      Q => preset(12),
      R => done_reg_0
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[15]_i_1_n_0\,
      Q => preset(15),
      S => done_reg_0
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[16]_i_1_n_0\,
      Q => preset(16),
      R => done_reg_0
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[17]_i_1_n_0\,
      Q => preset(17),
      S => done_reg_0
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[1]_i_1_n_0\,
      Q => preset(1),
      R => done_reg_0
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[2]_i_1_n_0\,
      Q => preset(2),
      R => done_reg_0
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[3]_i_1_n_0\,
      Q => preset(3),
      R => done_reg_0
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[7]_i_1_n_0\,
      Q => preset(7),
      R => done_reg_0
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[8]_i_1_n_0\,
      Q => preset(8),
      S => done_reg_0
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset_0,
      D => \preset[9]_i_1_n_0\,
      Q => preset(9),
      S => done_reg_0
    );
sync_coeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_174\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => in7(12 downto 11),
      Q(0) => in7(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__2_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__2_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__2_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__2_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__2_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__2_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__2_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]\(5 downto 0)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_175
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      preset_done => preset_done
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_176\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_11 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXEQ_DONE_reg_0 : out STD_LOGIC;
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    TXEQ_DONE_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_11 : entity is "Pcie_nvme1_phy_txeq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_11 is
  signal \FSM_sequential_fsm[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__1_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \in7__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_2_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_coeff_n_0 : STD_LOGIC;
  signal sync_coeff_n_1 : STD_LOGIC;
  signal sync_coeff_n_2 : STD_LOGIC;
  signal sync_coeff_n_3 : STD_LOGIC;
  signal sync_coeff_n_4 : STD_LOGIC;
  signal sync_coeff_n_5 : STD_LOGIC;
  signal sync_coeff_n_6 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__2\ : label is "soft_lutpair20";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \coeff[16]_i_2__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \done_i_1__5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[3]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[4]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[5]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \preset[17]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair21";
begin
\FSM_sequential_fsm[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__2_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => TXEQ_DONE_reg_1
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => TXEQ_DONE_reg_1
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => TXEQ_DONE_reg_1
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => TXEQ_DONE_reg_0,
      R => TXEQ_DONE_reg_1
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(12),
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \in7__0\(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__1_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in7__0\(1),
      I1 => \coeff[17]_i_2__1_n_0\,
      I2 => \in7__0\(0),
      I3 => \coeff[18]_i_3__1_n_0\,
      O => \coeff[0]_i_1__1_n_0\
    );
\coeff[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(10),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(11),
      I4 => \coeff[10]_i_2__1_n_0\,
      O => \coeff[10]_i_1__1_n_0\
    );
\coeff[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__1_n_0\
    );
\coeff[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(11),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(12),
      I4 => \coeff[11]_i_2__1_n_0\,
      O => \coeff[11]_i_1__1_n_0\
    );
\coeff[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__1_n_0\
    );
\coeff[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__1_n_0\
    );
\coeff[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__0_n_0\
    );
\coeff[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__1_n_0\
    );
\coeff[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__1_n_0\
    );
\coeff[16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__1_n_0\
    );
\coeff[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__1_n_0\
    );
\coeff[17]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__1_n_0\
    );
\coeff[18]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__1_n_0\
    );
\coeff[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(1),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(2),
      I4 => \coeff[1]_i_2__1_n_0\,
      O => \coeff[1]_i_1__1_n_0\
    );
\coeff[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__1_n_0\
    );
\coeff[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(2),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(3),
      I4 => \coeff[2]_i_2__1_n_0\,
      O => \coeff[2]_i_1__1_n_0\
    );
\coeff[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__1_n_0\
    );
\coeff[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(3),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(4),
      I4 => \coeff[3]_i_2__1_n_0\,
      O => \coeff[3]_i_1__1_n_0\
    );
\coeff[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__1_n_0\
    );
\coeff[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(4),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__0_n_0\,
      O => \coeff[4]_i_1__0_n_0\
    );
\coeff[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(5),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__0_n_0\,
      O => \coeff[5]_i_1__0_n_0\
    );
\coeff[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(6),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__0_n_0\,
      O => \coeff[6]_i_1__0_n_0\
    );
\coeff[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(7),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(8),
      I4 => \coeff[7]_i_2__1_n_0\,
      O => \coeff[7]_i_1__1_n_0\
    );
\coeff[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__1_n_0\
    );
\coeff[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(8),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(9),
      I4 => \coeff[8]_i_2__1_n_0\,
      O => \coeff[8]_i_1__1_n_0\
    );
\coeff[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__1_n_0\
    );
\coeff[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => \in7__0\(9),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => \in7__0\(10),
      I4 => \coeff[9]_i_2__1_n_0\,
      O => \coeff[9]_i_1__1_n_0\
    );
\coeff[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__0\(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__1_n_0\
    );
\coeff_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => TXEQ_DONE_reg_1
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => TXEQ_DONE_reg_1
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[0]_i_1__1_n_0\,
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[10]_i_1__1_n_0\,
      Q => \in7__0\(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[11]_i_1__1_n_0\,
      Q => \in7__0\(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_6,
      Q => \in7__0\(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_5,
      Q => \in7__0\(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_4,
      Q => \in7__0\(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_3,
      Q => \in7__0\(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_2,
      Q => \in7__0\(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_1,
      Q => \in7__0\(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_0,
      Q => \in7__0\(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[1]_i_1__1_n_0\,
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[2]_i_1__1_n_0\,
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[3]_i_1__1_n_0\,
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[4]_i_1__0_n_0\,
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[5]_i_1__0_n_0\,
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[6]_i_1__0_n_0\,
      Q => \in7__0\(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[7]_i_1__1_n_0\,
      Q => \in7__0\(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[8]_i_1__1_n_0\,
      Q => \in7__0\(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[9]_i_1__1_n_0\,
      Q => \in7__0\(3),
      R => '0'
    );
\done_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => TXEQ_DONE_reg_1
    );
\phy_txeq_fsm[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
\preset[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_2_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => preset_done,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_2_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => TXEQ_DONE_reg_1
    );
sync_coeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_133\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6) => sync_coeff_n_0,
      D(5) => sync_coeff_n_1,
      D(4) => sync_coeff_n_2,
      D(3) => sync_coeff_n_3,
      D(2) => sync_coeff_n_4,
      D(1) => sync_coeff_n_5,
      D(0) => sync_coeff_n_6,
      Q(2 downto 1) => \in7__0\(12 downto 11),
      Q(0) => \in7__0\(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__1_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__0_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__1_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__1_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__1_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__1_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__1_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__1_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]\(5 downto 0)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_134
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__2_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      preset_done => preset_done
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_135\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_13 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXEQ_DONE_reg_0 : out STD_LOGIC;
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    done_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_13 : entity is "Pcie_nvme1_phy_txeq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_13 is
  signal \FSM_sequential_fsm[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__0_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \in7__1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_2_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_coeff_n_0 : STD_LOGIC;
  signal sync_coeff_n_1 : STD_LOGIC;
  signal sync_coeff_n_2 : STD_LOGIC;
  signal sync_coeff_n_3 : STD_LOGIC;
  signal sync_coeff_n_4 : STD_LOGIC;
  signal sync_coeff_n_5 : STD_LOGIC;
  signal sync_coeff_n_6 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__1\ : label is "soft_lutpair33";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \coeff[16]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \done_i_1__4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[6]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[7]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[8]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \preset[17]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair34";
begin
\FSM_sequential_fsm[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__1_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => done_reg_0
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => done_reg_0
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => done_reg_0
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => TXEQ_DONE_reg_0,
      R => done_reg_0
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(12),
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \in7__1\(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__0_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in7__1\(1),
      I1 => \coeff[17]_i_2__0_n_0\,
      I2 => \in7__1\(0),
      I3 => \coeff[18]_i_3__0_n_0\,
      O => \coeff[0]_i_1__0_n_0\
    );
\coeff[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(10),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(11),
      I4 => \coeff[10]_i_2__0_n_0\,
      O => \coeff[10]_i_1__0_n_0\
    );
\coeff[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__0_n_0\
    );
\coeff[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(11),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(12),
      I4 => \coeff[11]_i_2__0_n_0\,
      O => \coeff[11]_i_1__0_n_0\
    );
\coeff[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__0_n_0\
    );
\coeff[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__0_n_0\
    );
\coeff[13]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__1_n_0\
    );
\coeff[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__0_n_0\
    );
\coeff[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__0_n_0\
    );
\coeff[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__0_n_0\
    );
\coeff[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__0_n_0\
    );
\coeff[17]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__0_n_0\
    );
\coeff[18]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__0_n_0\
    );
\coeff[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(1),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(2),
      I4 => \coeff[1]_i_2__0_n_0\,
      O => \coeff[1]_i_1__0_n_0\
    );
\coeff[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__0_n_0\
    );
\coeff[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(2),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(3),
      I4 => \coeff[2]_i_2__0_n_0\,
      O => \coeff[2]_i_1__0_n_0\
    );
\coeff[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__0_n_0\
    );
\coeff[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(3),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(4),
      I4 => \coeff[3]_i_2__0_n_0\,
      O => \coeff[3]_i_1__0_n_0\
    );
\coeff[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__0_n_0\
    );
\coeff[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(4),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__1_n_0\,
      O => \coeff[4]_i_1__1_n_0\
    );
\coeff[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(5),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__1_n_0\,
      O => \coeff[5]_i_1__1_n_0\
    );
\coeff[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(6),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__1_n_0\,
      O => \coeff[6]_i_1__1_n_0\
    );
\coeff[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(7),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(8),
      I4 => \coeff[7]_i_2__0_n_0\,
      O => \coeff[7]_i_1__0_n_0\
    );
\coeff[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__0_n_0\
    );
\coeff[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(8),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(9),
      I4 => \coeff[8]_i_2__0_n_0\,
      O => \coeff[8]_i_1__0_n_0\
    );
\coeff[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__0_n_0\
    );
\coeff[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => \in7__1\(9),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => \in7__1\(10),
      I4 => \coeff[9]_i_2__0_n_0\,
      O => \coeff[9]_i_1__0_n_0\
    );
\coeff[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__1\(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__0_n_0\
    );
\coeff_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => done_reg_0
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => done_reg_0
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[0]_i_1__0_n_0\,
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[10]_i_1__0_n_0\,
      Q => \in7__1\(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[11]_i_1__0_n_0\,
      Q => \in7__1\(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_6,
      Q => \in7__1\(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_5,
      Q => \in7__1\(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_4,
      Q => \in7__1\(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_3,
      Q => \in7__1\(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_2,
      Q => \in7__1\(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_1,
      Q => \in7__1\(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_0,
      Q => \in7__1\(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[1]_i_1__0_n_0\,
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[2]_i_1__0_n_0\,
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[3]_i_1__0_n_0\,
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[4]_i_1__1_n_0\,
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[5]_i_1__1_n_0\,
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[6]_i_1__1_n_0\,
      Q => \in7__1\(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[7]_i_1__0_n_0\,
      Q => \in7__1\(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[8]_i_1__0_n_0\,
      Q => \in7__1\(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[9]_i_1__0_n_0\,
      Q => \in7__1\(3),
      R => '0'
    );
\done_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => done_reg_0
    );
\phy_txeq_fsm[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
\preset[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_2_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => preset_done,
      R => done_reg_0
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => done_reg_0
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => done_reg_0
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => done_reg_0
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => done_reg_0
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => done_reg_0
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_2_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => done_reg_0
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => done_reg_0
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => done_reg_0
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => done_reg_0
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => done_reg_0
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => done_reg_0
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => done_reg_0
    );
sync_coeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1_92\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6) => sync_coeff_n_0,
      D(5) => sync_coeff_n_1,
      D(4) => sync_coeff_n_2,
      D(3) => sync_coeff_n_3,
      D(2) => sync_coeff_n_4,
      D(1) => sync_coeff_n_5,
      D(0) => sync_coeff_n_6,
      Q(2 downto 1) => \in7__1\(12 downto 11),
      Q(0) => \in7__1\(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__0_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__1_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__0_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__0_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__0_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__0_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__0_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__0_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]\(5 downto 0)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync_93
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__1_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      preset_done => preset_done
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0_94\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_15 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXEQ_DONE_reg_0 : out STD_LOGIC;
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    TXEQ_DONE_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_15 : entity is "Pcie_nvme1_phy_txeq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_15 is
  signal \FSM_sequential_fsm[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[0]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \coeff[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \coeff[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \in7__2\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_2_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_done : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_coeff_n_0 : STD_LOGIC;
  signal sync_coeff_n_1 : STD_LOGIC;
  signal sync_coeff_n_2 : STD_LOGIC;
  signal sync_coeff_n_3 : STD_LOGIC;
  signal sync_coeff_n_4 : STD_LOGIC;
  signal sync_coeff_n_5 : STD_LOGIC;
  signal sync_coeff_n_6 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__0\ : label is "soft_lutpair46";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \coeff[16]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \coeff[17]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \coeff[18]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \done_i_1__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[10]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[11]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[9]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \preset[17]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair47";
begin
\FSM_sequential_fsm[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__0_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => TXEQ_DONE_reg_1
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => TXEQ_DONE_reg_1
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => TXEQ_DONE_reg_1
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => TXEQ_DONE_reg_0,
      R => TXEQ_DONE_reg_1
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(12),
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => \TXEQ_NEW_COEFF_reg[16]_0\(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \in7__2\(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in7__2\(1),
      I1 => \coeff[17]_i_2_n_0\,
      I2 => \in7__2\(0),
      I3 => \coeff[18]_i_3_n_0\,
      O => \coeff[0]_i_1_n_0\
    );
\coeff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(10),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(11),
      I4 => \coeff[10]_i_2_n_0\,
      O => \coeff[10]_i_1_n_0\
    );
\coeff[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2_n_0\
    );
\coeff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(11),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(12),
      I4 => \coeff[11]_i_2_n_0\,
      O => \coeff[11]_i_1_n_0\
    );
\coeff[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2_n_0\
    );
\coeff[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2_n_0\
    );
\coeff[13]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__2_n_0\
    );
\coeff[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2_n_0\
    );
\coeff[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2_n_0\
    );
\coeff[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2_n_0\
    );
\coeff[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2_n_0\
    );
\coeff[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3_n_0\
    );
\coeff[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3_n_0\
    );
\coeff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(1),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(2),
      I4 => \coeff[1]_i_2_n_0\,
      O => \coeff[1]_i_1_n_0\
    );
\coeff[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2_n_0\
    );
\coeff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(2),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(3),
      I4 => \coeff[2]_i_2_n_0\,
      O => \coeff[2]_i_1_n_0\
    );
\coeff[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2_n_0\
    );
\coeff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(3),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(4),
      I4 => \coeff[3]_i_2_n_0\,
      O => \coeff[3]_i_1_n_0\
    );
\coeff[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2_n_0\
    );
\coeff[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(4),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__2_n_0\,
      O => \coeff[4]_i_1__2_n_0\
    );
\coeff[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(5),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__2_n_0\,
      O => \coeff[5]_i_1__2_n_0\
    );
\coeff[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(6),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__2_n_0\,
      O => \coeff[6]_i_1__2_n_0\
    );
\coeff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(7),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(8),
      I4 => \coeff[7]_i_2_n_0\,
      O => \coeff[7]_i_1_n_0\
    );
\coeff[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2_n_0\
    );
\coeff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(8),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(9),
      I4 => \coeff[8]_i_2_n_0\,
      O => \coeff[8]_i_1_n_0\
    );
\coeff[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2_n_0\
    );
\coeff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => \in7__2\(9),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => \in7__2\(10),
      I4 => \coeff[9]_i_2_n_0\,
      O => \coeff[9]_i_1_n_0\
    );
\coeff[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \in7__2\(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2_n_0\
    );
\coeff_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => TXEQ_DONE_reg_1
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => TXEQ_DONE_reg_1
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[0]_i_1_n_0\,
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[10]_i_1_n_0\,
      Q => \in7__2\(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[11]_i_1_n_0\,
      Q => \in7__2\(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_6,
      Q => \in7__2\(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_5,
      Q => \in7__2\(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_4,
      Q => \in7__2\(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_3,
      Q => \in7__2\(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_2,
      Q => \in7__2\(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_1,
      Q => \in7__2\(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => sync_coeff_n_0,
      Q => \in7__2\(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[1]_i_1_n_0\,
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[2]_i_1_n_0\,
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[3]_i_1_n_0\,
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[4]_i_1__2_n_0\,
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[5]_i_1__2_n_0\,
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[6]_i_1__2_n_0\,
      Q => \in7__2\(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[7]_i_1_n_0\,
      Q => \in7__2\(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[8]_i_1_n_0\,
      Q => \in7__2\(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => \coeff[9]_i_1_n_0\,
      Q => \in7__2\(3),
      R => '0'
    );
\done_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => TXEQ_DONE_reg_1
    );
\phy_txeq_fsm[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\phy_txeq_fsm[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
\preset[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_2_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => preset_done,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_2_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => TXEQ_DONE_reg_1
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => TXEQ_DONE_reg_1
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => TXEQ_DONE_reg_1
    );
sync_coeff: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized1\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6) => sync_coeff_n_0,
      D(5) => sync_coeff_n_1,
      D(4) => sync_coeff_n_2,
      D(3) => sync_coeff_n_3,
      D(2) => sync_coeff_n_4,
      D(1) => sync_coeff_n_5,
      D(0) => sync_coeff_n_6,
      Q(2 downto 1) => \in7__2\(12 downto 11),
      Q(0) => \in7__2\(6),
      \coeff_reg[12]\ => \coeff[12]_i_2_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__2_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]\(5 downto 0)
    );
sync_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__0_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      preset_done => preset_done
    );
sync_preset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized0\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rxcdrhold is
  port (
    rxcdrhold_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_req_reg_0 : in STD_LOGIC;
    CLK_USERCLK : in STD_LOGIC;
    rxelecidle_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rxcdrhold;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rxcdrhold is
  signal pipe_rx0_elec_idle_reg0 : STD_LOGIC;
  signal pipe_rx0_elec_idle_reg1 : STD_LOGIC;
  signal \^rxcdrhold_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxcdrhold_req : STD_LOGIC;
  signal sync_rxcdrhold_req_n_0 : STD_LOGIC;
begin
  rxcdrhold_in(0) <= \^rxcdrhold_in\(0);
phy_rxcdrhold_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_rxcdrhold_req_n_0,
      Q => \^rxcdrhold_in\(0),
      R => '0'
    );
pipe_rx0_elec_idle_reg0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => rxelecidle_out(0),
      Q => pipe_rx0_elec_idle_reg0,
      R => '0'
    );
pipe_rx0_elec_idle_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx0_elec_idle_reg0,
      Q => pipe_rx0_elec_idle_reg1,
      R => '0'
    );
rxcdrhold_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_USERCLK,
      CE => '1',
      D => rxcdrhold_req_reg_0,
      Q => rxcdrhold_req,
      R => '0'
    );
sync_rxcdrhold_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_sync__parameterized4\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => rxcdrhold_req,
      pipe_rx0_elec_idle_reg1 => pipe_rx0_elec_idle_reg1,
      pipe_rx0_elec_idle_reg1_reg => sync_rxcdrhold_req_n_0,
      rxcdrhold_in(0) => \^rxcdrhold_in\(0),
      rxelecidle_out(0) => rxelecidle_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 79 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "2000.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 17;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 2;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "8'b00000001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "8.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 107;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "400.000000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 2;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "400.000000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "400.000000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 4;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "400.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "8.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 107;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "400.000000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "400.000000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is "400.000000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtwiz_reset_rx_done_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_reset_tx_done_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_rx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll0reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^gtwiz_reset_rx_done_in\(0) <= gtwiz_reset_rx_done_in(0);
  \^gtwiz_reset_tx_done_in\(0) <= gtwiz_reset_tx_done_in(0);
  \^gtwiz_userclk_rx_active_in\(0) <= gtwiz_userclk_rx_active_in(0);
  \^gtwiz_userclk_tx_active_in\(0) <= gtwiz_userclk_tx_active_in(0);
  \^qpll0reset_in\(0) <= qpll0reset_in(0);
  \^qpll1reset_in\(0) <= qpll1reset_in(0);
  dmonitoroutclk_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \^qpll0reset_in\(0);
  gtwiz_reset_qpll1reset_out(0) <= \^qpll1reset_in\(0);
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_reset_rx_done_out(0) <= \^gtwiz_reset_rx_done_in\(0);
  gtwiz_reset_tx_done_out(0) <= \^gtwiz_reset_tx_done_in\(0);
  gtwiz_userclk_rx_active_out(0) <= \^gtwiz_userclk_rx_active_in\(0);
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \^gtwiz_userclk_tx_active_in\(0);
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtwiz_userdata_rx_out(63) <= \<const0>\;
  gtwiz_userdata_rx_out(62) <= \<const0>\;
  gtwiz_userdata_rx_out(61) <= \<const0>\;
  gtwiz_userdata_rx_out(60) <= \<const0>\;
  gtwiz_userdata_rx_out(59) <= \<const0>\;
  gtwiz_userdata_rx_out(58) <= \<const0>\;
  gtwiz_userdata_rx_out(57) <= \<const0>\;
  gtwiz_userdata_rx_out(56) <= \<const0>\;
  gtwiz_userdata_rx_out(55) <= \<const0>\;
  gtwiz_userdata_rx_out(54) <= \<const0>\;
  gtwiz_userdata_rx_out(53) <= \<const0>\;
  gtwiz_userdata_rx_out(52) <= \<const0>\;
  gtwiz_userdata_rx_out(51) <= \<const0>\;
  gtwiz_userdata_rx_out(50) <= \<const0>\;
  gtwiz_userdata_rx_out(49) <= \<const0>\;
  gtwiz_userdata_rx_out(48) <= \<const0>\;
  gtwiz_userdata_rx_out(47) <= \<const0>\;
  gtwiz_userdata_rx_out(46) <= \<const0>\;
  gtwiz_userdata_rx_out(45) <= \<const0>\;
  gtwiz_userdata_rx_out(44) <= \<const0>\;
  gtwiz_userdata_rx_out(43) <= \<const0>\;
  gtwiz_userdata_rx_out(42) <= \<const0>\;
  gtwiz_userdata_rx_out(41) <= \<const0>\;
  gtwiz_userdata_rx_out(40) <= \<const0>\;
  gtwiz_userdata_rx_out(39) <= \<const0>\;
  gtwiz_userdata_rx_out(38) <= \<const0>\;
  gtwiz_userdata_rx_out(37) <= \<const0>\;
  gtwiz_userdata_rx_out(36) <= \<const0>\;
  gtwiz_userdata_rx_out(35) <= \<const0>\;
  gtwiz_userdata_rx_out(34) <= \<const0>\;
  gtwiz_userdata_rx_out(33) <= \<const0>\;
  gtwiz_userdata_rx_out(32) <= \<const0>\;
  gtwiz_userdata_rx_out(31) <= \<const0>\;
  gtwiz_userdata_rx_out(30) <= \<const0>\;
  gtwiz_userdata_rx_out(29) <= \<const0>\;
  gtwiz_userdata_rx_out(28) <= \<const0>\;
  gtwiz_userdata_rx_out(27) <= \<const0>\;
  gtwiz_userdata_rx_out(26) <= \<const0>\;
  gtwiz_userdata_rx_out(25) <= \<const0>\;
  gtwiz_userdata_rx_out(24) <= \<const0>\;
  gtwiz_userdata_rx_out(23) <= \<const0>\;
  gtwiz_userdata_rx_out(22) <= \<const0>\;
  gtwiz_userdata_rx_out(21) <= \<const0>\;
  gtwiz_userdata_rx_out(20) <= \<const0>\;
  gtwiz_userdata_rx_out(19) <= \<const0>\;
  gtwiz_userdata_rx_out(18) <= \<const0>\;
  gtwiz_userdata_rx_out(17) <= \<const0>\;
  gtwiz_userdata_rx_out(16) <= \<const0>\;
  gtwiz_userdata_rx_out(15) <= \<const0>\;
  gtwiz_userdata_rx_out(14) <= \<const0>\;
  gtwiz_userdata_rx_out(13) <= \<const0>\;
  gtwiz_userdata_rx_out(12) <= \<const0>\;
  gtwiz_userdata_rx_out(11) <= \<const0>\;
  gtwiz_userdata_rx_out(10) <= \<const0>\;
  gtwiz_userdata_rx_out(9) <= \<const0>\;
  gtwiz_userdata_rx_out(8) <= \<const0>\;
  gtwiz_userdata_rx_out(7) <= \<const0>\;
  gtwiz_userdata_rx_out(6) <= \<const0>\;
  gtwiz_userdata_rx_out(5) <= \<const0>\;
  gtwiz_userdata_rx_out(4) <= \<const0>\;
  gtwiz_userdata_rx_out(3) <= \<const0>\;
  gtwiz_userdata_rx_out(2) <= \<const0>\;
  gtwiz_userdata_rx_out(1) <= \<const0>\;
  gtwiz_userdata_rx_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe3_top.Pcie_nvme1_gt_gtwizard_gthe3_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_gthe3
     port map (
      bufgtce_out(11 downto 0) => bufgtce_out(11 downto 0),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(11 downto 0),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(35 downto 0),
      bufgtreset_out(11 downto 0) => bufgtreset_out(11 downto 0),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(11 downto 0),
      cfgreset_in(3 downto 0) => cfgreset_in(3 downto 0),
      clkrsvd0_in(3 downto 0) => clkrsvd0_in(3 downto 0),
      clkrsvd1_in(3 downto 0) => clkrsvd1_in(3 downto 0),
      cpllfbclklost_out(3 downto 0) => cpllfbclklost_out(3 downto 0),
      cplllock_out(3 downto 0) => cplllock_out(3 downto 0),
      cplllockdetclk_in(3 downto 0) => cplllockdetclk_in(3 downto 0),
      cplllocken_in(3 downto 0) => cplllocken_in(3 downto 0),
      cpllpd_in(3 downto 0) => cpllpd_in(3 downto 0),
      cpllrefclklost_out(3 downto 0) => cpllrefclklost_out(3 downto 0),
      cpllrefclksel_in(11 downto 0) => cpllrefclksel_in(11 downto 0),
      cpllreset_in(3 downto 0) => cpllreset_in(3 downto 0),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(3 downto 0),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(3 downto 0),
      dmonitorout_out(67 downto 0) => dmonitorout_out(67 downto 0),
      drpaddr_common_in(8 downto 0) => drpaddr_common_in(8 downto 0),
      drpaddr_in(35 downto 0) => drpaddr_in(35 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpclk_in(3 downto 0) => drpclk_in(3 downto 0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_common_in(0) => drpwe_common_in(0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      evoddphicaldone_in(3 downto 0) => evoddphicaldone_in(3 downto 0),
      evoddphicalstart_in(3 downto 0) => evoddphicalstart_in(3 downto 0),
      evoddphidrden_in(3 downto 0) => evoddphidrden_in(3 downto 0),
      evoddphidwren_in(3 downto 0) => evoddphidwren_in(3 downto 0),
      evoddphixrden_in(3 downto 0) => evoddphixrden_in(3 downto 0),
      evoddphixwren_in(3 downto 0) => evoddphixwren_in(3 downto 0),
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(3 downto 0),
      eyescanmode_in(3 downto 0) => eyescanmode_in(3 downto 0),
      eyescanreset_in(3 downto 0) => eyescanreset_in(3 downto 0),
      eyescantrigger_in(3 downto 0) => eyescantrigger_in(3 downto 0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtgrefclk_in(3 downto 0) => gtgrefclk_in(3 downto 0),
      gthrxn_in(3 downto 0) => gthrxn_in(3 downto 0),
      gthrxp_in(3 downto 0) => gthrxp_in(3 downto 0),
      gthtxn_out(3 downto 0) => gthtxn_out(3 downto 0),
      gthtxp_out(3 downto 0) => gthtxp_out(3 downto 0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk0_in(3 downto 0) => gtnorthrefclk0_in(3 downto 0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtnorthrefclk1_in(3 downto 0) => gtnorthrefclk1_in(3 downto 0),
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(3 downto 0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtrefclk1_in(3 downto 0) => gtrefclk1_in(3 downto 0),
      gtrefclkmonitor_out(3 downto 0) => gtrefclkmonitor_out(3 downto 0),
      gtresetsel_in(3 downto 0) => gtresetsel_in(3 downto 0),
      gtrsvd_in(63 downto 0) => gtrsvd_in(63 downto 0),
      gtrxreset_in(3 downto 0) => gtrxreset_in(3 downto 0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk0_in(3 downto 0) => gtsouthrefclk0_in(3 downto 0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      gtsouthrefclk1_in(3 downto 0) => gtsouthrefclk1_in(3 downto 0),
      gttxreset_in(3 downto 0) => gttxreset_in(3 downto 0),
      loopback_in(11 downto 0) => loopback_in(11 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(3 downto 0) => lpbkrxtxseren_in(3 downto 0),
      lpbktxrxseren_in(3 downto 0) => lpbktxrxseren_in(3 downto 0),
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(3 downto 0),
      pcierategen3_out(3 downto 0) => pcierategen3_out(3 downto 0),
      pcierateidle_out(3 downto 0) => pcierateidle_out(3 downto 0),
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(7 downto 0),
      pcierstidle_in(3 downto 0) => pcierstidle_in(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(3 downto 0),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(3 downto 0),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(3 downto 0),
      pcsrsvdin2_in(19 downto 0) => pcsrsvdin2_in(19 downto 0),
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(63 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(3 downto 0) => phystatus_out(3 downto 0),
      pinrsrvdas_out(31 downto 0) => pinrsrvdas_out(31 downto 0),
      pmarsvdin_in(19 downto 0) => pmarsvdin_in(19 downto 0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll0reset_in(0) => \^qpll0reset_in\(0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => \^qpll1reset_in\(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      resetexception_out(3 downto 0) => resetexception_out(3 downto 0),
      resetovrd_in(3 downto 0) => resetovrd_in(3 downto 0),
      rstclkentx_in(3 downto 0) => rstclkentx_in(3 downto 0),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxbufreset_in(3 downto 0) => rxbufreset_in(3 downto 0),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(3 downto 0),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => rxcdrfreqreset_in(3 downto 0),
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(3 downto 0),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(3 downto 0),
      rxcdrovrden_in(3 downto 0) => rxcdrovrden_in(3 downto 0),
      rxcdrphdone_out(3 downto 0) => rxcdrphdone_out(3 downto 0),
      rxcdrreset_in(3 downto 0) => rxcdrreset_in(3 downto 0),
      rxcdrresetrsv_in(3 downto 0) => rxcdrresetrsv_in(3 downto 0),
      rxchanbondseq_out(3 downto 0) => rxchanbondseq_out(3 downto 0),
      rxchanisaligned_out(3 downto 0) => rxchanisaligned_out(3 downto 0),
      rxchanrealign_out(3 downto 0) => rxchanrealign_out(3 downto 0),
      rxchbonden_in(3 downto 0) => rxchbonden_in(3 downto 0),
      rxchbondi_in(19 downto 0) => rxchbondi_in(19 downto 0),
      rxchbondlevel_in(11 downto 0) => rxchbondlevel_in(11 downto 0),
      rxchbondmaster_in(3 downto 0) => rxchbondmaster_in(3 downto 0),
      rxchbondo_out(19 downto 0) => rxchbondo_out(19 downto 0),
      rxchbondslave_in(3 downto 0) => rxchbondslave_in(3 downto 0),
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(7 downto 0),
      rxcominitdet_out(3 downto 0) => rxcominitdet_out(3 downto 0),
      rxcommadet_out(3 downto 0) => rxcommadet_out(3 downto 0),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(3 downto 0),
      rxcomsasdet_out(3 downto 0) => rxcomsasdet_out(3 downto 0),
      rxcomwakedet_out(3 downto 0) => rxcomwakedet_out(3 downto 0),
      rxctrl0_out(63 downto 0) => rxctrl0_out(63 downto 0),
      rxctrl1_out(63 downto 0) => rxctrl1_out(63 downto 0),
      rxctrl2_out(31 downto 0) => rxctrl2_out(31 downto 0),
      rxctrl3_out(31 downto 0) => rxctrl3_out(31 downto 0),
      rxdata_out(511 downto 0) => rxdata_out(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => rxdataextendrsvd_out(31 downto 0),
      rxdatavalid_out(7 downto 0) => rxdatavalid_out(7 downto 0),
      rxdfeagcctrl_in(7 downto 0) => rxdfeagcctrl_in(7 downto 0),
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(3 downto 0),
      rxdfeagcovrden_in(3 downto 0) => rxdfeagcovrden_in(3 downto 0),
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(3 downto 0),
      rxdfelfovrden_in(3 downto 0) => rxdfelfovrden_in(3 downto 0),
      rxdfelpmreset_in(3 downto 0) => rxdfelpmreset_in(3 downto 0),
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(3 downto 0),
      rxdfetap10ovrden_in(3 downto 0) => rxdfetap10ovrden_in(3 downto 0),
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(3 downto 0),
      rxdfetap11ovrden_in(3 downto 0) => rxdfetap11ovrden_in(3 downto 0),
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(3 downto 0),
      rxdfetap12ovrden_in(3 downto 0) => rxdfetap12ovrden_in(3 downto 0),
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(3 downto 0),
      rxdfetap13ovrden_in(3 downto 0) => rxdfetap13ovrden_in(3 downto 0),
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(3 downto 0),
      rxdfetap14ovrden_in(3 downto 0) => rxdfetap14ovrden_in(3 downto 0),
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(3 downto 0),
      rxdfetap15ovrden_in(3 downto 0) => rxdfetap15ovrden_in(3 downto 0),
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(3 downto 0),
      rxdfetap2ovrden_in(3 downto 0) => rxdfetap2ovrden_in(3 downto 0),
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(3 downto 0),
      rxdfetap3ovrden_in(3 downto 0) => rxdfetap3ovrden_in(3 downto 0),
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(3 downto 0),
      rxdfetap4ovrden_in(3 downto 0) => rxdfetap4ovrden_in(3 downto 0),
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(3 downto 0),
      rxdfetap5ovrden_in(3 downto 0) => rxdfetap5ovrden_in(3 downto 0),
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(3 downto 0),
      rxdfetap6ovrden_in(3 downto 0) => rxdfetap6ovrden_in(3 downto 0),
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(3 downto 0),
      rxdfetap7ovrden_in(3 downto 0) => rxdfetap7ovrden_in(3 downto 0),
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(3 downto 0),
      rxdfetap8ovrden_in(3 downto 0) => rxdfetap8ovrden_in(3 downto 0),
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(3 downto 0),
      rxdfetap9ovrden_in(3 downto 0) => rxdfetap9ovrden_in(3 downto 0),
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(3 downto 0),
      rxdfeutovrden_in(3 downto 0) => rxdfeutovrden_in(3 downto 0),
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(3 downto 0),
      rxdfevpovrden_in(3 downto 0) => rxdfevpovrden_in(3 downto 0),
      rxdfevsen_in(3 downto 0) => rxdfevsen_in(3 downto 0),
      rxdfexyden_in(3 downto 0) => rxdfexyden_in(3 downto 0),
      rxdlybypass_in(3 downto 0) => rxdlybypass_in(3 downto 0),
      rxdlyen_in(3 downto 0) => rxdlyen_in(3 downto 0),
      rxdlyovrden_in(3 downto 0) => rxdlyovrden_in(3 downto 0),
      rxdlysreset_in(3 downto 0) => rxdlysreset_in(3 downto 0),
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(3 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxelecidlemode_in(7 downto 0) => rxelecidlemode_in(7 downto 0),
      rxgearboxslip_in(3 downto 0) => rxgearboxslip_in(3 downto 0),
      rxheader_out(23 downto 0) => rxheader_out(23 downto 0),
      rxheadervalid_out(7 downto 0) => rxheadervalid_out(7 downto 0),
      rxlatclk_in(3 downto 0) => rxlatclk_in(3 downto 0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(3 downto 0),
      rxlpmgcovrden_in(3 downto 0) => rxlpmgcovrden_in(3 downto 0),
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(3 downto 0),
      rxlpmhfovrden_in(3 downto 0) => rxlpmhfovrden_in(3 downto 0),
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(3 downto 0),
      rxlpmlfklovrden_in(3 downto 0) => rxlpmlfklovrden_in(3 downto 0),
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(3 downto 0),
      rxlpmosovrden_in(3 downto 0) => rxlpmosovrden_in(3 downto 0),
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(3 downto 0),
      rxmonitorout_out(27 downto 0) => rxmonitorout_out(27 downto 0),
      rxmonitorsel_in(7 downto 0) => rxmonitorsel_in(7 downto 0),
      rxoobreset_in(3 downto 0) => rxoobreset_in(3 downto 0),
      rxoscalreset_in(3 downto 0) => rxoscalreset_in(3 downto 0),
      rxoshold_in(3 downto 0) => rxoshold_in(3 downto 0),
      rxosintcfg_in(15 downto 0) => rxosintcfg_in(15 downto 0),
      rxosintdone_out(3 downto 0) => rxosintdone_out(3 downto 0),
      rxosinten_in(3 downto 0) => rxosinten_in(3 downto 0),
      rxosinthold_in(3 downto 0) => rxosinthold_in(3 downto 0),
      rxosintovrden_in(3 downto 0) => rxosintovrden_in(3 downto 0),
      rxosintstarted_out(3 downto 0) => rxosintstarted_out(3 downto 0),
      rxosintstrobe_in(3 downto 0) => rxosintstrobe_in(3 downto 0),
      rxosintstrobedone_out(3 downto 0) => rxosintstrobedone_out(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => rxosintstrobestarted_out(3 downto 0),
      rxosinttestovrden_in(3 downto 0) => rxosinttestovrden_in(3 downto 0),
      rxosovrden_in(3 downto 0) => rxosovrden_in(3 downto 0),
      rxoutclk_out(3 downto 0) => rxoutclk_out(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => rxoutclkfabric_out(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => rxoutclkpcs_out(3 downto 0),
      rxoutclksel_in(11 downto 0) => rxoutclksel_in(11 downto 0),
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(3 downto 0),
      rxpcsreset_in(3 downto 0) => rxpcsreset_in(3 downto 0),
      rxpd_in(7 downto 0) => rxpd_in(7 downto 0),
      rxphalign_in(3 downto 0) => rxphalign_in(3 downto 0),
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(3 downto 0),
      rxphalignen_in(3 downto 0) => rxphalignen_in(3 downto 0),
      rxphalignerr_out(3 downto 0) => rxphalignerr_out(3 downto 0),
      rxphdlypd_in(3 downto 0) => rxphdlypd_in(3 downto 0),
      rxphdlyreset_in(3 downto 0) => rxphdlyreset_in(3 downto 0),
      rxphovrden_in(3 downto 0) => rxphovrden_in(3 downto 0),
      rxpllclksel_in(7 downto 0) => rxpllclksel_in(7 downto 0),
      rxpmareset_in(3 downto 0) => rxpmareset_in(3 downto 0),
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(3 downto 0),
      rxprbserr_out(3 downto 0) => rxprbserr_out(3 downto 0),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(3 downto 0),
      rxprbssel_in(15 downto 0) => rxprbssel_in(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(3 downto 0),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(3 downto 0),
      rxqpien_in(3 downto 0) => rxqpien_in(3 downto 0),
      rxqpisenn_out(3 downto 0) => rxqpisenn_out(3 downto 0),
      rxqpisenp_out(3 downto 0) => rxqpisenp_out(3 downto 0),
      rxrate_in(11 downto 0) => rxrate_in(11 downto 0),
      rxratedone_out(3 downto 0) => rxratedone_out(3 downto 0),
      rxratemode_in(3 downto 0) => rxratemode_in(3 downto 0),
      rxrecclk0_sel_out(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      rxrecclk1_sel_out(1 downto 0) => rxrecclk1_sel_out(1 downto 0),
      rxrecclkout_out(3 downto 0) => rxrecclkout_out(3 downto 0),
      rxresetdone_out(3 downto 0) => rxresetdone_out(3 downto 0),
      rxslide_in(3 downto 0) => rxslide_in(3 downto 0),
      rxsliderdy_out(3 downto 0) => rxsliderdy_out(3 downto 0),
      rxslipdone_out(3 downto 0) => rxslipdone_out(3 downto 0),
      rxslipoutclk_in(3 downto 0) => rxslipoutclk_in(3 downto 0),
      rxslipoutclkrdy_out(3 downto 0) => rxslipoutclkrdy_out(3 downto 0),
      rxslippma_in(3 downto 0) => rxslippma_in(3 downto 0),
      rxslippmardy_out(3 downto 0) => rxslippmardy_out(3 downto 0),
      rxstartofseq_out(7 downto 0) => rxstartofseq_out(7 downto 0),
      rxstatus_out(11 downto 0) => rxstatus_out(11 downto 0),
      rxsyncallin_in(3 downto 0) => rxsyncallin_in(3 downto 0),
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(3 downto 0),
      rxsyncin_in(3 downto 0) => rxsyncin_in(3 downto 0),
      rxsyncmode_in(3 downto 0) => rxsyncmode_in(3 downto 0),
      rxsyncout_out(3 downto 0) => rxsyncout_out(3 downto 0),
      rxsysclksel_in(7 downto 0) => rxsysclksel_in(7 downto 0),
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(3 downto 0),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(3 downto 0),
      rxusrclk_in(3 downto 0) => rxusrclk_in(3 downto 0),
      rxvalid_out(3 downto 0) => rxvalid_out(3 downto 0),
      sigvalidclk_in(3 downto 0) => sigvalidclk_in(3 downto 0),
      tx8b10bbypass_in(31 downto 0) => tx8b10bbypass_in(31 downto 0),
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(3 downto 0),
      txbufdiffctrl_in(11 downto 0) => txbufdiffctrl_in(11 downto 0),
      txbufstatus_out(7 downto 0) => txbufstatus_out(7 downto 0),
      txcomfinish_out(3 downto 0) => txcomfinish_out(3 downto 0),
      txcominit_in(3 downto 0) => txcominit_in(3 downto 0),
      txcomsas_in(3 downto 0) => txcomsas_in(3 downto 0),
      txcomwake_in(3 downto 0) => txcomwake_in(3 downto 0),
      txctrl0_in(63 downto 0) => txctrl0_in(63 downto 0),
      txctrl1_in(63 downto 0) => txctrl1_in(63 downto 0),
      txctrl2_in(31 downto 0) => txctrl2_in(31 downto 0),
      txdata_in(511 downto 0) => txdata_in(511 downto 0),
      txdataextendrsvd_in(31 downto 0) => txdataextendrsvd_in(31 downto 0),
      txdeemph_in(3 downto 0) => txdeemph_in(3 downto 0),
      txdetectrx_in(3 downto 0) => txdetectrx_in(3 downto 0),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(15 downto 0),
      txdiffpd_in(3 downto 0) => txdiffpd_in(3 downto 0),
      txdlybypass_in(3 downto 0) => txdlybypass_in(3 downto 0),
      txdlyen_in(3 downto 0) => txdlyen_in(3 downto 0),
      txdlyhold_in(3 downto 0) => txdlyhold_in(3 downto 0),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(3 downto 0),
      txdlysreset_in(3 downto 0) => txdlysreset_in(3 downto 0),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(3 downto 0),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(3 downto 0),
      txelecidle_in(3 downto 0) => txelecidle_in(3 downto 0),
      txheader_in(23 downto 0) => txheader_in(23 downto 0),
      txinhibit_in(3 downto 0) => txinhibit_in(3 downto 0),
      txlatclk_in(3 downto 0) => txlatclk_in(3 downto 0),
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 0) => txmargin_in(11 downto 0),
      txoutclk_out(3 downto 0) => txoutclk_out(3 downto 0),
      txoutclkfabric_out(3 downto 0) => txoutclkfabric_out(3 downto 0),
      txoutclkpcs_out(3 downto 0) => txoutclkpcs_out(3 downto 0),
      txoutclksel_in(11 downto 0) => txoutclksel_in(11 downto 0),
      txpcsreset_in(3 downto 0) => txpcsreset_in(3 downto 0),
      txpd_in(7 downto 0) => txpd_in(7 downto 0),
      txpdelecidlemode_in(3 downto 0) => txpdelecidlemode_in(3 downto 0),
      txphalign_in(3 downto 0) => txphalign_in(3 downto 0),
      txphaligndone_out(3 downto 0) => txphaligndone_out(3 downto 0),
      txphalignen_in(3 downto 0) => txphalignen_in(3 downto 0),
      txphdlypd_in(3 downto 0) => txphdlypd_in(3 downto 0),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(3 downto 0),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(3 downto 0),
      txphinit_in(3 downto 0) => txphinit_in(3 downto 0),
      txphinitdone_out(3 downto 0) => txphinitdone_out(3 downto 0),
      txphovrden_in(3 downto 0) => txphovrden_in(3 downto 0),
      txpippmen_in(3 downto 0) => txpippmen_in(3 downto 0),
      txpippmovrden_in(3 downto 0) => txpippmovrden_in(3 downto 0),
      txpippmpd_in(3 downto 0) => txpippmpd_in(3 downto 0),
      txpippmsel_in(3 downto 0) => txpippmsel_in(3 downto 0),
      txpippmstepsize_in(19 downto 0) => txpippmstepsize_in(19 downto 0),
      txpisopd_in(3 downto 0) => txpisopd_in(3 downto 0),
      txpllclksel_in(7 downto 0) => txpllclksel_in(7 downto 0),
      txpmareset_in(3 downto 0) => txpmareset_in(3 downto 0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => txpolarity_in(3 downto 0),
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txpostcursorinv_in(3 downto 0) => txpostcursorinv_in(3 downto 0),
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(3 downto 0),
      txprbssel_in(15 downto 0) => txprbssel_in(15 downto 0),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprecursorinv_in(3 downto 0) => txprecursorinv_in(3 downto 0),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(3 downto 0),
      txqpibiasen_in(3 downto 0) => txqpibiasen_in(3 downto 0),
      txqpisenn_out(3 downto 0) => txqpisenn_out(3 downto 0),
      txqpisenp_out(3 downto 0) => txqpisenp_out(3 downto 0),
      txqpistrongpdown_in(3 downto 0) => txqpistrongpdown_in(3 downto 0),
      txqpiweakpup_in(3 downto 0) => txqpiweakpup_in(3 downto 0),
      txrate_in(11 downto 0) => txrate_in(11 downto 0),
      txratedone_out(3 downto 0) => txratedone_out(3 downto 0),
      txratemode_in(3 downto 0) => txratemode_in(3 downto 0),
      txresetdone_out(3 downto 0) => txresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txswing_in(3 downto 0) => txswing_in(3 downto 0),
      txsyncallin_in(3 downto 0) => txsyncallin_in(3 downto 0),
      txsyncdone_out(3 downto 0) => txsyncdone_out(3 downto 0),
      txsyncin_in(3 downto 0) => txsyncin_in(3 downto 0),
      txsyncmode_in(3 downto 0) => txsyncmode_in(3 downto 0),
      txsyncout_out(3 downto 0) => txsyncout_out(3 downto 0),
      txsysclksel_in(7 downto 0) => txsysclksel_in(7 downto 0),
      txuserrdy_in(3 downto 0) => txuserrdy_in(3 downto 0),
      txusrclk2_in(3 downto 0) => txusrclk2_in(3 downto 0),
      txusrclk_in(3 downto 0) => txusrclk_in(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_wrapper is
  port (
    eieos_found_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC;
    p_24_out : out STD_LOGIC;
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_ext_read_received : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_local_error : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_phy_link_down : out STD_LOGIC;
    cfg_pl_status_change : out STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    cfg_tph_stt_read_enable : out STD_LOGIC;
    cfg_tph_stt_write_enable : out STD_LOGIC;
    mcap_design_switch : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    conf_req_ready : out STD_LOGIC;
    conf_resp_valid : out STD_LOGIC;
    drp_rdy : out STD_LOGIC;
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tvalid : out STD_LOGIC;
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag_vld : out STD_LOGIC;
    pipe_rx0_polarity : out STD_LOGIC;
    pipe_rx1_polarity : out STD_LOGIC;
    pipe_rx2_polarity : out STD_LOGIC;
    pipe_rx3_polarity : out STD_LOGIC;
    pipe_tx0_compliance : out STD_LOGIC;
    pipe_tx0_data_valid : out STD_LOGIC;
    pipe_tx0_deemph : out STD_LOGIC;
    pipe_tx0_elec_idle : out STD_LOGIC;
    pipe_tx0_rcvr_det : out STD_LOGIC;
    pipe_tx0_start_block : out STD_LOGIC;
    pipe_tx0_swing : out STD_LOGIC;
    pipe_tx1_compliance : out STD_LOGIC;
    pipe_tx1_data_valid : out STD_LOGIC;
    pipe_tx1_elec_idle : out STD_LOGIC;
    pipe_tx1_start_block : out STD_LOGIC;
    pipe_tx2_compliance : out STD_LOGIC;
    pipe_tx2_data_valid : out STD_LOGIC;
    pipe_tx2_elec_idle : out STD_LOGIC;
    pipe_tx2_start_block : out STD_LOGIC;
    pipe_tx3_compliance : out STD_LOGIC;
    pipe_tx3_data_valid : out STD_LOGIC;
    pipe_tx3_elec_idle : out STD_LOGIC;
    pipe_tx3_start_block : out STD_LOGIC;
    pl_eq_in_progress : out STD_LOGIC;
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CFGPHYLINKSTATUS : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_rq_tag_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX0RATE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_eq_phase : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_19 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CFGTPHSTTWRITEDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_resp_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_23 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CFGTPHSTTWRITEBYTEVALID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_27 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    CFGLTSSMSTATE : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_32 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_33 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_34 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_35 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_36 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_37 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_38 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_39 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    check_eie_ff : out STD_LOGIC;
    check_eie_ff_0 : out STD_LOGIC;
    check_eie_ff_1 : out STD_LOGIC;
    check_eie_ff_2 : out STD_LOGIC;
    sys_reset_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg_40 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    src_arst : out STD_LOGIC;
    sys_reset_1 : out STD_LOGIC;
    eie_found_ff_reg : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_interrupt_msi_pending_status_data_enable : in STD_LOGIC;
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_link_training_enable : in STD_LOGIC;
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_mgmt_write : in STD_LOGIC;
    cfg_msg_transmit : in STD_LOGIC;
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    cfg_tph_stt_read_data_valid : in STD_LOGIC;
    conf_req_valid : in STD_LOGIC;
    CLK_CORECLK : in STD_LOGIC;
    drp_clk : in STD_LOGIC;
    drp_en : in STD_LOGIC;
    drp_we : in STD_LOGIC;
    MCAPCLK : in STD_LOGIC;
    MGMTRESETN : in STD_LOGIC;
    pcie_cq_np_req : in STD_LOGIC;
    pipe_reset_n : in STD_LOGIC;
    pipe_rx0_elec_idle : in STD_LOGIC;
    pipe_rx0_eqdone : in STD_LOGIC;
    pipe_rx0_eqlp_adaptdone : in STD_LOGIC;
    pipe_rx0_eqlp_lffs_sel : in STD_LOGIC;
    pipe_rx0_phy_status : in STD_LOGIC;
    pipe_rx0_valid : in STD_LOGIC;
    pipe_rx1_elec_idle : in STD_LOGIC;
    pipe_rx1_eqdone : in STD_LOGIC;
    pipe_rx1_eqlp_adaptdone : in STD_LOGIC;
    pipe_rx1_eqlp_lffs_sel : in STD_LOGIC;
    pipe_rx1_phy_status : in STD_LOGIC;
    pipe_rx1_valid : in STD_LOGIC;
    pipe_rx2_elec_idle : in STD_LOGIC;
    pipe_rx2_eqdone : in STD_LOGIC;
    pipe_rx2_eqlp_adaptdone : in STD_LOGIC;
    pipe_rx2_eqlp_lffs_sel : in STD_LOGIC;
    pipe_rx2_phy_status : in STD_LOGIC;
    pipe_rx2_valid : in STD_LOGIC;
    pipe_rx3_elec_idle : in STD_LOGIC;
    pipe_rx3_eqdone : in STD_LOGIC;
    pipe_rx3_eqlp_adaptdone : in STD_LOGIC;
    pipe_rx3_eqlp_lffs_sel : in STD_LOGIC;
    pipe_rx3_phy_status : in STD_LOGIC;
    pipe_rx3_valid : in STD_LOGIC;
    pipe_tx0_eqdone : in STD_LOGIC;
    pipe_tx1_eqdone : in STD_LOGIC;
    pipe_tx2_eqdone : in STD_LOGIC;
    pipe_tx3_eqdone : in STD_LOGIC;
    pl_eq_reset_eieos_count : in STD_LOGIC;
    pl_gen2_upstream_prefer_deemph : in STD_LOGIC;
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tvalid : in STD_LOGIC;
    CLK_USERCLK : in STD_LOGIC;
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_ext_read_received_d1_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_ext_read_received_d1_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_ext_read_received_d1_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_req_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ext_read_received_d1_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ext_read_received_d1_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ext_read_received_d1_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ext_read_received_d1_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_req_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_pending_status_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    conf_req_reg_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drp_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sys_reset : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    \reg_style_fifo.regBank_reg[0][38]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \reg_style_fifo.regBank_reg[0][38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \reg_style_fifo.regBank_reg[0][38]_1\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \reg_style_fifo.regBank_reg[0][38]_2\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    cfg_ext_read_received_d1 : in STD_LOGIC;
    cfg_ext_read_data_valid : in STD_LOGIC;
    eie_found_ff_reg_0 : in STD_LOGIC;
    eie_found_ff_reg_1 : in STD_LOGIC;
    eie_found_ff_reg_2 : in STD_LOGIC;
    eie_found_ff_reg_3 : in STD_LOGIC;
    eie_found_ff_reg_4 : in STD_LOGIC;
    eie_found_ff_reg_5 : in STD_LOGIC;
    eie_found_ff_reg_6 : in STD_LOGIC;
    eie_found_ff_reg_7 : in STD_LOGIC;
    ltssm_reg2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_ext_read_data_valid_dummy : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_wrapper is
  signal \^cfgltssmstate\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^cfgphylinkstatus\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSAL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSAU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSBL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSBU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MICOMPLETIONRAMREADENABLEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMREADENABLEU : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSAL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSAU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSBL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSBU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEENABLEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMWRITEENABLEU : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MIREPLAYRAMADDRESS : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREPLAYRAMREADDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREPLAYRAMREADENABLE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MIREPLAYRAMWRITEDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREPLAYRAMWRITEENABLE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MIREQUESTRAMREADADDRESSA : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMREADADDRESSB : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMREADDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREQUESTRAMREADENABLE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MIREQUESTRAMWRITEADDRESSA : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMWRITEADDRESSB : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMWRITEDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREQUESTRAMWRITEENABLE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PCIE_3_1_inst_n_100 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1000 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1001 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1002 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1003 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1004 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1005 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1006 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1007 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1008 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1009 : STD_LOGIC;
  signal PCIE_3_1_inst_n_101 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1010 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1011 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1012 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1013 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1014 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1015 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1016 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1017 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1018 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1019 : STD_LOGIC;
  signal PCIE_3_1_inst_n_102 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1020 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1021 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1022 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1023 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1024 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1025 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1026 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1027 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1028 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1029 : STD_LOGIC;
  signal PCIE_3_1_inst_n_103 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1030 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1031 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1032 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1033 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1034 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1035 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1036 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1037 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1038 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1039 : STD_LOGIC;
  signal PCIE_3_1_inst_n_104 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1040 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1041 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1042 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1043 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1044 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1045 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1046 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1047 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1048 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1049 : STD_LOGIC;
  signal PCIE_3_1_inst_n_105 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1050 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1051 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1052 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1053 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1054 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1055 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1056 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1057 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1058 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1059 : STD_LOGIC;
  signal PCIE_3_1_inst_n_106 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1060 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1061 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1062 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1063 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1064 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1065 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1066 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1067 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1068 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1069 : STD_LOGIC;
  signal PCIE_3_1_inst_n_107 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1070 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1071 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1072 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1073 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1074 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1075 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1076 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1077 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1078 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1079 : STD_LOGIC;
  signal PCIE_3_1_inst_n_108 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1080 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1081 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1082 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1083 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1084 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1085 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1086 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1087 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1088 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1089 : STD_LOGIC;
  signal PCIE_3_1_inst_n_109 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1090 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1091 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1092 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1093 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1094 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1095 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1096 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1097 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1098 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1099 : STD_LOGIC;
  signal PCIE_3_1_inst_n_110 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1100 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1101 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1102 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1103 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1104 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1105 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1106 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1107 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1108 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1109 : STD_LOGIC;
  signal PCIE_3_1_inst_n_111 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1110 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1111 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1112 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1113 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1114 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1115 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1116 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1117 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1118 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1119 : STD_LOGIC;
  signal PCIE_3_1_inst_n_112 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1120 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1121 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1122 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1123 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1124 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1125 : STD_LOGIC;
  signal PCIE_3_1_inst_n_113 : STD_LOGIC;
  signal PCIE_3_1_inst_n_114 : STD_LOGIC;
  signal PCIE_3_1_inst_n_115 : STD_LOGIC;
  signal PCIE_3_1_inst_n_116 : STD_LOGIC;
  signal PCIE_3_1_inst_n_117 : STD_LOGIC;
  signal PCIE_3_1_inst_n_118 : STD_LOGIC;
  signal PCIE_3_1_inst_n_119 : STD_LOGIC;
  signal PCIE_3_1_inst_n_120 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1254 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1255 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1256 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1257 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1258 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1259 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1260 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1261 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1262 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1263 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1264 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1265 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1266 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1267 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1268 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1269 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1270 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1271 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1272 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1273 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1274 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1275 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1276 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1277 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1278 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1279 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1280 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1281 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1282 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1283 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1284 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1285 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1286 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1287 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1288 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1289 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1290 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1291 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1292 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1293 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1294 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1295 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1296 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1297 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1298 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1299 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1300 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1301 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1302 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1303 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1304 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1305 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1306 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1307 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1308 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1309 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1310 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1311 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1312 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1313 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1314 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1315 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1316 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1317 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1318 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1319 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1320 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1321 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1322 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1323 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1324 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1325 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1326 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1327 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1328 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1329 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1330 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1331 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1332 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1333 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1334 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1335 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1336 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1337 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1338 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1339 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1340 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1341 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1342 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1343 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1344 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1345 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1346 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1347 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1348 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1349 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1350 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1351 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1352 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1353 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1354 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1355 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1356 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1357 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1358 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1359 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1360 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1361 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1362 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1363 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1364 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1365 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1366 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1367 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1368 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1369 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1370 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1371 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1372 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1373 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1374 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1375 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1376 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1377 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1378 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1379 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1380 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1381 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1531 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1532 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1533 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1534 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1535 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1536 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1537 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1538 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1539 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1540 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1541 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1542 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1546 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1547 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1548 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1549 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1550 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1551 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1552 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1553 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1554 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1555 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1556 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1557 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1558 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1559 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1560 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1561 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1562 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1563 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1564 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1565 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1566 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1727 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1728 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1729 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1730 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1731 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1732 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1733 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1734 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1735 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1736 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1737 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1738 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1739 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1740 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1741 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1742 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1743 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1744 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1745 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1746 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1747 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1748 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1749 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1750 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1751 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1752 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1753 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1754 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1755 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1756 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1757 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1758 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1887 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1888 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1889 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1890 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1891 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1892 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1893 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1894 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1895 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1896 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1897 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1898 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1899 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1900 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1901 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1902 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1903 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1904 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1905 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1906 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1907 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1908 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1909 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1910 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1911 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1912 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1913 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1914 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1915 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1916 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1917 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1918 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1919 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1920 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1921 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1922 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1923 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1924 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1925 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1926 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1927 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1928 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1929 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1930 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1931 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1932 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1933 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1934 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1935 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1936 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1937 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1938 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1939 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1940 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1941 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1942 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1943 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1944 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1945 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1946 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1947 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1948 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1949 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1950 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1951 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1952 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1953 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1954 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1955 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1956 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1957 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1958 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1959 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1960 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1961 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1962 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1963 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1964 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1965 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1966 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1967 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1968 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1969 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1970 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1971 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1972 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1973 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1974 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1975 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1976 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1977 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1978 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1979 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1980 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1981 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1982 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1983 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1984 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1985 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1986 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1987 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1988 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1989 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1990 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1991 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1992 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1993 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1994 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1995 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1996 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1997 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1998 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1999 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2000 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2001 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2002 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2003 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2004 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2005 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2006 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2007 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2008 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2009 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2010 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2011 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2012 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2013 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2014 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2015 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2016 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2017 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2018 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2019 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2020 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2021 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2022 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2023 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2024 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2025 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2026 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2027 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2028 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2029 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2030 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2031 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2032 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2033 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2034 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2035 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2036 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2037 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2038 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2039 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2040 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2041 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2042 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2043 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2044 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2045 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2046 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2091 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2092 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2093 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2094 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2095 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2096 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2097 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2098 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2143 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2144 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2145 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2146 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2147 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2148 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2149 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2150 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2151 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2152 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2153 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2154 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2155 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2156 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2157 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2158 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2175 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2176 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2177 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2178 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2179 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2180 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2181 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2182 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2183 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2184 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2185 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2186 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2187 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2188 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2189 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2190 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2251 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2252 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2253 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2254 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2255 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2256 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2257 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2258 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2259 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2260 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2261 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2262 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2263 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2264 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2265 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2266 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2267 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2268 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2269 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2270 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2271 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2272 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2273 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2274 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2299 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2300 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2301 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2302 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2303 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2304 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2305 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2306 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2307 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2308 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2309 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2310 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2311 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2312 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2313 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2314 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2315 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2316 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2317 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2318 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2319 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2320 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2321 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2322 : STD_LOGIC;
  signal PCIE_3_1_inst_n_24 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2622 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2623 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2624 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2625 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2626 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2627 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2628 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2629 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2630 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2631 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2632 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2633 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2634 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2635 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2636 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2637 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2638 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2639 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2640 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2641 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2642 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2643 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2644 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2645 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2646 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2647 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2648 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2649 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2654 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2655 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2656 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2657 : STD_LOGIC;
  signal PCIE_3_1_inst_n_28 : STD_LOGIC;
  signal PCIE_3_1_inst_n_29 : STD_LOGIC;
  signal PCIE_3_1_inst_n_30 : STD_LOGIC;
  signal PCIE_3_1_inst_n_31 : STD_LOGIC;
  signal PCIE_3_1_inst_n_32 : STD_LOGIC;
  signal PCIE_3_1_inst_n_33 : STD_LOGIC;
  signal PCIE_3_1_inst_n_34 : STD_LOGIC;
  signal PCIE_3_1_inst_n_35 : STD_LOGIC;
  signal PCIE_3_1_inst_n_36 : STD_LOGIC;
  signal PCIE_3_1_inst_n_37 : STD_LOGIC;
  signal PCIE_3_1_inst_n_39 : STD_LOGIC;
  signal PCIE_3_1_inst_n_40 : STD_LOGIC;
  signal PCIE_3_1_inst_n_45 : STD_LOGIC;
  signal PCIE_3_1_inst_n_46 : STD_LOGIC;
  signal PCIE_3_1_inst_n_53 : STD_LOGIC;
  signal PCIE_3_1_inst_n_530 : STD_LOGIC;
  signal PCIE_3_1_inst_n_531 : STD_LOGIC;
  signal PCIE_3_1_inst_n_532 : STD_LOGIC;
  signal PCIE_3_1_inst_n_533 : STD_LOGIC;
  signal PCIE_3_1_inst_n_534 : STD_LOGIC;
  signal PCIE_3_1_inst_n_535 : STD_LOGIC;
  signal PCIE_3_1_inst_n_536 : STD_LOGIC;
  signal PCIE_3_1_inst_n_537 : STD_LOGIC;
  signal PCIE_3_1_inst_n_538 : STD_LOGIC;
  signal PCIE_3_1_inst_n_539 : STD_LOGIC;
  signal PCIE_3_1_inst_n_54 : STD_LOGIC;
  signal PCIE_3_1_inst_n_540 : STD_LOGIC;
  signal PCIE_3_1_inst_n_541 : STD_LOGIC;
  signal PCIE_3_1_inst_n_542 : STD_LOGIC;
  signal PCIE_3_1_inst_n_543 : STD_LOGIC;
  signal PCIE_3_1_inst_n_544 : STD_LOGIC;
  signal PCIE_3_1_inst_n_545 : STD_LOGIC;
  signal PCIE_3_1_inst_n_55 : STD_LOGIC;
  signal PCIE_3_1_inst_n_56 : STD_LOGIC;
  signal PCIE_3_1_inst_n_562 : STD_LOGIC;
  signal PCIE_3_1_inst_n_563 : STD_LOGIC;
  signal PCIE_3_1_inst_n_564 : STD_LOGIC;
  signal PCIE_3_1_inst_n_565 : STD_LOGIC;
  signal PCIE_3_1_inst_n_566 : STD_LOGIC;
  signal PCIE_3_1_inst_n_567 : STD_LOGIC;
  signal PCIE_3_1_inst_n_568 : STD_LOGIC;
  signal PCIE_3_1_inst_n_569 : STD_LOGIC;
  signal PCIE_3_1_inst_n_570 : STD_LOGIC;
  signal PCIE_3_1_inst_n_571 : STD_LOGIC;
  signal PCIE_3_1_inst_n_572 : STD_LOGIC;
  signal PCIE_3_1_inst_n_573 : STD_LOGIC;
  signal PCIE_3_1_inst_n_574 : STD_LOGIC;
  signal PCIE_3_1_inst_n_575 : STD_LOGIC;
  signal PCIE_3_1_inst_n_576 : STD_LOGIC;
  signal PCIE_3_1_inst_n_577 : STD_LOGIC;
  signal PCIE_3_1_inst_n_578 : STD_LOGIC;
  signal PCIE_3_1_inst_n_579 : STD_LOGIC;
  signal PCIE_3_1_inst_n_604 : STD_LOGIC;
  signal PCIE_3_1_inst_n_605 : STD_LOGIC;
  signal PCIE_3_1_inst_n_606 : STD_LOGIC;
  signal PCIE_3_1_inst_n_607 : STD_LOGIC;
  signal PCIE_3_1_inst_n_608 : STD_LOGIC;
  signal PCIE_3_1_inst_n_609 : STD_LOGIC;
  signal PCIE_3_1_inst_n_610 : STD_LOGIC;
  signal PCIE_3_1_inst_n_611 : STD_LOGIC;
  signal PCIE_3_1_inst_n_62 : STD_LOGIC;
  signal PCIE_3_1_inst_n_626 : STD_LOGIC;
  signal PCIE_3_1_inst_n_627 : STD_LOGIC;
  signal PCIE_3_1_inst_n_628 : STD_LOGIC;
  signal PCIE_3_1_inst_n_629 : STD_LOGIC;
  signal PCIE_3_1_inst_n_636 : STD_LOGIC;
  signal PCIE_3_1_inst_n_637 : STD_LOGIC;
  signal PCIE_3_1_inst_n_638 : STD_LOGIC;
  signal PCIE_3_1_inst_n_639 : STD_LOGIC;
  signal PCIE_3_1_inst_n_646 : STD_LOGIC;
  signal PCIE_3_1_inst_n_647 : STD_LOGIC;
  signal PCIE_3_1_inst_n_648 : STD_LOGIC;
  signal PCIE_3_1_inst_n_649 : STD_LOGIC;
  signal PCIE_3_1_inst_n_652 : STD_LOGIC;
  signal PCIE_3_1_inst_n_653 : STD_LOGIC;
  signal PCIE_3_1_inst_n_654 : STD_LOGIC;
  signal PCIE_3_1_inst_n_655 : STD_LOGIC;
  signal PCIE_3_1_inst_n_656 : STD_LOGIC;
  signal PCIE_3_1_inst_n_657 : STD_LOGIC;
  signal PCIE_3_1_inst_n_658 : STD_LOGIC;
  signal PCIE_3_1_inst_n_659 : STD_LOGIC;
  signal PCIE_3_1_inst_n_660 : STD_LOGIC;
  signal PCIE_3_1_inst_n_661 : STD_LOGIC;
  signal PCIE_3_1_inst_n_662 : STD_LOGIC;
  signal PCIE_3_1_inst_n_663 : STD_LOGIC;
  signal PCIE_3_1_inst_n_664 : STD_LOGIC;
  signal PCIE_3_1_inst_n_665 : STD_LOGIC;
  signal PCIE_3_1_inst_n_666 : STD_LOGIC;
  signal PCIE_3_1_inst_n_667 : STD_LOGIC;
  signal PCIE_3_1_inst_n_668 : STD_LOGIC;
  signal PCIE_3_1_inst_n_669 : STD_LOGIC;
  signal PCIE_3_1_inst_n_67 : STD_LOGIC;
  signal PCIE_3_1_inst_n_670 : STD_LOGIC;
  signal PCIE_3_1_inst_n_671 : STD_LOGIC;
  signal PCIE_3_1_inst_n_672 : STD_LOGIC;
  signal PCIE_3_1_inst_n_673 : STD_LOGIC;
  signal PCIE_3_1_inst_n_674 : STD_LOGIC;
  signal PCIE_3_1_inst_n_675 : STD_LOGIC;
  signal PCIE_3_1_inst_n_676 : STD_LOGIC;
  signal PCIE_3_1_inst_n_677 : STD_LOGIC;
  signal PCIE_3_1_inst_n_678 : STD_LOGIC;
  signal PCIE_3_1_inst_n_679 : STD_LOGIC;
  signal PCIE_3_1_inst_n_680 : STD_LOGIC;
  signal PCIE_3_1_inst_n_681 : STD_LOGIC;
  signal PCIE_3_1_inst_n_682 : STD_LOGIC;
  signal PCIE_3_1_inst_n_683 : STD_LOGIC;
  signal PCIE_3_1_inst_n_684 : STD_LOGIC;
  signal PCIE_3_1_inst_n_685 : STD_LOGIC;
  signal PCIE_3_1_inst_n_686 : STD_LOGIC;
  signal PCIE_3_1_inst_n_687 : STD_LOGIC;
  signal PCIE_3_1_inst_n_688 : STD_LOGIC;
  signal PCIE_3_1_inst_n_689 : STD_LOGIC;
  signal PCIE_3_1_inst_n_69 : STD_LOGIC;
  signal PCIE_3_1_inst_n_690 : STD_LOGIC;
  signal PCIE_3_1_inst_n_691 : STD_LOGIC;
  signal PCIE_3_1_inst_n_70 : STD_LOGIC;
  signal PCIE_3_1_inst_n_72 : STD_LOGIC;
  signal PCIE_3_1_inst_n_742 : STD_LOGIC;
  signal PCIE_3_1_inst_n_743 : STD_LOGIC;
  signal PCIE_3_1_inst_n_744 : STD_LOGIC;
  signal PCIE_3_1_inst_n_745 : STD_LOGIC;
  signal PCIE_3_1_inst_n_746 : STD_LOGIC;
  signal PCIE_3_1_inst_n_747 : STD_LOGIC;
  signal PCIE_3_1_inst_n_748 : STD_LOGIC;
  signal PCIE_3_1_inst_n_749 : STD_LOGIC;
  signal PCIE_3_1_inst_n_75 : STD_LOGIC;
  signal PCIE_3_1_inst_n_750 : STD_LOGIC;
  signal PCIE_3_1_inst_n_751 : STD_LOGIC;
  signal PCIE_3_1_inst_n_752 : STD_LOGIC;
  signal PCIE_3_1_inst_n_753 : STD_LOGIC;
  signal PCIE_3_1_inst_n_754 : STD_LOGIC;
  signal PCIE_3_1_inst_n_755 : STD_LOGIC;
  signal PCIE_3_1_inst_n_756 : STD_LOGIC;
  signal PCIE_3_1_inst_n_757 : STD_LOGIC;
  signal PCIE_3_1_inst_n_758 : STD_LOGIC;
  signal PCIE_3_1_inst_n_759 : STD_LOGIC;
  signal PCIE_3_1_inst_n_760 : STD_LOGIC;
  signal PCIE_3_1_inst_n_761 : STD_LOGIC;
  signal PCIE_3_1_inst_n_762 : STD_LOGIC;
  signal PCIE_3_1_inst_n_763 : STD_LOGIC;
  signal PCIE_3_1_inst_n_764 : STD_LOGIC;
  signal PCIE_3_1_inst_n_765 : STD_LOGIC;
  signal PCIE_3_1_inst_n_766 : STD_LOGIC;
  signal PCIE_3_1_inst_n_767 : STD_LOGIC;
  signal PCIE_3_1_inst_n_768 : STD_LOGIC;
  signal PCIE_3_1_inst_n_769 : STD_LOGIC;
  signal PCIE_3_1_inst_n_77 : STD_LOGIC;
  signal PCIE_3_1_inst_n_770 : STD_LOGIC;
  signal PCIE_3_1_inst_n_771 : STD_LOGIC;
  signal PCIE_3_1_inst_n_772 : STD_LOGIC;
  signal PCIE_3_1_inst_n_773 : STD_LOGIC;
  signal PCIE_3_1_inst_n_774 : STD_LOGIC;
  signal PCIE_3_1_inst_n_775 : STD_LOGIC;
  signal PCIE_3_1_inst_n_776 : STD_LOGIC;
  signal PCIE_3_1_inst_n_777 : STD_LOGIC;
  signal PCIE_3_1_inst_n_778 : STD_LOGIC;
  signal PCIE_3_1_inst_n_779 : STD_LOGIC;
  signal PCIE_3_1_inst_n_78 : STD_LOGIC;
  signal PCIE_3_1_inst_n_780 : STD_LOGIC;
  signal PCIE_3_1_inst_n_781 : STD_LOGIC;
  signal PCIE_3_1_inst_n_782 : STD_LOGIC;
  signal PCIE_3_1_inst_n_783 : STD_LOGIC;
  signal PCIE_3_1_inst_n_784 : STD_LOGIC;
  signal PCIE_3_1_inst_n_785 : STD_LOGIC;
  signal PCIE_3_1_inst_n_786 : STD_LOGIC;
  signal PCIE_3_1_inst_n_787 : STD_LOGIC;
  signal PCIE_3_1_inst_n_788 : STD_LOGIC;
  signal PCIE_3_1_inst_n_789 : STD_LOGIC;
  signal PCIE_3_1_inst_n_790 : STD_LOGIC;
  signal PCIE_3_1_inst_n_791 : STD_LOGIC;
  signal PCIE_3_1_inst_n_792 : STD_LOGIC;
  signal PCIE_3_1_inst_n_793 : STD_LOGIC;
  signal PCIE_3_1_inst_n_794 : STD_LOGIC;
  signal PCIE_3_1_inst_n_795 : STD_LOGIC;
  signal PCIE_3_1_inst_n_796 : STD_LOGIC;
  signal PCIE_3_1_inst_n_797 : STD_LOGIC;
  signal PCIE_3_1_inst_n_798 : STD_LOGIC;
  signal PCIE_3_1_inst_n_799 : STD_LOGIC;
  signal PCIE_3_1_inst_n_80 : STD_LOGIC;
  signal PCIE_3_1_inst_n_800 : STD_LOGIC;
  signal PCIE_3_1_inst_n_801 : STD_LOGIC;
  signal PCIE_3_1_inst_n_802 : STD_LOGIC;
  signal PCIE_3_1_inst_n_803 : STD_LOGIC;
  signal PCIE_3_1_inst_n_804 : STD_LOGIC;
  signal PCIE_3_1_inst_n_805 : STD_LOGIC;
  signal PCIE_3_1_inst_n_806 : STD_LOGIC;
  signal PCIE_3_1_inst_n_807 : STD_LOGIC;
  signal PCIE_3_1_inst_n_808 : STD_LOGIC;
  signal PCIE_3_1_inst_n_809 : STD_LOGIC;
  signal PCIE_3_1_inst_n_810 : STD_LOGIC;
  signal PCIE_3_1_inst_n_811 : STD_LOGIC;
  signal PCIE_3_1_inst_n_812 : STD_LOGIC;
  signal PCIE_3_1_inst_n_813 : STD_LOGIC;
  signal PCIE_3_1_inst_n_814 : STD_LOGIC;
  signal PCIE_3_1_inst_n_815 : STD_LOGIC;
  signal PCIE_3_1_inst_n_816 : STD_LOGIC;
  signal PCIE_3_1_inst_n_817 : STD_LOGIC;
  signal PCIE_3_1_inst_n_818 : STD_LOGIC;
  signal PCIE_3_1_inst_n_819 : STD_LOGIC;
  signal PCIE_3_1_inst_n_820 : STD_LOGIC;
  signal PCIE_3_1_inst_n_821 : STD_LOGIC;
  signal PCIE_3_1_inst_n_822 : STD_LOGIC;
  signal PCIE_3_1_inst_n_823 : STD_LOGIC;
  signal PCIE_3_1_inst_n_824 : STD_LOGIC;
  signal PCIE_3_1_inst_n_825 : STD_LOGIC;
  signal PCIE_3_1_inst_n_826 : STD_LOGIC;
  signal PCIE_3_1_inst_n_827 : STD_LOGIC;
  signal PCIE_3_1_inst_n_828 : STD_LOGIC;
  signal PCIE_3_1_inst_n_829 : STD_LOGIC;
  signal PCIE_3_1_inst_n_83 : STD_LOGIC;
  signal PCIE_3_1_inst_n_830 : STD_LOGIC;
  signal PCIE_3_1_inst_n_831 : STD_LOGIC;
  signal PCIE_3_1_inst_n_832 : STD_LOGIC;
  signal PCIE_3_1_inst_n_833 : STD_LOGIC;
  signal PCIE_3_1_inst_n_834 : STD_LOGIC;
  signal PCIE_3_1_inst_n_835 : STD_LOGIC;
  signal PCIE_3_1_inst_n_836 : STD_LOGIC;
  signal PCIE_3_1_inst_n_837 : STD_LOGIC;
  signal PCIE_3_1_inst_n_838 : STD_LOGIC;
  signal PCIE_3_1_inst_n_839 : STD_LOGIC;
  signal PCIE_3_1_inst_n_840 : STD_LOGIC;
  signal PCIE_3_1_inst_n_841 : STD_LOGIC;
  signal PCIE_3_1_inst_n_842 : STD_LOGIC;
  signal PCIE_3_1_inst_n_843 : STD_LOGIC;
  signal PCIE_3_1_inst_n_844 : STD_LOGIC;
  signal PCIE_3_1_inst_n_845 : STD_LOGIC;
  signal PCIE_3_1_inst_n_846 : STD_LOGIC;
  signal PCIE_3_1_inst_n_847 : STD_LOGIC;
  signal PCIE_3_1_inst_n_848 : STD_LOGIC;
  signal PCIE_3_1_inst_n_849 : STD_LOGIC;
  signal PCIE_3_1_inst_n_85 : STD_LOGIC;
  signal PCIE_3_1_inst_n_850 : STD_LOGIC;
  signal PCIE_3_1_inst_n_851 : STD_LOGIC;
  signal PCIE_3_1_inst_n_852 : STD_LOGIC;
  signal PCIE_3_1_inst_n_853 : STD_LOGIC;
  signal PCIE_3_1_inst_n_854 : STD_LOGIC;
  signal PCIE_3_1_inst_n_855 : STD_LOGIC;
  signal PCIE_3_1_inst_n_856 : STD_LOGIC;
  signal PCIE_3_1_inst_n_857 : STD_LOGIC;
  signal PCIE_3_1_inst_n_858 : STD_LOGIC;
  signal PCIE_3_1_inst_n_859 : STD_LOGIC;
  signal PCIE_3_1_inst_n_86 : STD_LOGIC;
  signal PCIE_3_1_inst_n_860 : STD_LOGIC;
  signal PCIE_3_1_inst_n_861 : STD_LOGIC;
  signal PCIE_3_1_inst_n_862 : STD_LOGIC;
  signal PCIE_3_1_inst_n_863 : STD_LOGIC;
  signal PCIE_3_1_inst_n_864 : STD_LOGIC;
  signal PCIE_3_1_inst_n_865 : STD_LOGIC;
  signal PCIE_3_1_inst_n_866 : STD_LOGIC;
  signal PCIE_3_1_inst_n_867 : STD_LOGIC;
  signal PCIE_3_1_inst_n_868 : STD_LOGIC;
  signal PCIE_3_1_inst_n_869 : STD_LOGIC;
  signal PCIE_3_1_inst_n_870 : STD_LOGIC;
  signal PCIE_3_1_inst_n_871 : STD_LOGIC;
  signal PCIE_3_1_inst_n_872 : STD_LOGIC;
  signal PCIE_3_1_inst_n_873 : STD_LOGIC;
  signal PCIE_3_1_inst_n_874 : STD_LOGIC;
  signal PCIE_3_1_inst_n_875 : STD_LOGIC;
  signal PCIE_3_1_inst_n_876 : STD_LOGIC;
  signal PCIE_3_1_inst_n_877 : STD_LOGIC;
  signal PCIE_3_1_inst_n_878 : STD_LOGIC;
  signal PCIE_3_1_inst_n_879 : STD_LOGIC;
  signal PCIE_3_1_inst_n_88 : STD_LOGIC;
  signal PCIE_3_1_inst_n_880 : STD_LOGIC;
  signal PCIE_3_1_inst_n_881 : STD_LOGIC;
  signal PCIE_3_1_inst_n_882 : STD_LOGIC;
  signal PCIE_3_1_inst_n_883 : STD_LOGIC;
  signal PCIE_3_1_inst_n_884 : STD_LOGIC;
  signal PCIE_3_1_inst_n_885 : STD_LOGIC;
  signal PCIE_3_1_inst_n_886 : STD_LOGIC;
  signal PCIE_3_1_inst_n_887 : STD_LOGIC;
  signal PCIE_3_1_inst_n_888 : STD_LOGIC;
  signal PCIE_3_1_inst_n_889 : STD_LOGIC;
  signal PCIE_3_1_inst_n_89 : STD_LOGIC;
  signal PCIE_3_1_inst_n_890 : STD_LOGIC;
  signal PCIE_3_1_inst_n_891 : STD_LOGIC;
  signal PCIE_3_1_inst_n_892 : STD_LOGIC;
  signal PCIE_3_1_inst_n_893 : STD_LOGIC;
  signal PCIE_3_1_inst_n_894 : STD_LOGIC;
  signal PCIE_3_1_inst_n_895 : STD_LOGIC;
  signal PCIE_3_1_inst_n_896 : STD_LOGIC;
  signal PCIE_3_1_inst_n_897 : STD_LOGIC;
  signal PCIE_3_1_inst_n_898 : STD_LOGIC;
  signal PCIE_3_1_inst_n_899 : STD_LOGIC;
  signal PCIE_3_1_inst_n_90 : STD_LOGIC;
  signal PCIE_3_1_inst_n_900 : STD_LOGIC;
  signal PCIE_3_1_inst_n_901 : STD_LOGIC;
  signal PCIE_3_1_inst_n_902 : STD_LOGIC;
  signal PCIE_3_1_inst_n_903 : STD_LOGIC;
  signal PCIE_3_1_inst_n_904 : STD_LOGIC;
  signal PCIE_3_1_inst_n_905 : STD_LOGIC;
  signal PCIE_3_1_inst_n_906 : STD_LOGIC;
  signal PCIE_3_1_inst_n_907 : STD_LOGIC;
  signal PCIE_3_1_inst_n_908 : STD_LOGIC;
  signal PCIE_3_1_inst_n_909 : STD_LOGIC;
  signal PCIE_3_1_inst_n_91 : STD_LOGIC;
  signal PCIE_3_1_inst_n_910 : STD_LOGIC;
  signal PCIE_3_1_inst_n_911 : STD_LOGIC;
  signal PCIE_3_1_inst_n_912 : STD_LOGIC;
  signal PCIE_3_1_inst_n_913 : STD_LOGIC;
  signal PCIE_3_1_inst_n_914 : STD_LOGIC;
  signal PCIE_3_1_inst_n_915 : STD_LOGIC;
  signal PCIE_3_1_inst_n_916 : STD_LOGIC;
  signal PCIE_3_1_inst_n_917 : STD_LOGIC;
  signal PCIE_3_1_inst_n_918 : STD_LOGIC;
  signal PCIE_3_1_inst_n_919 : STD_LOGIC;
  signal PCIE_3_1_inst_n_92 : STD_LOGIC;
  signal PCIE_3_1_inst_n_920 : STD_LOGIC;
  signal PCIE_3_1_inst_n_921 : STD_LOGIC;
  signal PCIE_3_1_inst_n_922 : STD_LOGIC;
  signal PCIE_3_1_inst_n_923 : STD_LOGIC;
  signal PCIE_3_1_inst_n_924 : STD_LOGIC;
  signal PCIE_3_1_inst_n_925 : STD_LOGIC;
  signal PCIE_3_1_inst_n_926 : STD_LOGIC;
  signal PCIE_3_1_inst_n_927 : STD_LOGIC;
  signal PCIE_3_1_inst_n_928 : STD_LOGIC;
  signal PCIE_3_1_inst_n_929 : STD_LOGIC;
  signal PCIE_3_1_inst_n_93 : STD_LOGIC;
  signal PCIE_3_1_inst_n_930 : STD_LOGIC;
  signal PCIE_3_1_inst_n_931 : STD_LOGIC;
  signal PCIE_3_1_inst_n_932 : STD_LOGIC;
  signal PCIE_3_1_inst_n_933 : STD_LOGIC;
  signal PCIE_3_1_inst_n_934 : STD_LOGIC;
  signal PCIE_3_1_inst_n_935 : STD_LOGIC;
  signal PCIE_3_1_inst_n_936 : STD_LOGIC;
  signal PCIE_3_1_inst_n_937 : STD_LOGIC;
  signal PCIE_3_1_inst_n_938 : STD_LOGIC;
  signal PCIE_3_1_inst_n_939 : STD_LOGIC;
  signal PCIE_3_1_inst_n_94 : STD_LOGIC;
  signal PCIE_3_1_inst_n_940 : STD_LOGIC;
  signal PCIE_3_1_inst_n_941 : STD_LOGIC;
  signal PCIE_3_1_inst_n_942 : STD_LOGIC;
  signal PCIE_3_1_inst_n_943 : STD_LOGIC;
  signal PCIE_3_1_inst_n_944 : STD_LOGIC;
  signal PCIE_3_1_inst_n_945 : STD_LOGIC;
  signal PCIE_3_1_inst_n_946 : STD_LOGIC;
  signal PCIE_3_1_inst_n_947 : STD_LOGIC;
  signal PCIE_3_1_inst_n_948 : STD_LOGIC;
  signal PCIE_3_1_inst_n_949 : STD_LOGIC;
  signal PCIE_3_1_inst_n_95 : STD_LOGIC;
  signal PCIE_3_1_inst_n_950 : STD_LOGIC;
  signal PCIE_3_1_inst_n_951 : STD_LOGIC;
  signal PCIE_3_1_inst_n_952 : STD_LOGIC;
  signal PCIE_3_1_inst_n_953 : STD_LOGIC;
  signal PCIE_3_1_inst_n_954 : STD_LOGIC;
  signal PCIE_3_1_inst_n_955 : STD_LOGIC;
  signal PCIE_3_1_inst_n_956 : STD_LOGIC;
  signal PCIE_3_1_inst_n_957 : STD_LOGIC;
  signal PCIE_3_1_inst_n_958 : STD_LOGIC;
  signal PCIE_3_1_inst_n_959 : STD_LOGIC;
  signal PCIE_3_1_inst_n_96 : STD_LOGIC;
  signal PCIE_3_1_inst_n_960 : STD_LOGIC;
  signal PCIE_3_1_inst_n_961 : STD_LOGIC;
  signal PCIE_3_1_inst_n_962 : STD_LOGIC;
  signal PCIE_3_1_inst_n_963 : STD_LOGIC;
  signal PCIE_3_1_inst_n_964 : STD_LOGIC;
  signal PCIE_3_1_inst_n_965 : STD_LOGIC;
  signal PCIE_3_1_inst_n_966 : STD_LOGIC;
  signal PCIE_3_1_inst_n_967 : STD_LOGIC;
  signal PCIE_3_1_inst_n_968 : STD_LOGIC;
  signal PCIE_3_1_inst_n_969 : STD_LOGIC;
  signal PCIE_3_1_inst_n_97 : STD_LOGIC;
  signal PCIE_3_1_inst_n_970 : STD_LOGIC;
  signal PCIE_3_1_inst_n_971 : STD_LOGIC;
  signal PCIE_3_1_inst_n_972 : STD_LOGIC;
  signal PCIE_3_1_inst_n_973 : STD_LOGIC;
  signal PCIE_3_1_inst_n_974 : STD_LOGIC;
  signal PCIE_3_1_inst_n_975 : STD_LOGIC;
  signal PCIE_3_1_inst_n_976 : STD_LOGIC;
  signal PCIE_3_1_inst_n_977 : STD_LOGIC;
  signal PCIE_3_1_inst_n_978 : STD_LOGIC;
  signal PCIE_3_1_inst_n_979 : STD_LOGIC;
  signal PCIE_3_1_inst_n_98 : STD_LOGIC;
  signal PCIE_3_1_inst_n_980 : STD_LOGIC;
  signal PCIE_3_1_inst_n_981 : STD_LOGIC;
  signal PCIE_3_1_inst_n_982 : STD_LOGIC;
  signal PCIE_3_1_inst_n_983 : STD_LOGIC;
  signal PCIE_3_1_inst_n_984 : STD_LOGIC;
  signal PCIE_3_1_inst_n_985 : STD_LOGIC;
  signal PCIE_3_1_inst_n_986 : STD_LOGIC;
  signal PCIE_3_1_inst_n_987 : STD_LOGIC;
  signal PCIE_3_1_inst_n_988 : STD_LOGIC;
  signal PCIE_3_1_inst_n_989 : STD_LOGIC;
  signal PCIE_3_1_inst_n_99 : STD_LOGIC;
  signal PCIE_3_1_inst_n_990 : STD_LOGIC;
  signal PCIE_3_1_inst_n_991 : STD_LOGIC;
  signal PCIE_3_1_inst_n_992 : STD_LOGIC;
  signal PCIE_3_1_inst_n_993 : STD_LOGIC;
  signal PCIE_3_1_inst_n_994 : STD_LOGIC;
  signal PCIE_3_1_inst_n_995 : STD_LOGIC;
  signal PCIE_3_1_inst_n_996 : STD_LOGIC;
  signal PCIE_3_1_inst_n_997 : STD_LOGIC;
  signal PCIE_3_1_inst_n_998 : STD_LOGIC;
  signal PCIE_3_1_inst_n_999 : STD_LOGIC;
  signal PIPERX0DATAVALID_in_int : STD_LOGIC;
  signal PIPERX0DATA_in_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PIPERX0STARTBLOCK_in_int : STD_LOGIC;
  signal PIPERX0STATUS_in_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal PIPERX0SYNCHEADER_in_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PIPERX1DATAVALID_in_int : STD_LOGIC;
  signal PIPERX1DATA_in_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PIPERX1STARTBLOCK_in_int : STD_LOGIC;
  signal PIPERX1STATUS_in_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal PIPERX1SYNCHEADER_in_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PIPERX2DATAVALID_in_int : STD_LOGIC;
  signal PIPERX2DATA_in_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PIPERX2STARTBLOCK_in_int : STD_LOGIC;
  signal PIPERX2STATUS_in_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal PIPERX2SYNCHEADER_in_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PIPERX3DATAVALID_in_int : STD_LOGIC;
  signal PIPERX3DATA_in_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PIPERX3STARTBLOCK_in_int : STD_LOGIC;
  signal PIPERX3STATUS_in_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal PIPERX3SYNCHEADER_in_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pipetx0rate\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cempty : STD_LOGIC;
  signal cempty_6 : STD_LOGIC;
  signal cempty_9 : STD_LOGIC;
  signal cfg_ext_read_data_valid_int : STD_LOGIC;
  signal \^cfg_ext_read_received\ : STD_LOGIC;
  signal \^cfg_ext_register_number\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^cfg_hot_reset_out\ : STD_LOGIC;
  signal \^cfg_negotiated_width\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cfg_phy_link_down\ : STD_LOGIC;
  signal \deskew[0].rxbuff_n_160\ : STD_LOGIC;
  signal \deskew[0].rxbuff_n_161\ : STD_LOGIC;
  signal \deskew[0].rxbuff_n_2\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_10\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_11\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_12\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_13\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_14\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_15\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_16\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_17\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_18\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_19\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_20\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_21\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_22\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_23\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_24\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_25\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_26\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_27\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_28\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_29\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_30\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_31\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_32\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_33\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_34\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_35\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_36\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_37\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_38\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_39\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_4\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_40\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_41\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_42\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_43\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_6\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_7\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_8\ : STD_LOGIC;
  signal \deskew[1].rxbuff_n_9\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_10\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_11\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_12\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_13\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_14\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_15\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_16\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_17\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_18\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_19\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_20\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_21\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_22\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_23\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_24\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_25\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_26\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_27\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_28\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_29\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_30\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_31\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_32\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_33\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_34\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_35\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_36\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_37\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_38\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_39\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_40\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_41\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_42\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_5\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_6\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_7\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_8\ : STD_LOGIC;
  signal \deskew[2].rxbuff_n_9\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_10\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_11\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_12\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_13\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_14\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_15\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_16\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_17\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_18\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_19\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_2\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_20\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_21\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_22\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_23\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_24\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_25\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_26\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_27\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_28\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_29\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_30\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_31\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_32\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_33\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_34\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_35\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_36\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_37\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_38\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_39\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_40\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_41\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_42\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_43\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_6\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_7\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_8\ : STD_LOGIC;
  signal \deskew[3].rxbuff_n_9\ : STD_LOGIC;
  signal \^eieos_found_0\ : STD_LOGIC;
  signal is_reg_num_cfg_ext_space : STD_LOGIC;
  signal mcap_external_request : STD_LOGIC;
  signal micompletionramwritedata : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in0_in_4 : STD_LOGIC;
  signal p_0_in0_in_7 : STD_LOGIC;
  signal \^p_24_out\ : STD_LOGIC;
  signal \^p_30_out\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal store_ltssm_inferred_i_2_n_0 : STD_LOGIC;
  signal store_ltssm_inferred_i_3_n_0 : STD_LOGIC;
  signal \sync_fifo_inst/data_count_m1\ : STD_LOGIC;
  signal \sync_fifo_inst/data_count_m1_1\ : STD_LOGIC;
  signal \sync_fifo_inst/data_count_m1_3\ : STD_LOGIC;
  signal \sync_fifo_inst/rd_en_int\ : STD_LOGIC;
  signal \sync_fifo_inst/rd_en_int_0\ : STD_LOGIC;
  signal \sync_fifo_inst/rd_en_int_2\ : STD_LOGIC;
  signal \sync_fifo_inst/wr_en_int\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \sync_fifo_inst/wr_en_int\ : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \sync_fifo_inst/wr_en_int\ : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of \sync_fifo_inst/wr_en_int\ : signal is "found";
  signal \sync_fifo_inst/wr_en_int_5\ : STD_LOGIC;
  attribute MAX_FANOUT of \sync_fifo_inst/wr_en_int_5\ : signal is "500";
  attribute RTL_KEEP of \sync_fifo_inst/wr_en_int_5\ : signal is "true";
  attribute RTL_MAX_FANOUT of \sync_fifo_inst/wr_en_int_5\ : signal is "found";
  signal \sync_fifo_inst/wr_en_int_8\ : STD_LOGIC;
  attribute MAX_FANOUT of \sync_fifo_inst/wr_en_int_8\ : signal is "500";
  attribute RTL_KEEP of \sync_fifo_inst/wr_en_int_8\ : signal is "true";
  attribute RTL_MAX_FANOUT of \sync_fifo_inst/wr_en_int_8\ : signal is "found";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of PCIE_3_1_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[18]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[19]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of user_lnk_up_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of user_reset_i_1 : label is "soft_lutpair89";
begin
  CFGLTSSMSTATE(5 downto 0) <= \^cfgltssmstate\(5 downto 0);
  CFGPHYLINKSTATUS(1 downto 0) <= \^cfgphylinkstatus\(1 downto 0);
  PIPETX0RATE(1 downto 0) <= \^pipetx0rate\(1 downto 0);
  cfg_ext_read_received <= \^cfg_ext_read_received\;
  cfg_ext_register_number(9 downto 0) <= \^cfg_ext_register_number\(9 downto 0);
  cfg_hot_reset_out <= \^cfg_hot_reset_out\;
  cfg_negotiated_width(3 downto 0) <= \^cfg_negotiated_width\(3 downto 0);
  cfg_phy_link_down <= \^cfg_phy_link_down\;
  eieos_found_0 <= \^eieos_found_0\;
  p_24_out <= \^p_24_out\;
  p_30_out <= \^p_30_out\;
PCIE_3_1_inst: unisim.vcomponents.PCIE_3_1
    generic map(
      ARI_CAP_ENABLE => "FALSE",
      AXISTEN_IF_CC_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_CC_PARITY_CHK => "FALSE",
      AXISTEN_IF_CQ_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_ENABLE_CLIENT_TAG => "TRUE",
      AXISTEN_IF_ENABLE_MSG_ROUTE => B"10" & X"FFFF",
      AXISTEN_IF_ENABLE_RX_MSG_INTFC => "FALSE",
      AXISTEN_IF_RC_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_RC_STRADDLE => "FALSE",
      AXISTEN_IF_RQ_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_RQ_PARITY_CHK => "FALSE",
      AXISTEN_IF_WIDTH => B"01",
      CRM_CORE_CLK_FREQ_500 => "FALSE",
      CRM_USER_CLK_FREQ => B"10",
      DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE => "FALSE",
      DEBUG_PL_DISABLE_EI_INFER_IN_L0 => "FALSE",
      DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS => "FALSE",
      DNSTREAM_LINK_NUM => X"00",
      LL_ACK_TIMEOUT => B"0" & X"00",
      LL_ACK_TIMEOUT_EN => "FALSE",
      LL_ACK_TIMEOUT_FUNC => 0,
      LL_CPL_FC_UPDATE_TIMER => X"0000",
      LL_CPL_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_FC_UPDATE_TIMER => X"0000",
      LL_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_NP_FC_UPDATE_TIMER => X"0000",
      LL_NP_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_P_FC_UPDATE_TIMER => X"0000",
      LL_P_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_REPLAY_TIMEOUT => B"0" & X"00",
      LL_REPLAY_TIMEOUT_EN => "FALSE",
      LL_REPLAY_TIMEOUT_FUNC => 0,
      LTR_TX_MESSAGE_MINIMUM_INTERVAL => B"00" & X"FA",
      LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE => "FALSE",
      LTR_TX_MESSAGE_ON_LTR_ENABLE => "FALSE",
      MCAP_CAP_NEXTPTR => X"000",
      MCAP_CONFIGURE_OVERRIDE => "FALSE",
      MCAP_ENABLE => "FALSE",
      MCAP_EOS_DESIGN_SWITCH => "FALSE",
      MCAP_FPGA_BITSTREAM_VERSION => X"00000000",
      MCAP_GATE_IO_ENABLE_DESIGN_SWITCH => "FALSE",
      MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH => "FALSE",
      MCAP_INPUT_GATE_DESIGN_SWITCH => "FALSE",
      MCAP_INTERRUPT_ON_MCAP_EOS => "FALSE",
      MCAP_INTERRUPT_ON_MCAP_ERROR => "FALSE",
      MCAP_VSEC_ID => X"0001",
      MCAP_VSEC_LEN => X"02C",
      MCAP_VSEC_REV => X"0",
      PF0_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF0_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF0_AER_CAP_NEXTPTR => X"300",
      PF0_ARI_CAP_NEXTPTR => X"000",
      PF0_ARI_CAP_NEXT_FUNC => X"00",
      PF0_ARI_CAP_VER => X"1",
      PF0_BAR0_APERTURE_SIZE => B"00" & X"9",
      PF0_BAR0_CONTROL => B"100",
      PF0_BAR1_APERTURE_SIZE => B"00" & X"0",
      PF0_BAR1_CONTROL => B"000",
      PF0_BAR2_APERTURE_SIZE => B"0" & X"0",
      PF0_BAR2_CONTROL => B"000",
      PF0_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF0_BAR3_CONTROL => B"000",
      PF0_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF0_BAR4_CONTROL => B"000",
      PF0_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF0_BAR5_CONTROL => B"000",
      PF0_BIST_REGISTER => X"00",
      PF0_CAPABILITY_POINTER => X"C0",
      PF0_CLASS_CODE => X"060A00",
      PF0_DEVICE_ID => X"8124",
      PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_ARI_FORWARD_ENABLE => "FALSE",
      PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE => "TRUE",
      PF0_DEV_CAP2_LTR_SUPPORT => "FALSE",
      PF0_DEV_CAP2_OBFF_SUPPORT => B"00",
      PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP_ENDPOINT_L0S_LATENCY => 0,
      PF0_DEV_CAP_ENDPOINT_L1_LATENCY => 0,
      PF0_DEV_CAP_EXT_TAG_SUPPORTED => "FALSE",
      PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE => "FALSE",
      PF0_DEV_CAP_MAX_PAYLOAD_SIZE => B"011",
      PF0_DPA_CAP_NEXTPTR => X"000",
      PF0_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF0_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF0_DPA_CAP_VER => X"1",
      PF0_DSN_CAP_NEXTPTR => X"300",
      PF0_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"0",
      PF0_EXPANSION_ROM_ENABLE => "FALSE",
      PF0_INTERRUPT_LINE => X"00",
      PF0_INTERRUPT_PIN => B"000",
      PF0_LINK_CAP_ASPM_SUPPORT => 0,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 => 7,
      PF0_LINK_STATUS_SLOT_CLOCK_CONFIG => "TRUE",
      PF0_LTR_CAP_MAX_NOSNOOP_LAT => B"00" & X"00",
      PF0_LTR_CAP_MAX_SNOOP_LAT => B"00" & X"00",
      PF0_LTR_CAP_NEXTPTR => X"000",
      PF0_LTR_CAP_VER => X"1",
      PF0_MSIX_CAP_NEXTPTR => X"00",
      PF0_MSIX_CAP_PBA_BIR => 0,
      PF0_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      PF0_MSIX_CAP_TABLE_BIR => 0,
      PF0_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      PF0_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      PF0_MSI_CAP_MULTIMSGCAP => 0,
      PF0_MSI_CAP_NEXTPTR => X"00",
      PF0_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF0_PB_CAP_DATA_REG_D0 => X"00000000",
      PF0_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF0_PB_CAP_DATA_REG_D1 => X"00000000",
      PF0_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF0_PB_CAP_NEXTPTR => X"000",
      PF0_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF0_PB_CAP_VER => X"1",
      PF0_PM_CAP_ID => X"01",
      PF0_PM_CAP_NEXTPTR => X"00",
      PF0_PM_CAP_PMESUPPORT_D0 => "FALSE",
      PF0_PM_CAP_PMESUPPORT_D1 => "FALSE",
      PF0_PM_CAP_PMESUPPORT_D3HOT => "FALSE",
      PF0_PM_CAP_SUPP_D1_STATE => "FALSE",
      PF0_PM_CAP_VER_ID => B"011",
      PF0_PM_CSR_NOSOFTRESET => "TRUE",
      PF0_RBAR_CAP_ENABLE => "FALSE",
      PF0_RBAR_CAP_NEXTPTR => X"000",
      PF0_RBAR_CAP_SIZE0 => X"00000",
      PF0_RBAR_CAP_SIZE1 => X"00000",
      PF0_RBAR_CAP_SIZE2 => X"00000",
      PF0_RBAR_CAP_VER => X"1",
      PF0_RBAR_CONTROL_INDEX0 => B"000",
      PF0_RBAR_CONTROL_INDEX1 => B"000",
      PF0_RBAR_CONTROL_INDEX2 => B"000",
      PF0_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF0_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF0_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF0_RBAR_NUM => B"001",
      PF0_REVISION_ID => X"00",
      PF0_SECONDARY_PCIE_CAP_NEXTPTR => X"300",
      PF0_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR0_CONTROL => B"000",
      PF0_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR1_CONTROL => B"000",
      PF0_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR2_CONTROL => B"000",
      PF0_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR3_CONTROL => B"000",
      PF0_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR4_CONTROL => B"000",
      PF0_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR5_CONTROL => B"000",
      PF0_SRIOV_CAP_INITIAL_VF => X"0000",
      PF0_SRIOV_CAP_NEXTPTR => X"000",
      PF0_SRIOV_CAP_TOTAL_VF => X"0000",
      PF0_SRIOV_CAP_VER => X"0",
      PF0_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF0_SRIOV_FUNC_DEP_LINK => X"0000",
      PF0_SRIOV_SUPPORTED_PAGE_SIZE => X"00000553",
      PF0_SRIOV_VF_DEVICE_ID => X"0000",
      PF0_SUBSYSTEM_ID => X"0007",
      PF0_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF0_TPHR_CAP_ENABLE => "FALSE",
      PF0_TPHR_CAP_INT_VEC_MODE => "FALSE",
      PF0_TPHR_CAP_NEXTPTR => X"300",
      PF0_TPHR_CAP_ST_MODE_SEL => B"000",
      PF0_TPHR_CAP_ST_TABLE_LOC => B"00",
      PF0_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF0_TPHR_CAP_VER => X"1",
      PF0_VC_CAP_ENABLE => "FALSE",
      PF0_VC_CAP_NEXTPTR => X"000",
      PF0_VC_CAP_VER => X"1",
      PF1_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF1_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF1_AER_CAP_NEXTPTR => X"000",
      PF1_ARI_CAP_NEXTPTR => X"000",
      PF1_ARI_CAP_NEXT_FUNC => X"00",
      PF1_BAR0_APERTURE_SIZE => B"00" & X"0",
      PF1_BAR0_CONTROL => B"000",
      PF1_BAR1_APERTURE_SIZE => B"00" & X"0",
      PF1_BAR1_CONTROL => B"000",
      PF1_BAR2_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR2_CONTROL => B"000",
      PF1_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR3_CONTROL => B"000",
      PF1_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR4_CONTROL => B"000",
      PF1_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR5_CONTROL => B"000",
      PF1_BIST_REGISTER => X"00",
      PF1_CAPABILITY_POINTER => X"C0",
      PF1_CLASS_CODE => X"060A00",
      PF1_DEVICE_ID => X"8011",
      PF1_DEV_CAP_MAX_PAYLOAD_SIZE => B"010",
      PF1_DPA_CAP_NEXTPTR => X"000",
      PF1_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF1_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF1_DPA_CAP_VER => X"1",
      PF1_DSN_CAP_NEXTPTR => X"000",
      PF1_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"0",
      PF1_EXPANSION_ROM_ENABLE => "FALSE",
      PF1_INTERRUPT_LINE => X"00",
      PF1_INTERRUPT_PIN => B"000",
      PF1_MSIX_CAP_NEXTPTR => X"00",
      PF1_MSIX_CAP_PBA_BIR => 0,
      PF1_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      PF1_MSIX_CAP_TABLE_BIR => 0,
      PF1_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      PF1_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      PF1_MSI_CAP_MULTIMSGCAP => 0,
      PF1_MSI_CAP_NEXTPTR => X"00",
      PF1_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF1_PB_CAP_DATA_REG_D0 => X"00000000",
      PF1_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF1_PB_CAP_DATA_REG_D1 => X"00000000",
      PF1_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF1_PB_CAP_NEXTPTR => X"000",
      PF1_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF1_PB_CAP_VER => X"1",
      PF1_PM_CAP_ID => X"01",
      PF1_PM_CAP_NEXTPTR => X"00",
      PF1_PM_CAP_VER_ID => B"011",
      PF1_RBAR_CAP_ENABLE => "FALSE",
      PF1_RBAR_CAP_NEXTPTR => X"000",
      PF1_RBAR_CAP_SIZE0 => X"00000",
      PF1_RBAR_CAP_SIZE1 => X"00000",
      PF1_RBAR_CAP_SIZE2 => X"00000",
      PF1_RBAR_CAP_VER => X"1",
      PF1_RBAR_CONTROL_INDEX0 => B"000",
      PF1_RBAR_CONTROL_INDEX1 => B"000",
      PF1_RBAR_CONTROL_INDEX2 => B"000",
      PF1_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF1_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF1_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF1_RBAR_NUM => B"001",
      PF1_REVISION_ID => X"00",
      PF1_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR0_CONTROL => B"000",
      PF1_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR1_CONTROL => B"000",
      PF1_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR2_CONTROL => B"000",
      PF1_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR3_CONTROL => B"000",
      PF1_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR4_CONTROL => B"000",
      PF1_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR5_CONTROL => B"000",
      PF1_SRIOV_CAP_INITIAL_VF => X"0000",
      PF1_SRIOV_CAP_NEXTPTR => X"000",
      PF1_SRIOV_CAP_TOTAL_VF => X"0000",
      PF1_SRIOV_CAP_VER => X"0",
      PF1_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF1_SRIOV_FUNC_DEP_LINK => X"0001",
      PF1_SRIOV_SUPPORTED_PAGE_SIZE => X"00000553",
      PF1_SRIOV_VF_DEVICE_ID => X"0000",
      PF1_SUBSYSTEM_ID => X"0007",
      PF1_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF1_TPHR_CAP_ENABLE => "FALSE",
      PF1_TPHR_CAP_INT_VEC_MODE => "FALSE",
      PF1_TPHR_CAP_NEXTPTR => X"000",
      PF1_TPHR_CAP_ST_MODE_SEL => B"000",
      PF1_TPHR_CAP_ST_TABLE_LOC => B"00",
      PF1_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF1_TPHR_CAP_VER => X"1",
      PF2_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF2_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF2_AER_CAP_NEXTPTR => X"000",
      PF2_ARI_CAP_NEXTPTR => X"000",
      PF2_ARI_CAP_NEXT_FUNC => X"00",
      PF2_BAR0_APERTURE_SIZE => B"00" & X"3",
      PF2_BAR0_CONTROL => B"100",
      PF2_BAR1_APERTURE_SIZE => B"00" & X"0",
      PF2_BAR1_CONTROL => B"000",
      PF2_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR2_CONTROL => B"100",
      PF2_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR3_CONTROL => B"000",
      PF2_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR4_CONTROL => B"100",
      PF2_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR5_CONTROL => B"000",
      PF2_BIST_REGISTER => X"00",
      PF2_CAPABILITY_POINTER => X"50",
      PF2_CLASS_CODE => X"000000",
      PF2_DEVICE_ID => X"0000",
      PF2_DEV_CAP_MAX_PAYLOAD_SIZE => B"011",
      PF2_DPA_CAP_NEXTPTR => X"000",
      PF2_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF2_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF2_DPA_CAP_VER => X"1",
      PF2_DSN_CAP_NEXTPTR => X"10C",
      PF2_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"3",
      PF2_EXPANSION_ROM_ENABLE => "FALSE",
      PF2_INTERRUPT_LINE => X"00",
      PF2_INTERRUPT_PIN => B"001",
      PF2_MSIX_CAP_NEXTPTR => X"00",
      PF2_MSIX_CAP_PBA_BIR => 0,
      PF2_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      PF2_MSIX_CAP_TABLE_BIR => 0,
      PF2_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      PF2_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      PF2_MSI_CAP_MULTIMSGCAP => 0,
      PF2_MSI_CAP_NEXTPTR => X"00",
      PF2_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF2_PB_CAP_DATA_REG_D0 => X"00000000",
      PF2_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF2_PB_CAP_DATA_REG_D1 => X"00000000",
      PF2_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF2_PB_CAP_NEXTPTR => X"000",
      PF2_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF2_PB_CAP_VER => X"1",
      PF2_PM_CAP_ID => X"01",
      PF2_PM_CAP_NEXTPTR => X"00",
      PF2_PM_CAP_VER_ID => B"011",
      PF2_RBAR_CAP_ENABLE => "FALSE",
      PF2_RBAR_CAP_NEXTPTR => X"000",
      PF2_RBAR_CAP_SIZE0 => X"00000",
      PF2_RBAR_CAP_SIZE1 => X"00000",
      PF2_RBAR_CAP_SIZE2 => X"00000",
      PF2_RBAR_CAP_VER => X"1",
      PF2_RBAR_CONTROL_INDEX0 => B"000",
      PF2_RBAR_CONTROL_INDEX1 => B"000",
      PF2_RBAR_CONTROL_INDEX2 => B"000",
      PF2_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF2_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF2_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF2_RBAR_NUM => B"001",
      PF2_REVISION_ID => X"00",
      PF2_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR0_CONTROL => B"100",
      PF2_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF2_SRIOV_BAR1_CONTROL => B"000",
      PF2_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR2_CONTROL => B"100",
      PF2_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR3_CONTROL => B"000",
      PF2_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR4_CONTROL => B"100",
      PF2_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR5_CONTROL => B"000",
      PF2_SRIOV_CAP_INITIAL_VF => X"0000",
      PF2_SRIOV_CAP_NEXTPTR => X"000",
      PF2_SRIOV_CAP_TOTAL_VF => X"0000",
      PF2_SRIOV_CAP_VER => X"1",
      PF2_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF2_SRIOV_FUNC_DEP_LINK => X"0000",
      PF2_SRIOV_SUPPORTED_PAGE_SIZE => X"00000000",
      PF2_SRIOV_VF_DEVICE_ID => X"0000",
      PF2_SUBSYSTEM_ID => X"0000",
      PF2_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF2_TPHR_CAP_ENABLE => "FALSE",
      PF2_TPHR_CAP_INT_VEC_MODE => "TRUE",
      PF2_TPHR_CAP_NEXTPTR => X"000",
      PF2_TPHR_CAP_ST_MODE_SEL => B"000",
      PF2_TPHR_CAP_ST_TABLE_LOC => B"00",
      PF2_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF2_TPHR_CAP_VER => X"1",
      PF3_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF3_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF3_AER_CAP_NEXTPTR => X"000",
      PF3_ARI_CAP_NEXTPTR => X"000",
      PF3_ARI_CAP_NEXT_FUNC => X"00",
      PF3_BAR0_APERTURE_SIZE => B"00" & X"3",
      PF3_BAR0_CONTROL => B"100",
      PF3_BAR1_APERTURE_SIZE => B"00" & X"0",
      PF3_BAR1_CONTROL => B"000",
      PF3_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR2_CONTROL => B"100",
      PF3_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR3_CONTROL => B"000",
      PF3_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR4_CONTROL => B"100",
      PF3_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR5_CONTROL => B"000",
      PF3_BIST_REGISTER => X"00",
      PF3_CAPABILITY_POINTER => X"50",
      PF3_CLASS_CODE => X"000000",
      PF3_DEVICE_ID => X"0000",
      PF3_DEV_CAP_MAX_PAYLOAD_SIZE => B"011",
      PF3_DPA_CAP_NEXTPTR => X"000",
      PF3_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF3_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF3_DPA_CAP_VER => X"1",
      PF3_DSN_CAP_NEXTPTR => X"10C",
      PF3_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"3",
      PF3_EXPANSION_ROM_ENABLE => "FALSE",
      PF3_INTERRUPT_LINE => X"00",
      PF3_INTERRUPT_PIN => B"001",
      PF3_MSIX_CAP_NEXTPTR => X"00",
      PF3_MSIX_CAP_PBA_BIR => 0,
      PF3_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      PF3_MSIX_CAP_TABLE_BIR => 0,
      PF3_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      PF3_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      PF3_MSI_CAP_MULTIMSGCAP => 0,
      PF3_MSI_CAP_NEXTPTR => X"00",
      PF3_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF3_PB_CAP_DATA_REG_D0 => X"00000000",
      PF3_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF3_PB_CAP_DATA_REG_D1 => X"00000000",
      PF3_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF3_PB_CAP_NEXTPTR => X"000",
      PF3_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF3_PB_CAP_VER => X"1",
      PF3_PM_CAP_ID => X"01",
      PF3_PM_CAP_NEXTPTR => X"00",
      PF3_PM_CAP_VER_ID => B"011",
      PF3_RBAR_CAP_ENABLE => "FALSE",
      PF3_RBAR_CAP_NEXTPTR => X"000",
      PF3_RBAR_CAP_SIZE0 => X"00000",
      PF3_RBAR_CAP_SIZE1 => X"00000",
      PF3_RBAR_CAP_SIZE2 => X"00000",
      PF3_RBAR_CAP_VER => X"1",
      PF3_RBAR_CONTROL_INDEX0 => B"000",
      PF3_RBAR_CONTROL_INDEX1 => B"000",
      PF3_RBAR_CONTROL_INDEX2 => B"000",
      PF3_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF3_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF3_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF3_RBAR_NUM => B"001",
      PF3_REVISION_ID => X"00",
      PF3_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR0_CONTROL => B"100",
      PF3_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF3_SRIOV_BAR1_CONTROL => B"000",
      PF3_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR2_CONTROL => B"100",
      PF3_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR3_CONTROL => B"000",
      PF3_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR4_CONTROL => B"100",
      PF3_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR5_CONTROL => B"000",
      PF3_SRIOV_CAP_INITIAL_VF => X"0000",
      PF3_SRIOV_CAP_NEXTPTR => X"000",
      PF3_SRIOV_CAP_TOTAL_VF => X"0000",
      PF3_SRIOV_CAP_VER => X"1",
      PF3_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF3_SRIOV_FUNC_DEP_LINK => X"0000",
      PF3_SRIOV_SUPPORTED_PAGE_SIZE => X"00000000",
      PF3_SRIOV_VF_DEVICE_ID => X"0000",
      PF3_SUBSYSTEM_ID => X"0000",
      PF3_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF3_TPHR_CAP_ENABLE => "FALSE",
      PF3_TPHR_CAP_INT_VEC_MODE => "TRUE",
      PF3_TPHR_CAP_NEXTPTR => X"000",
      PF3_TPHR_CAP_ST_MODE_SEL => B"000",
      PF3_TPHR_CAP_ST_TABLE_LOC => B"00",
      PF3_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF3_TPHR_CAP_VER => X"1",
      PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 => "FALSE",
      PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 => "FALSE",
      PL_DISABLE_EI_INFER_IN_L0 => "FALSE",
      PL_DISABLE_GEN3_DC_BALANCE => "FALSE",
      PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP => "TRUE",
      PL_DISABLE_RETRAIN_ON_FRAMING_ERROR => "FALSE",
      PL_DISABLE_SCRAMBLING => "FALSE",
      PL_DISABLE_SYNC_HEADER_FRAMING_ERROR => "FALSE",
      PL_DISABLE_UPCONFIG_CAPABLE => "FALSE",
      PL_EQ_ADAPT_DISABLE_COEFF_CHECK => "FALSE",
      PL_EQ_ADAPT_DISABLE_PRESET_CHECK => "FALSE",
      PL_EQ_ADAPT_ITER_COUNT => B"0" & X"2",
      PL_EQ_ADAPT_REJECT_RETRY_COUNT => B"01",
      PL_EQ_BYPASS_PHASE23 => "FALSE",
      PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT => B"011",
      PL_EQ_DEFAULT_GEN3_TX_PRESET => X"4",
      PL_EQ_PHASE01_RX_ADAPT => "FALSE",
      PL_EQ_SHORT_ADAPT_PHASE => "FALSE",
      PL_LANE0_EQ_CONTROL => X"3400",
      PL_LANE1_EQ_CONTROL => X"3400",
      PL_LANE2_EQ_CONTROL => X"3400",
      PL_LANE3_EQ_CONTROL => X"3400",
      PL_LANE4_EQ_CONTROL => X"3400",
      PL_LANE5_EQ_CONTROL => X"3400",
      PL_LANE6_EQ_CONTROL => X"3400",
      PL_LANE7_EQ_CONTROL => X"3400",
      PL_LINK_CAP_MAX_LINK_SPEED => B"100",
      PL_LINK_CAP_MAX_LINK_WIDTH => X"4",
      PL_N_FTS_COMCLK_GEN1 => 255,
      PL_N_FTS_COMCLK_GEN2 => 255,
      PL_N_FTS_COMCLK_GEN3 => 255,
      PL_N_FTS_GEN1 => 255,
      PL_N_FTS_GEN2 => 255,
      PL_N_FTS_GEN3 => 255,
      PL_REPORT_ALL_PHY_ERRORS => "TRUE",
      PL_SIM_FAST_LINK_TRAINING => "TRUE",
      PL_UPSTREAM_FACING => "FALSE",
      PM_ASPML0S_TIMEOUT => X"05DC",
      PM_ASPML1_ENTRY_DELAY => X"01D4C",
      PM_ENABLE_L23_ENTRY => "FALSE",
      PM_ENABLE_SLOT_POWER_CAPTURE => "TRUE",
      PM_L1_REENTRY_DELAY => X"000061A8",
      PM_PME_SERVICE_TIMEOUT_DELAY => X"186A0",
      PM_PME_TURNOFF_ACK_DELAY => X"0064",
      SIM_JTAG_IDCODE => X"00000000",
      SIM_VERSION => "1.0",
      SPARE_BIT0 => 0,
      SPARE_BIT1 => 0,
      SPARE_BIT2 => 0,
      SPARE_BIT3 => 0,
      SPARE_BIT4 => 0,
      SPARE_BIT5 => 0,
      SPARE_BIT6 => 0,
      SPARE_BIT7 => 0,
      SPARE_BIT8 => 0,
      SPARE_BYTE0 => X"00",
      SPARE_BYTE1 => X"00",
      SPARE_BYTE2 => X"00",
      SPARE_BYTE3 => X"00",
      SPARE_WORD0 => X"00000000",
      SPARE_WORD1 => X"00000000",
      SPARE_WORD2 => X"00000000",
      SPARE_WORD3 => X"00000000",
      SRIOV_CAP_ENABLE => "FALSE",
      TL_COMPLETION_RAM_SIZE_16K => "TRUE",
      TL_COMPL_TIMEOUT_REG0 => X"BEBC20",
      TL_COMPL_TIMEOUT_REG1 => X"2FAF080",
      TL_CREDITS_CD => X"3E0",
      TL_CREDITS_CH => X"20",
      TL_CREDITS_NPD => X"028",
      TL_CREDITS_NPH => X"20",
      TL_CREDITS_PD => X"198",
      TL_CREDITS_PH => X"20",
      TL_ENABLE_MESSAGE_RID_CHECK_ENABLE => "TRUE",
      TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE => "FALSE",
      TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE => "FALSE",
      TL_LEGACY_MODE_ENABLE => "FALSE",
      TL_PF_ENABLE_REG => B"00",
      TL_TX_MUX_STRICT_PRIORITY => "TRUE",
      TWO_LAYER_MODE_DLCMSM_ENABLE => "TRUE",
      TWO_LAYER_MODE_ENABLE => "FALSE",
      TWO_LAYER_MODE_WIDTH_256 => "TRUE",
      VF0_ARI_CAP_NEXTPTR => X"000",
      VF0_CAPABILITY_POINTER => X"00",
      VF0_MSIX_CAP_PBA_BIR => 0,
      VF0_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF0_MSIX_CAP_TABLE_BIR => 0,
      VF0_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF0_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF0_MSI_CAP_MULTIMSGCAP => 0,
      VF0_PM_CAP_ID => X"01",
      VF0_PM_CAP_NEXTPTR => X"00",
      VF0_PM_CAP_VER_ID => B"011",
      VF0_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF0_TPHR_CAP_ENABLE => "FALSE",
      VF0_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF0_TPHR_CAP_NEXTPTR => X"000",
      VF0_TPHR_CAP_ST_MODE_SEL => B"000",
      VF0_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF0_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF0_TPHR_CAP_VER => X"1",
      VF1_ARI_CAP_NEXTPTR => X"000",
      VF1_MSIX_CAP_PBA_BIR => 0,
      VF1_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF1_MSIX_CAP_TABLE_BIR => 0,
      VF1_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF1_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF1_MSI_CAP_MULTIMSGCAP => 0,
      VF1_PM_CAP_ID => X"01",
      VF1_PM_CAP_NEXTPTR => X"00",
      VF1_PM_CAP_VER_ID => B"011",
      VF1_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF1_TPHR_CAP_ENABLE => "FALSE",
      VF1_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF1_TPHR_CAP_NEXTPTR => X"000",
      VF1_TPHR_CAP_ST_MODE_SEL => B"000",
      VF1_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF1_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF1_TPHR_CAP_VER => X"1",
      VF2_ARI_CAP_NEXTPTR => X"000",
      VF2_MSIX_CAP_PBA_BIR => 0,
      VF2_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF2_MSIX_CAP_TABLE_BIR => 0,
      VF2_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF2_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF2_MSI_CAP_MULTIMSGCAP => 0,
      VF2_PM_CAP_ID => X"01",
      VF2_PM_CAP_NEXTPTR => X"00",
      VF2_PM_CAP_VER_ID => B"011",
      VF2_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF2_TPHR_CAP_ENABLE => "FALSE",
      VF2_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF2_TPHR_CAP_NEXTPTR => X"000",
      VF2_TPHR_CAP_ST_MODE_SEL => B"000",
      VF2_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF2_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF2_TPHR_CAP_VER => X"1",
      VF3_ARI_CAP_NEXTPTR => X"000",
      VF3_MSIX_CAP_PBA_BIR => 0,
      VF3_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF3_MSIX_CAP_TABLE_BIR => 0,
      VF3_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF3_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF3_MSI_CAP_MULTIMSGCAP => 0,
      VF3_PM_CAP_ID => X"01",
      VF3_PM_CAP_NEXTPTR => X"00",
      VF3_PM_CAP_VER_ID => B"011",
      VF3_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF3_TPHR_CAP_ENABLE => "FALSE",
      VF3_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF3_TPHR_CAP_NEXTPTR => X"000",
      VF3_TPHR_CAP_ST_MODE_SEL => B"000",
      VF3_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF3_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF3_TPHR_CAP_VER => X"1",
      VF4_ARI_CAP_NEXTPTR => X"000",
      VF4_MSIX_CAP_PBA_BIR => 0,
      VF4_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF4_MSIX_CAP_TABLE_BIR => 0,
      VF4_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF4_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF4_MSI_CAP_MULTIMSGCAP => 0,
      VF4_PM_CAP_ID => X"01",
      VF4_PM_CAP_NEXTPTR => X"00",
      VF4_PM_CAP_VER_ID => B"011",
      VF4_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF4_TPHR_CAP_ENABLE => "FALSE",
      VF4_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF4_TPHR_CAP_NEXTPTR => X"000",
      VF4_TPHR_CAP_ST_MODE_SEL => B"000",
      VF4_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF4_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF4_TPHR_CAP_VER => X"1",
      VF5_ARI_CAP_NEXTPTR => X"000",
      VF5_MSIX_CAP_PBA_BIR => 0,
      VF5_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF5_MSIX_CAP_TABLE_BIR => 0,
      VF5_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF5_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF5_MSI_CAP_MULTIMSGCAP => 0,
      VF5_PM_CAP_ID => X"01",
      VF5_PM_CAP_NEXTPTR => X"00",
      VF5_PM_CAP_VER_ID => B"011",
      VF5_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF5_TPHR_CAP_ENABLE => "FALSE",
      VF5_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF5_TPHR_CAP_NEXTPTR => X"000",
      VF5_TPHR_CAP_ST_MODE_SEL => B"000",
      VF5_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF5_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF5_TPHR_CAP_VER => X"1",
      VF6_ARI_CAP_NEXTPTR => X"000",
      VF6_MSIX_CAP_PBA_BIR => 0,
      VF6_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      VF6_MSIX_CAP_TABLE_BIR => 0,
      VF6_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      VF6_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF6_MSI_CAP_MULTIMSGCAP => 0,
      VF6_PM_CAP_ID => X"01",
      VF6_PM_CAP_NEXTPTR => X"00",
      VF6_PM_CAP_VER_ID => B"011",
      VF6_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF6_TPHR_CAP_ENABLE => "FALSE",
      VF6_TPHR_CAP_INT_VEC_MODE => "TRUE",
      VF6_TPHR_CAP_NEXTPTR => X"000",
      VF6_TPHR_CAP_ST_MODE_SEL => B"000",
      VF6_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF6_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF6_TPHR_CAP_VER => X"1",
      VF7_ARI_CAP_NEXTPTR => X"000",
      VF7_MSIX_CAP_PBA_BIR => 0,
      VF7_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      VF7_MSIX_CAP_TABLE_BIR => 0,
      VF7_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      VF7_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF7_MSI_CAP_MULTIMSGCAP => 0,
      VF7_PM_CAP_ID => X"01",
      VF7_PM_CAP_NEXTPTR => X"00",
      VF7_PM_CAP_VER_ID => B"011",
      VF7_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF7_TPHR_CAP_ENABLE => "FALSE",
      VF7_TPHR_CAP_INT_VEC_MODE => "TRUE",
      VF7_TPHR_CAP_NEXTPTR => X"000",
      VF7_TPHR_CAP_ST_MODE_SEL => B"000",
      VF7_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF7_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF7_TPHR_CAP_VER => X"1"
    )
        port map (
      CFGCONFIGSPACEENABLE => cfg_config_space_enable,
      CFGCURRENTSPEED(2 downto 0) => cfg_current_speed(2 downto 0),
      CFGDEVID(15 downto 0) => B"1000000100100100",
      CFGDPASUBSTATECHANGE(3 downto 0) => cfg_dpa_substate_change(3 downto 0),
      CFGDSBUSNUMBER(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      CFGDSDEVICENUMBER(4 downto 0) => cfg_ds_device_number(4 downto 0),
      CFGDSFUNCTIONNUMBER(2 downto 0) => cfg_ds_function_number(2 downto 0),
      CFGDSN(63 downto 0) => cfg_dsn(63 downto 0),
      CFGDSPORTNUMBER(7 downto 0) => cfg_ds_port_number(7 downto 0),
      CFGERRCORIN => cfg_err_cor_in,
      CFGERRCOROUT => cfg_err_cor_out,
      CFGERRFATALOUT => cfg_err_fatal_out,
      CFGERRNONFATALOUT => cfg_err_nonfatal_out,
      CFGERRUNCORIN => cfg_err_uncor_in,
      CFGEXTFUNCTIONNUMBER(7 downto 0) => cfg_ext_function_number(7 downto 0),
      CFGEXTREADDATA(31 downto 0) => cfg_ext_read_data(31 downto 0),
      CFGEXTREADDATAVALID => cfg_ext_read_data_valid_int,
      CFGEXTREADRECEIVED => \^cfg_ext_read_received\,
      CFGEXTREGISTERNUMBER(9 downto 0) => \^cfg_ext_register_number\(9 downto 0),
      CFGEXTWRITEBYTEENABLE(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      CFGEXTWRITEDATA(31 downto 0) => cfg_ext_write_data(31 downto 0),
      CFGEXTWRITERECEIVED => cfg_ext_write_received,
      CFGFCCPLD(11 downto 0) => cfg_fc_cpld(11 downto 0),
      CFGFCCPLH(7 downto 0) => cfg_fc_cplh(7 downto 0),
      CFGFCNPD(11 downto 0) => cfg_fc_npd(11 downto 0),
      CFGFCNPH(7 downto 0) => cfg_fc_nph(7 downto 0),
      CFGFCPD(11 downto 0) => cfg_fc_pd(11 downto 0),
      CFGFCPH(7 downto 0) => cfg_fc_ph(7 downto 0),
      CFGFCSEL(2 downto 0) => cfg_fc_sel(2 downto 0),
      CFGFLRDONE(3 downto 0) => cfg_flr_done(3 downto 0),
      CFGFLRINPROCESS(3 downto 0) => cfg_flr_in_process(3 downto 0),
      CFGFUNCTIONPOWERSTATE(11 downto 0) => cfg_function_power_state(11 downto 0),
      CFGFUNCTIONSTATUS(15 downto 0) => cfg_function_status(15 downto 0),
      CFGHOTRESETIN => cfg_hot_reset_in,
      CFGHOTRESETOUT => \^cfg_hot_reset_out\,
      CFGINTERRUPTINT(3 downto 0) => cfg_interrupt_int(3 downto 0),
      CFGINTERRUPTMSIATTR(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      CFGINTERRUPTMSIDATA(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      CFGINTERRUPTMSIENABLE(3 downto 0) => cfg_interrupt_msi_enable(3 downto 0),
      CFGINTERRUPTMSIFAIL => cfg_interrupt_msi_fail,
      CFGINTERRUPTMSIFUNCTIONNUMBER(3 downto 0) => cfg_interrupt_msi_function_number(3 downto 0),
      CFGINTERRUPTMSIINT(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      CFGINTERRUPTMSIMASKUPDATE => cfg_interrupt_msi_mask_update,
      CFGINTERRUPTMSIMMENABLE(11 downto 0) => cfg_interrupt_msi_mmenable(11 downto 0),
      CFGINTERRUPTMSIPENDINGSTATUS(31 downto 0) => cfg_interrupt_msi_pending_status(31 downto 0),
      CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE => cfg_interrupt_msi_pending_status_data_enable,
      CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM(3 downto 0) => cfg_interrupt_msi_pending_status_function_num(3 downto 0),
      CFGINTERRUPTMSISELECT(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      CFGINTERRUPTMSISENT => cfg_interrupt_msi_sent,
      CFGINTERRUPTMSITPHPRESENT => cfg_interrupt_msi_tph_present,
      CFGINTERRUPTMSITPHSTTAG(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      CFGINTERRUPTMSITPHTYPE(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      CFGINTERRUPTMSIVFENABLE(7 downto 0) => cfg_interrupt_msi_vf_enable(7 downto 0),
      CFGINTERRUPTMSIXADDRESS(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      CFGINTERRUPTMSIXDATA(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      CFGINTERRUPTMSIXENABLE(3 downto 0) => cfg_interrupt_msix_enable(3 downto 0),
      CFGINTERRUPTMSIXFAIL => cfg_interrupt_msix_fail,
      CFGINTERRUPTMSIXINT => cfg_interrupt_msix_int,
      CFGINTERRUPTMSIXMASK(3 downto 0) => cfg_interrupt_msix_mask(3 downto 0),
      CFGINTERRUPTMSIXSENT => cfg_interrupt_msix_sent,
      CFGINTERRUPTMSIXVFENABLE(7 downto 0) => cfg_interrupt_msix_vf_enable(7 downto 0),
      CFGINTERRUPTMSIXVFMASK(7 downto 0) => cfg_interrupt_msix_vf_mask(7 downto 0),
      CFGINTERRUPTPENDING(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      CFGINTERRUPTSENT => cfg_interrupt_sent,
      CFGLINKPOWERSTATE(1 downto 0) => cfg_link_power_state(1 downto 0),
      CFGLINKTRAININGENABLE => cfg_link_training_enable,
      CFGLOCALERROR => cfg_local_error,
      CFGLTRENABLE => cfg_ltr_enable,
      CFGLTSSMSTATE(5 downto 0) => \^cfgltssmstate\(5 downto 0),
      CFGMAXPAYLOAD(2 downto 0) => cfg_max_payload(2 downto 0),
      CFGMAXREADREQ(2 downto 0) => cfg_max_read_req(2 downto 0),
      CFGMGMTADDR(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      CFGMGMTBYTEENABLE(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      CFGMGMTREAD => cfg_mgmt_read,
      CFGMGMTREADDATA(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      CFGMGMTREADWRITEDONE => cfg_mgmt_read_write_done,
      CFGMGMTTYPE1CFGREGACCESS => cfg_mgmt_type1_cfg_reg_access,
      CFGMGMTWRITE => cfg_mgmt_write,
      CFGMGMTWRITEDATA(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      CFGMSGRECEIVED => cfg_msg_received,
      CFGMSGRECEIVEDDATA(7 downto 0) => cfg_msg_received_data(7 downto 0),
      CFGMSGRECEIVEDTYPE(4 downto 0) => cfg_msg_received_type(4 downto 0),
      CFGMSGTRANSMIT => cfg_msg_transmit,
      CFGMSGTRANSMITDATA(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      CFGMSGTRANSMITDONE => cfg_msg_transmit_done,
      CFGMSGTRANSMITTYPE(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      CFGNEGOTIATEDWIDTH(3 downto 0) => \^cfg_negotiated_width\(3 downto 0),
      CFGOBFFENABLE(1 downto 0) => cfg_obff_enable(1 downto 0),
      CFGPERFUNCSTATUSCONTROL(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      CFGPERFUNCSTATUSDATA(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      CFGPERFUNCTIONNUMBER(3 downto 0) => cfg_per_function_number(3 downto 0),
      CFGPERFUNCTIONOUTPUTREQUEST => cfg_per_function_output_request,
      CFGPERFUNCTIONUPDATEDONE => cfg_per_function_update_done,
      CFGPHYLINKDOWN => \^cfg_phy_link_down\,
      CFGPHYLINKSTATUS(1 downto 0) => \^cfgphylinkstatus\(1 downto 0),
      CFGPLSTATUSCHANGE => cfg_pl_status_change,
      CFGPOWERSTATECHANGEACK => cfg_power_state_change_ack,
      CFGPOWERSTATECHANGEINTERRUPT => cfg_power_state_change_interrupt,
      CFGRCBSTATUS(3 downto 0) => cfg_rcb_status(3 downto 0),
      CFGREQPMTRANSITIONL23READY => cfg_req_pm_transition_l23_ready,
      CFGREVID(7 downto 0) => B"00000000",
      CFGSUBSYSID(15 downto 0) => B"0000000000000111",
      CFGSUBSYSVENDID(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      CFGTPHFUNCTIONNUM(3 downto 0) => ADDRARDADDR(8 downto 5),
      CFGTPHREQUESTERENABLE(3 downto 0) => cfg_tph_requester_enable(3 downto 0),
      CFGTPHSTMODE(11 downto 0) => cfg_tph_st_mode(11 downto 0),
      CFGTPHSTTADDRESS(4 downto 0) => ADDRARDADDR(4 downto 0),
      CFGTPHSTTREADDATA(31 downto 0) => DOUTADOUT(31 downto 0),
      CFGTPHSTTREADDATAVALID => cfg_tph_stt_read_data_valid,
      CFGTPHSTTREADENABLE => cfg_tph_stt_read_enable,
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => CFGTPHSTTWRITEBYTEVALID(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => CFGTPHSTTWRITEDATA(31 downto 0),
      CFGTPHSTTWRITEENABLE => cfg_tph_stt_write_enable,
      CFGVENDID(15 downto 0) => B"0001000011101110",
      CFGVFFLRDONE(7 downto 0) => cfg_vf_flr_done(7 downto 0),
      CFGVFFLRINPROCESS(7 downto 0) => cfg_vf_flr_in_process(7 downto 0),
      CFGVFPOWERSTATE(23 downto 0) => cfg_vf_power_state(23 downto 0),
      CFGVFSTATUS(15 downto 0) => cfg_vf_status(15 downto 0),
      CFGVFTPHREQUESTERENABLE(7 downto 0) => cfg_vf_tph_requester_enable(7 downto 0),
      CFGVFTPHSTMODE(23 downto 0) => cfg_vf_tph_st_mode(23 downto 0),
      CONFMCAPDESIGNSWITCH => mcap_design_switch,
      CONFMCAPEOS => PCIE_3_1_inst_n_24,
      CONFMCAPINUSEBYPCIE => cap_req,
      CONFMCAPREQUESTBYCONF => mcap_external_request,
      CONFREQDATA(31 downto 0) => conf_req_data(31 downto 0),
      CONFREQREADY => conf_req_ready,
      CONFREQREGNUM(3 downto 0) => conf_req_reg_num(3 downto 0),
      CONFREQTYPE(1 downto 0) => conf_req_type(1 downto 0),
      CONFREQVALID => conf_req_valid,
      CONFRESPRDATA(31 downto 0) => conf_resp_rdata(31 downto 0),
      CONFRESPVALID => conf_resp_valid,
      CORECLK => CLK_CORECLK,
      CORECLKMICOMPLETIONRAML => CLK_CORECLK,
      CORECLKMICOMPLETIONRAMU => CLK_CORECLK,
      CORECLKMIREPLAYRAM => CLK_CORECLK,
      CORECLKMIREQUESTRAM => CLK_CORECLK,
      DBGCFGLOCALMGMTREGOVERRIDE => '0',
      DBGDATAOUT(15) => PCIE_3_1_inst_n_530,
      DBGDATAOUT(14) => PCIE_3_1_inst_n_531,
      DBGDATAOUT(13) => PCIE_3_1_inst_n_532,
      DBGDATAOUT(12) => PCIE_3_1_inst_n_533,
      DBGDATAOUT(11) => PCIE_3_1_inst_n_534,
      DBGDATAOUT(10) => PCIE_3_1_inst_n_535,
      DBGDATAOUT(9) => PCIE_3_1_inst_n_536,
      DBGDATAOUT(8) => PCIE_3_1_inst_n_537,
      DBGDATAOUT(7) => PCIE_3_1_inst_n_538,
      DBGDATAOUT(6) => PCIE_3_1_inst_n_539,
      DBGDATAOUT(5) => PCIE_3_1_inst_n_540,
      DBGDATAOUT(4) => PCIE_3_1_inst_n_541,
      DBGDATAOUT(3) => PCIE_3_1_inst_n_542,
      DBGDATAOUT(2) => PCIE_3_1_inst_n_543,
      DBGDATAOUT(1) => PCIE_3_1_inst_n_544,
      DBGDATAOUT(0) => PCIE_3_1_inst_n_545,
      DBGDATASEL(3 downto 0) => B"0000",
      DBGMCAPCSB => PCIE_3_1_inst_n_28,
      DBGMCAPDATA(31) => PCIE_3_1_inst_n_1727,
      DBGMCAPDATA(30) => PCIE_3_1_inst_n_1728,
      DBGMCAPDATA(29) => PCIE_3_1_inst_n_1729,
      DBGMCAPDATA(28) => PCIE_3_1_inst_n_1730,
      DBGMCAPDATA(27) => PCIE_3_1_inst_n_1731,
      DBGMCAPDATA(26) => PCIE_3_1_inst_n_1732,
      DBGMCAPDATA(25) => PCIE_3_1_inst_n_1733,
      DBGMCAPDATA(24) => PCIE_3_1_inst_n_1734,
      DBGMCAPDATA(23) => PCIE_3_1_inst_n_1735,
      DBGMCAPDATA(22) => PCIE_3_1_inst_n_1736,
      DBGMCAPDATA(21) => PCIE_3_1_inst_n_1737,
      DBGMCAPDATA(20) => PCIE_3_1_inst_n_1738,
      DBGMCAPDATA(19) => PCIE_3_1_inst_n_1739,
      DBGMCAPDATA(18) => PCIE_3_1_inst_n_1740,
      DBGMCAPDATA(17) => PCIE_3_1_inst_n_1741,
      DBGMCAPDATA(16) => PCIE_3_1_inst_n_1742,
      DBGMCAPDATA(15) => PCIE_3_1_inst_n_1743,
      DBGMCAPDATA(14) => PCIE_3_1_inst_n_1744,
      DBGMCAPDATA(13) => PCIE_3_1_inst_n_1745,
      DBGMCAPDATA(12) => PCIE_3_1_inst_n_1746,
      DBGMCAPDATA(11) => PCIE_3_1_inst_n_1747,
      DBGMCAPDATA(10) => PCIE_3_1_inst_n_1748,
      DBGMCAPDATA(9) => PCIE_3_1_inst_n_1749,
      DBGMCAPDATA(8) => PCIE_3_1_inst_n_1750,
      DBGMCAPDATA(7) => PCIE_3_1_inst_n_1751,
      DBGMCAPDATA(6) => PCIE_3_1_inst_n_1752,
      DBGMCAPDATA(5) => PCIE_3_1_inst_n_1753,
      DBGMCAPDATA(4) => PCIE_3_1_inst_n_1754,
      DBGMCAPDATA(3) => PCIE_3_1_inst_n_1755,
      DBGMCAPDATA(2) => PCIE_3_1_inst_n_1756,
      DBGMCAPDATA(1) => PCIE_3_1_inst_n_1757,
      DBGMCAPDATA(0) => PCIE_3_1_inst_n_1758,
      DBGMCAPEOS => PCIE_3_1_inst_n_29,
      DBGMCAPERROR => PCIE_3_1_inst_n_30,
      DBGMCAPMODE => PCIE_3_1_inst_n_31,
      DBGMCAPRDATAVALID => PCIE_3_1_inst_n_32,
      DBGMCAPRDWRB => PCIE_3_1_inst_n_33,
      DBGMCAPRESET => PCIE_3_1_inst_n_34,
      DBGPLDATABLOCKRECEIVEDAFTEREDS => PCIE_3_1_inst_n_35,
      DBGPLGEN3FRAMINGERRORDETECTED => PCIE_3_1_inst_n_36,
      DBGPLGEN3SYNCHEADERERRORDETECTED => PCIE_3_1_inst_n_37,
      DBGPLINFERREDRXELECTRICALIDLE(7) => PCIE_3_1_inst_n_2622,
      DBGPLINFERREDRXELECTRICALIDLE(6) => PCIE_3_1_inst_n_2623,
      DBGPLINFERREDRXELECTRICALIDLE(5) => PCIE_3_1_inst_n_2624,
      DBGPLINFERREDRXELECTRICALIDLE(4) => PCIE_3_1_inst_n_2625,
      DBGPLINFERREDRXELECTRICALIDLE(3) => PCIE_3_1_inst_n_2626,
      DBGPLINFERREDRXELECTRICALIDLE(2) => PCIE_3_1_inst_n_2627,
      DBGPLINFERREDRXELECTRICALIDLE(1) => PCIE_3_1_inst_n_2628,
      DBGPLINFERREDRXELECTRICALIDLE(0) => PCIE_3_1_inst_n_2629,
      DRPADDR(9 downto 0) => drp_addr(9 downto 0),
      DRPCLK => drp_clk,
      DRPDI(15 downto 0) => drp_di(15 downto 0),
      DRPDO(15 downto 0) => drp_do(15 downto 0),
      DRPEN => drp_en,
      DRPRDY => drp_rdy,
      DRPWE => drp_we,
      LL2LMMASTERTLPSENT0 => PCIE_3_1_inst_n_39,
      LL2LMMASTERTLPSENT1 => PCIE_3_1_inst_n_40,
      LL2LMMASTERTLPSENTTLPID0(3) => PCIE_3_1_inst_n_2091,
      LL2LMMASTERTLPSENTTLPID0(2) => PCIE_3_1_inst_n_2092,
      LL2LMMASTERTLPSENTTLPID0(1) => PCIE_3_1_inst_n_2093,
      LL2LMMASTERTLPSENTTLPID0(0) => PCIE_3_1_inst_n_2094,
      LL2LMMASTERTLPSENTTLPID1(3) => PCIE_3_1_inst_n_2095,
      LL2LMMASTERTLPSENTTLPID1(2) => PCIE_3_1_inst_n_2096,
      LL2LMMASTERTLPSENTTLPID1(1) => PCIE_3_1_inst_n_2097,
      LL2LMMASTERTLPSENTTLPID1(0) => PCIE_3_1_inst_n_2098,
      LL2LMMAXISRXTDATA(255) => PCIE_3_1_inst_n_742,
      LL2LMMAXISRXTDATA(254) => PCIE_3_1_inst_n_743,
      LL2LMMAXISRXTDATA(253) => PCIE_3_1_inst_n_744,
      LL2LMMAXISRXTDATA(252) => PCIE_3_1_inst_n_745,
      LL2LMMAXISRXTDATA(251) => PCIE_3_1_inst_n_746,
      LL2LMMAXISRXTDATA(250) => PCIE_3_1_inst_n_747,
      LL2LMMAXISRXTDATA(249) => PCIE_3_1_inst_n_748,
      LL2LMMAXISRXTDATA(248) => PCIE_3_1_inst_n_749,
      LL2LMMAXISRXTDATA(247) => PCIE_3_1_inst_n_750,
      LL2LMMAXISRXTDATA(246) => PCIE_3_1_inst_n_751,
      LL2LMMAXISRXTDATA(245) => PCIE_3_1_inst_n_752,
      LL2LMMAXISRXTDATA(244) => PCIE_3_1_inst_n_753,
      LL2LMMAXISRXTDATA(243) => PCIE_3_1_inst_n_754,
      LL2LMMAXISRXTDATA(242) => PCIE_3_1_inst_n_755,
      LL2LMMAXISRXTDATA(241) => PCIE_3_1_inst_n_756,
      LL2LMMAXISRXTDATA(240) => PCIE_3_1_inst_n_757,
      LL2LMMAXISRXTDATA(239) => PCIE_3_1_inst_n_758,
      LL2LMMAXISRXTDATA(238) => PCIE_3_1_inst_n_759,
      LL2LMMAXISRXTDATA(237) => PCIE_3_1_inst_n_760,
      LL2LMMAXISRXTDATA(236) => PCIE_3_1_inst_n_761,
      LL2LMMAXISRXTDATA(235) => PCIE_3_1_inst_n_762,
      LL2LMMAXISRXTDATA(234) => PCIE_3_1_inst_n_763,
      LL2LMMAXISRXTDATA(233) => PCIE_3_1_inst_n_764,
      LL2LMMAXISRXTDATA(232) => PCIE_3_1_inst_n_765,
      LL2LMMAXISRXTDATA(231) => PCIE_3_1_inst_n_766,
      LL2LMMAXISRXTDATA(230) => PCIE_3_1_inst_n_767,
      LL2LMMAXISRXTDATA(229) => PCIE_3_1_inst_n_768,
      LL2LMMAXISRXTDATA(228) => PCIE_3_1_inst_n_769,
      LL2LMMAXISRXTDATA(227) => PCIE_3_1_inst_n_770,
      LL2LMMAXISRXTDATA(226) => PCIE_3_1_inst_n_771,
      LL2LMMAXISRXTDATA(225) => PCIE_3_1_inst_n_772,
      LL2LMMAXISRXTDATA(224) => PCIE_3_1_inst_n_773,
      LL2LMMAXISRXTDATA(223) => PCIE_3_1_inst_n_774,
      LL2LMMAXISRXTDATA(222) => PCIE_3_1_inst_n_775,
      LL2LMMAXISRXTDATA(221) => PCIE_3_1_inst_n_776,
      LL2LMMAXISRXTDATA(220) => PCIE_3_1_inst_n_777,
      LL2LMMAXISRXTDATA(219) => PCIE_3_1_inst_n_778,
      LL2LMMAXISRXTDATA(218) => PCIE_3_1_inst_n_779,
      LL2LMMAXISRXTDATA(217) => PCIE_3_1_inst_n_780,
      LL2LMMAXISRXTDATA(216) => PCIE_3_1_inst_n_781,
      LL2LMMAXISRXTDATA(215) => PCIE_3_1_inst_n_782,
      LL2LMMAXISRXTDATA(214) => PCIE_3_1_inst_n_783,
      LL2LMMAXISRXTDATA(213) => PCIE_3_1_inst_n_784,
      LL2LMMAXISRXTDATA(212) => PCIE_3_1_inst_n_785,
      LL2LMMAXISRXTDATA(211) => PCIE_3_1_inst_n_786,
      LL2LMMAXISRXTDATA(210) => PCIE_3_1_inst_n_787,
      LL2LMMAXISRXTDATA(209) => PCIE_3_1_inst_n_788,
      LL2LMMAXISRXTDATA(208) => PCIE_3_1_inst_n_789,
      LL2LMMAXISRXTDATA(207) => PCIE_3_1_inst_n_790,
      LL2LMMAXISRXTDATA(206) => PCIE_3_1_inst_n_791,
      LL2LMMAXISRXTDATA(205) => PCIE_3_1_inst_n_792,
      LL2LMMAXISRXTDATA(204) => PCIE_3_1_inst_n_793,
      LL2LMMAXISRXTDATA(203) => PCIE_3_1_inst_n_794,
      LL2LMMAXISRXTDATA(202) => PCIE_3_1_inst_n_795,
      LL2LMMAXISRXTDATA(201) => PCIE_3_1_inst_n_796,
      LL2LMMAXISRXTDATA(200) => PCIE_3_1_inst_n_797,
      LL2LMMAXISRXTDATA(199) => PCIE_3_1_inst_n_798,
      LL2LMMAXISRXTDATA(198) => PCIE_3_1_inst_n_799,
      LL2LMMAXISRXTDATA(197) => PCIE_3_1_inst_n_800,
      LL2LMMAXISRXTDATA(196) => PCIE_3_1_inst_n_801,
      LL2LMMAXISRXTDATA(195) => PCIE_3_1_inst_n_802,
      LL2LMMAXISRXTDATA(194) => PCIE_3_1_inst_n_803,
      LL2LMMAXISRXTDATA(193) => PCIE_3_1_inst_n_804,
      LL2LMMAXISRXTDATA(192) => PCIE_3_1_inst_n_805,
      LL2LMMAXISRXTDATA(191) => PCIE_3_1_inst_n_806,
      LL2LMMAXISRXTDATA(190) => PCIE_3_1_inst_n_807,
      LL2LMMAXISRXTDATA(189) => PCIE_3_1_inst_n_808,
      LL2LMMAXISRXTDATA(188) => PCIE_3_1_inst_n_809,
      LL2LMMAXISRXTDATA(187) => PCIE_3_1_inst_n_810,
      LL2LMMAXISRXTDATA(186) => PCIE_3_1_inst_n_811,
      LL2LMMAXISRXTDATA(185) => PCIE_3_1_inst_n_812,
      LL2LMMAXISRXTDATA(184) => PCIE_3_1_inst_n_813,
      LL2LMMAXISRXTDATA(183) => PCIE_3_1_inst_n_814,
      LL2LMMAXISRXTDATA(182) => PCIE_3_1_inst_n_815,
      LL2LMMAXISRXTDATA(181) => PCIE_3_1_inst_n_816,
      LL2LMMAXISRXTDATA(180) => PCIE_3_1_inst_n_817,
      LL2LMMAXISRXTDATA(179) => PCIE_3_1_inst_n_818,
      LL2LMMAXISRXTDATA(178) => PCIE_3_1_inst_n_819,
      LL2LMMAXISRXTDATA(177) => PCIE_3_1_inst_n_820,
      LL2LMMAXISRXTDATA(176) => PCIE_3_1_inst_n_821,
      LL2LMMAXISRXTDATA(175) => PCIE_3_1_inst_n_822,
      LL2LMMAXISRXTDATA(174) => PCIE_3_1_inst_n_823,
      LL2LMMAXISRXTDATA(173) => PCIE_3_1_inst_n_824,
      LL2LMMAXISRXTDATA(172) => PCIE_3_1_inst_n_825,
      LL2LMMAXISRXTDATA(171) => PCIE_3_1_inst_n_826,
      LL2LMMAXISRXTDATA(170) => PCIE_3_1_inst_n_827,
      LL2LMMAXISRXTDATA(169) => PCIE_3_1_inst_n_828,
      LL2LMMAXISRXTDATA(168) => PCIE_3_1_inst_n_829,
      LL2LMMAXISRXTDATA(167) => PCIE_3_1_inst_n_830,
      LL2LMMAXISRXTDATA(166) => PCIE_3_1_inst_n_831,
      LL2LMMAXISRXTDATA(165) => PCIE_3_1_inst_n_832,
      LL2LMMAXISRXTDATA(164) => PCIE_3_1_inst_n_833,
      LL2LMMAXISRXTDATA(163) => PCIE_3_1_inst_n_834,
      LL2LMMAXISRXTDATA(162) => PCIE_3_1_inst_n_835,
      LL2LMMAXISRXTDATA(161) => PCIE_3_1_inst_n_836,
      LL2LMMAXISRXTDATA(160) => PCIE_3_1_inst_n_837,
      LL2LMMAXISRXTDATA(159) => PCIE_3_1_inst_n_838,
      LL2LMMAXISRXTDATA(158) => PCIE_3_1_inst_n_839,
      LL2LMMAXISRXTDATA(157) => PCIE_3_1_inst_n_840,
      LL2LMMAXISRXTDATA(156) => PCIE_3_1_inst_n_841,
      LL2LMMAXISRXTDATA(155) => PCIE_3_1_inst_n_842,
      LL2LMMAXISRXTDATA(154) => PCIE_3_1_inst_n_843,
      LL2LMMAXISRXTDATA(153) => PCIE_3_1_inst_n_844,
      LL2LMMAXISRXTDATA(152) => PCIE_3_1_inst_n_845,
      LL2LMMAXISRXTDATA(151) => PCIE_3_1_inst_n_846,
      LL2LMMAXISRXTDATA(150) => PCIE_3_1_inst_n_847,
      LL2LMMAXISRXTDATA(149) => PCIE_3_1_inst_n_848,
      LL2LMMAXISRXTDATA(148) => PCIE_3_1_inst_n_849,
      LL2LMMAXISRXTDATA(147) => PCIE_3_1_inst_n_850,
      LL2LMMAXISRXTDATA(146) => PCIE_3_1_inst_n_851,
      LL2LMMAXISRXTDATA(145) => PCIE_3_1_inst_n_852,
      LL2LMMAXISRXTDATA(144) => PCIE_3_1_inst_n_853,
      LL2LMMAXISRXTDATA(143) => PCIE_3_1_inst_n_854,
      LL2LMMAXISRXTDATA(142) => PCIE_3_1_inst_n_855,
      LL2LMMAXISRXTDATA(141) => PCIE_3_1_inst_n_856,
      LL2LMMAXISRXTDATA(140) => PCIE_3_1_inst_n_857,
      LL2LMMAXISRXTDATA(139) => PCIE_3_1_inst_n_858,
      LL2LMMAXISRXTDATA(138) => PCIE_3_1_inst_n_859,
      LL2LMMAXISRXTDATA(137) => PCIE_3_1_inst_n_860,
      LL2LMMAXISRXTDATA(136) => PCIE_3_1_inst_n_861,
      LL2LMMAXISRXTDATA(135) => PCIE_3_1_inst_n_862,
      LL2LMMAXISRXTDATA(134) => PCIE_3_1_inst_n_863,
      LL2LMMAXISRXTDATA(133) => PCIE_3_1_inst_n_864,
      LL2LMMAXISRXTDATA(132) => PCIE_3_1_inst_n_865,
      LL2LMMAXISRXTDATA(131) => PCIE_3_1_inst_n_866,
      LL2LMMAXISRXTDATA(130) => PCIE_3_1_inst_n_867,
      LL2LMMAXISRXTDATA(129) => PCIE_3_1_inst_n_868,
      LL2LMMAXISRXTDATA(128) => PCIE_3_1_inst_n_869,
      LL2LMMAXISRXTDATA(127) => PCIE_3_1_inst_n_870,
      LL2LMMAXISRXTDATA(126) => PCIE_3_1_inst_n_871,
      LL2LMMAXISRXTDATA(125) => PCIE_3_1_inst_n_872,
      LL2LMMAXISRXTDATA(124) => PCIE_3_1_inst_n_873,
      LL2LMMAXISRXTDATA(123) => PCIE_3_1_inst_n_874,
      LL2LMMAXISRXTDATA(122) => PCIE_3_1_inst_n_875,
      LL2LMMAXISRXTDATA(121) => PCIE_3_1_inst_n_876,
      LL2LMMAXISRXTDATA(120) => PCIE_3_1_inst_n_877,
      LL2LMMAXISRXTDATA(119) => PCIE_3_1_inst_n_878,
      LL2LMMAXISRXTDATA(118) => PCIE_3_1_inst_n_879,
      LL2LMMAXISRXTDATA(117) => PCIE_3_1_inst_n_880,
      LL2LMMAXISRXTDATA(116) => PCIE_3_1_inst_n_881,
      LL2LMMAXISRXTDATA(115) => PCIE_3_1_inst_n_882,
      LL2LMMAXISRXTDATA(114) => PCIE_3_1_inst_n_883,
      LL2LMMAXISRXTDATA(113) => PCIE_3_1_inst_n_884,
      LL2LMMAXISRXTDATA(112) => PCIE_3_1_inst_n_885,
      LL2LMMAXISRXTDATA(111) => PCIE_3_1_inst_n_886,
      LL2LMMAXISRXTDATA(110) => PCIE_3_1_inst_n_887,
      LL2LMMAXISRXTDATA(109) => PCIE_3_1_inst_n_888,
      LL2LMMAXISRXTDATA(108) => PCIE_3_1_inst_n_889,
      LL2LMMAXISRXTDATA(107) => PCIE_3_1_inst_n_890,
      LL2LMMAXISRXTDATA(106) => PCIE_3_1_inst_n_891,
      LL2LMMAXISRXTDATA(105) => PCIE_3_1_inst_n_892,
      LL2LMMAXISRXTDATA(104) => PCIE_3_1_inst_n_893,
      LL2LMMAXISRXTDATA(103) => PCIE_3_1_inst_n_894,
      LL2LMMAXISRXTDATA(102) => PCIE_3_1_inst_n_895,
      LL2LMMAXISRXTDATA(101) => PCIE_3_1_inst_n_896,
      LL2LMMAXISRXTDATA(100) => PCIE_3_1_inst_n_897,
      LL2LMMAXISRXTDATA(99) => PCIE_3_1_inst_n_898,
      LL2LMMAXISRXTDATA(98) => PCIE_3_1_inst_n_899,
      LL2LMMAXISRXTDATA(97) => PCIE_3_1_inst_n_900,
      LL2LMMAXISRXTDATA(96) => PCIE_3_1_inst_n_901,
      LL2LMMAXISRXTDATA(95) => PCIE_3_1_inst_n_902,
      LL2LMMAXISRXTDATA(94) => PCIE_3_1_inst_n_903,
      LL2LMMAXISRXTDATA(93) => PCIE_3_1_inst_n_904,
      LL2LMMAXISRXTDATA(92) => PCIE_3_1_inst_n_905,
      LL2LMMAXISRXTDATA(91) => PCIE_3_1_inst_n_906,
      LL2LMMAXISRXTDATA(90) => PCIE_3_1_inst_n_907,
      LL2LMMAXISRXTDATA(89) => PCIE_3_1_inst_n_908,
      LL2LMMAXISRXTDATA(88) => PCIE_3_1_inst_n_909,
      LL2LMMAXISRXTDATA(87) => PCIE_3_1_inst_n_910,
      LL2LMMAXISRXTDATA(86) => PCIE_3_1_inst_n_911,
      LL2LMMAXISRXTDATA(85) => PCIE_3_1_inst_n_912,
      LL2LMMAXISRXTDATA(84) => PCIE_3_1_inst_n_913,
      LL2LMMAXISRXTDATA(83) => PCIE_3_1_inst_n_914,
      LL2LMMAXISRXTDATA(82) => PCIE_3_1_inst_n_915,
      LL2LMMAXISRXTDATA(81) => PCIE_3_1_inst_n_916,
      LL2LMMAXISRXTDATA(80) => PCIE_3_1_inst_n_917,
      LL2LMMAXISRXTDATA(79) => PCIE_3_1_inst_n_918,
      LL2LMMAXISRXTDATA(78) => PCIE_3_1_inst_n_919,
      LL2LMMAXISRXTDATA(77) => PCIE_3_1_inst_n_920,
      LL2LMMAXISRXTDATA(76) => PCIE_3_1_inst_n_921,
      LL2LMMAXISRXTDATA(75) => PCIE_3_1_inst_n_922,
      LL2LMMAXISRXTDATA(74) => PCIE_3_1_inst_n_923,
      LL2LMMAXISRXTDATA(73) => PCIE_3_1_inst_n_924,
      LL2LMMAXISRXTDATA(72) => PCIE_3_1_inst_n_925,
      LL2LMMAXISRXTDATA(71) => PCIE_3_1_inst_n_926,
      LL2LMMAXISRXTDATA(70) => PCIE_3_1_inst_n_927,
      LL2LMMAXISRXTDATA(69) => PCIE_3_1_inst_n_928,
      LL2LMMAXISRXTDATA(68) => PCIE_3_1_inst_n_929,
      LL2LMMAXISRXTDATA(67) => PCIE_3_1_inst_n_930,
      LL2LMMAXISRXTDATA(66) => PCIE_3_1_inst_n_931,
      LL2LMMAXISRXTDATA(65) => PCIE_3_1_inst_n_932,
      LL2LMMAXISRXTDATA(64) => PCIE_3_1_inst_n_933,
      LL2LMMAXISRXTDATA(63) => PCIE_3_1_inst_n_934,
      LL2LMMAXISRXTDATA(62) => PCIE_3_1_inst_n_935,
      LL2LMMAXISRXTDATA(61) => PCIE_3_1_inst_n_936,
      LL2LMMAXISRXTDATA(60) => PCIE_3_1_inst_n_937,
      LL2LMMAXISRXTDATA(59) => PCIE_3_1_inst_n_938,
      LL2LMMAXISRXTDATA(58) => PCIE_3_1_inst_n_939,
      LL2LMMAXISRXTDATA(57) => PCIE_3_1_inst_n_940,
      LL2LMMAXISRXTDATA(56) => PCIE_3_1_inst_n_941,
      LL2LMMAXISRXTDATA(55) => PCIE_3_1_inst_n_942,
      LL2LMMAXISRXTDATA(54) => PCIE_3_1_inst_n_943,
      LL2LMMAXISRXTDATA(53) => PCIE_3_1_inst_n_944,
      LL2LMMAXISRXTDATA(52) => PCIE_3_1_inst_n_945,
      LL2LMMAXISRXTDATA(51) => PCIE_3_1_inst_n_946,
      LL2LMMAXISRXTDATA(50) => PCIE_3_1_inst_n_947,
      LL2LMMAXISRXTDATA(49) => PCIE_3_1_inst_n_948,
      LL2LMMAXISRXTDATA(48) => PCIE_3_1_inst_n_949,
      LL2LMMAXISRXTDATA(47) => PCIE_3_1_inst_n_950,
      LL2LMMAXISRXTDATA(46) => PCIE_3_1_inst_n_951,
      LL2LMMAXISRXTDATA(45) => PCIE_3_1_inst_n_952,
      LL2LMMAXISRXTDATA(44) => PCIE_3_1_inst_n_953,
      LL2LMMAXISRXTDATA(43) => PCIE_3_1_inst_n_954,
      LL2LMMAXISRXTDATA(42) => PCIE_3_1_inst_n_955,
      LL2LMMAXISRXTDATA(41) => PCIE_3_1_inst_n_956,
      LL2LMMAXISRXTDATA(40) => PCIE_3_1_inst_n_957,
      LL2LMMAXISRXTDATA(39) => PCIE_3_1_inst_n_958,
      LL2LMMAXISRXTDATA(38) => PCIE_3_1_inst_n_959,
      LL2LMMAXISRXTDATA(37) => PCIE_3_1_inst_n_960,
      LL2LMMAXISRXTDATA(36) => PCIE_3_1_inst_n_961,
      LL2LMMAXISRXTDATA(35) => PCIE_3_1_inst_n_962,
      LL2LMMAXISRXTDATA(34) => PCIE_3_1_inst_n_963,
      LL2LMMAXISRXTDATA(33) => PCIE_3_1_inst_n_964,
      LL2LMMAXISRXTDATA(32) => PCIE_3_1_inst_n_965,
      LL2LMMAXISRXTDATA(31) => PCIE_3_1_inst_n_966,
      LL2LMMAXISRXTDATA(30) => PCIE_3_1_inst_n_967,
      LL2LMMAXISRXTDATA(29) => PCIE_3_1_inst_n_968,
      LL2LMMAXISRXTDATA(28) => PCIE_3_1_inst_n_969,
      LL2LMMAXISRXTDATA(27) => PCIE_3_1_inst_n_970,
      LL2LMMAXISRXTDATA(26) => PCIE_3_1_inst_n_971,
      LL2LMMAXISRXTDATA(25) => PCIE_3_1_inst_n_972,
      LL2LMMAXISRXTDATA(24) => PCIE_3_1_inst_n_973,
      LL2LMMAXISRXTDATA(23) => PCIE_3_1_inst_n_974,
      LL2LMMAXISRXTDATA(22) => PCIE_3_1_inst_n_975,
      LL2LMMAXISRXTDATA(21) => PCIE_3_1_inst_n_976,
      LL2LMMAXISRXTDATA(20) => PCIE_3_1_inst_n_977,
      LL2LMMAXISRXTDATA(19) => PCIE_3_1_inst_n_978,
      LL2LMMAXISRXTDATA(18) => PCIE_3_1_inst_n_979,
      LL2LMMAXISRXTDATA(17) => PCIE_3_1_inst_n_980,
      LL2LMMAXISRXTDATA(16) => PCIE_3_1_inst_n_981,
      LL2LMMAXISRXTDATA(15) => PCIE_3_1_inst_n_982,
      LL2LMMAXISRXTDATA(14) => PCIE_3_1_inst_n_983,
      LL2LMMAXISRXTDATA(13) => PCIE_3_1_inst_n_984,
      LL2LMMAXISRXTDATA(12) => PCIE_3_1_inst_n_985,
      LL2LMMAXISRXTDATA(11) => PCIE_3_1_inst_n_986,
      LL2LMMAXISRXTDATA(10) => PCIE_3_1_inst_n_987,
      LL2LMMAXISRXTDATA(9) => PCIE_3_1_inst_n_988,
      LL2LMMAXISRXTDATA(8) => PCIE_3_1_inst_n_989,
      LL2LMMAXISRXTDATA(7) => PCIE_3_1_inst_n_990,
      LL2LMMAXISRXTDATA(6) => PCIE_3_1_inst_n_991,
      LL2LMMAXISRXTDATA(5) => PCIE_3_1_inst_n_992,
      LL2LMMAXISRXTDATA(4) => PCIE_3_1_inst_n_993,
      LL2LMMAXISRXTDATA(3) => PCIE_3_1_inst_n_994,
      LL2LMMAXISRXTDATA(2) => PCIE_3_1_inst_n_995,
      LL2LMMAXISRXTDATA(1) => PCIE_3_1_inst_n_996,
      LL2LMMAXISRXTDATA(0) => PCIE_3_1_inst_n_997,
      LL2LMMAXISRXTUSER(17) => PCIE_3_1_inst_n_562,
      LL2LMMAXISRXTUSER(16) => PCIE_3_1_inst_n_563,
      LL2LMMAXISRXTUSER(15) => PCIE_3_1_inst_n_564,
      LL2LMMAXISRXTUSER(14) => PCIE_3_1_inst_n_565,
      LL2LMMAXISRXTUSER(13) => PCIE_3_1_inst_n_566,
      LL2LMMAXISRXTUSER(12) => PCIE_3_1_inst_n_567,
      LL2LMMAXISRXTUSER(11) => PCIE_3_1_inst_n_568,
      LL2LMMAXISRXTUSER(10) => PCIE_3_1_inst_n_569,
      LL2LMMAXISRXTUSER(9) => PCIE_3_1_inst_n_570,
      LL2LMMAXISRXTUSER(8) => PCIE_3_1_inst_n_571,
      LL2LMMAXISRXTUSER(7) => PCIE_3_1_inst_n_572,
      LL2LMMAXISRXTUSER(6) => PCIE_3_1_inst_n_573,
      LL2LMMAXISRXTUSER(5) => PCIE_3_1_inst_n_574,
      LL2LMMAXISRXTUSER(4) => PCIE_3_1_inst_n_575,
      LL2LMMAXISRXTUSER(3) => PCIE_3_1_inst_n_576,
      LL2LMMAXISRXTUSER(2) => PCIE_3_1_inst_n_577,
      LL2LMMAXISRXTUSER(1) => PCIE_3_1_inst_n_578,
      LL2LMMAXISRXTUSER(0) => PCIE_3_1_inst_n_579,
      LL2LMMAXISRXTVALID(7) => PCIE_3_1_inst_n_2630,
      LL2LMMAXISRXTVALID(6) => PCIE_3_1_inst_n_2631,
      LL2LMMAXISRXTVALID(5) => PCIE_3_1_inst_n_2632,
      LL2LMMAXISRXTVALID(4) => PCIE_3_1_inst_n_2633,
      LL2LMMAXISRXTVALID(3) => PCIE_3_1_inst_n_2634,
      LL2LMMAXISRXTVALID(2) => PCIE_3_1_inst_n_2635,
      LL2LMMAXISRXTVALID(1) => PCIE_3_1_inst_n_2636,
      LL2LMMAXISRXTVALID(0) => PCIE_3_1_inst_n_2637,
      LL2LMSAXISTXTREADY(7) => PCIE_3_1_inst_n_2638,
      LL2LMSAXISTXTREADY(6) => PCIE_3_1_inst_n_2639,
      LL2LMSAXISTXTREADY(5) => PCIE_3_1_inst_n_2640,
      LL2LMSAXISTXTREADY(4) => PCIE_3_1_inst_n_2641,
      LL2LMSAXISTXTREADY(3) => PCIE_3_1_inst_n_2642,
      LL2LMSAXISTXTREADY(2) => PCIE_3_1_inst_n_2643,
      LL2LMSAXISTXTREADY(1) => PCIE_3_1_inst_n_2644,
      LL2LMSAXISTXTREADY(0) => PCIE_3_1_inst_n_2645,
      LL2LMSAXISTXTUSER(13 downto 0) => B"00000000000000",
      LL2LMSAXISTXTVALID => '0',
      LL2LMTXTLPID0(3 downto 0) => B"0000",
      LL2LMTXTLPID1(3 downto 0) => B"0000",
      MAXISCQTDATA(255) => PCIE_3_1_inst_n_998,
      MAXISCQTDATA(254) => PCIE_3_1_inst_n_999,
      MAXISCQTDATA(253) => PCIE_3_1_inst_n_1000,
      MAXISCQTDATA(252) => PCIE_3_1_inst_n_1001,
      MAXISCQTDATA(251) => PCIE_3_1_inst_n_1002,
      MAXISCQTDATA(250) => PCIE_3_1_inst_n_1003,
      MAXISCQTDATA(249) => PCIE_3_1_inst_n_1004,
      MAXISCQTDATA(248) => PCIE_3_1_inst_n_1005,
      MAXISCQTDATA(247) => PCIE_3_1_inst_n_1006,
      MAXISCQTDATA(246) => PCIE_3_1_inst_n_1007,
      MAXISCQTDATA(245) => PCIE_3_1_inst_n_1008,
      MAXISCQTDATA(244) => PCIE_3_1_inst_n_1009,
      MAXISCQTDATA(243) => PCIE_3_1_inst_n_1010,
      MAXISCQTDATA(242) => PCIE_3_1_inst_n_1011,
      MAXISCQTDATA(241) => PCIE_3_1_inst_n_1012,
      MAXISCQTDATA(240) => PCIE_3_1_inst_n_1013,
      MAXISCQTDATA(239) => PCIE_3_1_inst_n_1014,
      MAXISCQTDATA(238) => PCIE_3_1_inst_n_1015,
      MAXISCQTDATA(237) => PCIE_3_1_inst_n_1016,
      MAXISCQTDATA(236) => PCIE_3_1_inst_n_1017,
      MAXISCQTDATA(235) => PCIE_3_1_inst_n_1018,
      MAXISCQTDATA(234) => PCIE_3_1_inst_n_1019,
      MAXISCQTDATA(233) => PCIE_3_1_inst_n_1020,
      MAXISCQTDATA(232) => PCIE_3_1_inst_n_1021,
      MAXISCQTDATA(231) => PCIE_3_1_inst_n_1022,
      MAXISCQTDATA(230) => PCIE_3_1_inst_n_1023,
      MAXISCQTDATA(229) => PCIE_3_1_inst_n_1024,
      MAXISCQTDATA(228) => PCIE_3_1_inst_n_1025,
      MAXISCQTDATA(227) => PCIE_3_1_inst_n_1026,
      MAXISCQTDATA(226) => PCIE_3_1_inst_n_1027,
      MAXISCQTDATA(225) => PCIE_3_1_inst_n_1028,
      MAXISCQTDATA(224) => PCIE_3_1_inst_n_1029,
      MAXISCQTDATA(223) => PCIE_3_1_inst_n_1030,
      MAXISCQTDATA(222) => PCIE_3_1_inst_n_1031,
      MAXISCQTDATA(221) => PCIE_3_1_inst_n_1032,
      MAXISCQTDATA(220) => PCIE_3_1_inst_n_1033,
      MAXISCQTDATA(219) => PCIE_3_1_inst_n_1034,
      MAXISCQTDATA(218) => PCIE_3_1_inst_n_1035,
      MAXISCQTDATA(217) => PCIE_3_1_inst_n_1036,
      MAXISCQTDATA(216) => PCIE_3_1_inst_n_1037,
      MAXISCQTDATA(215) => PCIE_3_1_inst_n_1038,
      MAXISCQTDATA(214) => PCIE_3_1_inst_n_1039,
      MAXISCQTDATA(213) => PCIE_3_1_inst_n_1040,
      MAXISCQTDATA(212) => PCIE_3_1_inst_n_1041,
      MAXISCQTDATA(211) => PCIE_3_1_inst_n_1042,
      MAXISCQTDATA(210) => PCIE_3_1_inst_n_1043,
      MAXISCQTDATA(209) => PCIE_3_1_inst_n_1044,
      MAXISCQTDATA(208) => PCIE_3_1_inst_n_1045,
      MAXISCQTDATA(207) => PCIE_3_1_inst_n_1046,
      MAXISCQTDATA(206) => PCIE_3_1_inst_n_1047,
      MAXISCQTDATA(205) => PCIE_3_1_inst_n_1048,
      MAXISCQTDATA(204) => PCIE_3_1_inst_n_1049,
      MAXISCQTDATA(203) => PCIE_3_1_inst_n_1050,
      MAXISCQTDATA(202) => PCIE_3_1_inst_n_1051,
      MAXISCQTDATA(201) => PCIE_3_1_inst_n_1052,
      MAXISCQTDATA(200) => PCIE_3_1_inst_n_1053,
      MAXISCQTDATA(199) => PCIE_3_1_inst_n_1054,
      MAXISCQTDATA(198) => PCIE_3_1_inst_n_1055,
      MAXISCQTDATA(197) => PCIE_3_1_inst_n_1056,
      MAXISCQTDATA(196) => PCIE_3_1_inst_n_1057,
      MAXISCQTDATA(195) => PCIE_3_1_inst_n_1058,
      MAXISCQTDATA(194) => PCIE_3_1_inst_n_1059,
      MAXISCQTDATA(193) => PCIE_3_1_inst_n_1060,
      MAXISCQTDATA(192) => PCIE_3_1_inst_n_1061,
      MAXISCQTDATA(191) => PCIE_3_1_inst_n_1062,
      MAXISCQTDATA(190) => PCIE_3_1_inst_n_1063,
      MAXISCQTDATA(189) => PCIE_3_1_inst_n_1064,
      MAXISCQTDATA(188) => PCIE_3_1_inst_n_1065,
      MAXISCQTDATA(187) => PCIE_3_1_inst_n_1066,
      MAXISCQTDATA(186) => PCIE_3_1_inst_n_1067,
      MAXISCQTDATA(185) => PCIE_3_1_inst_n_1068,
      MAXISCQTDATA(184) => PCIE_3_1_inst_n_1069,
      MAXISCQTDATA(183) => PCIE_3_1_inst_n_1070,
      MAXISCQTDATA(182) => PCIE_3_1_inst_n_1071,
      MAXISCQTDATA(181) => PCIE_3_1_inst_n_1072,
      MAXISCQTDATA(180) => PCIE_3_1_inst_n_1073,
      MAXISCQTDATA(179) => PCIE_3_1_inst_n_1074,
      MAXISCQTDATA(178) => PCIE_3_1_inst_n_1075,
      MAXISCQTDATA(177) => PCIE_3_1_inst_n_1076,
      MAXISCQTDATA(176) => PCIE_3_1_inst_n_1077,
      MAXISCQTDATA(175) => PCIE_3_1_inst_n_1078,
      MAXISCQTDATA(174) => PCIE_3_1_inst_n_1079,
      MAXISCQTDATA(173) => PCIE_3_1_inst_n_1080,
      MAXISCQTDATA(172) => PCIE_3_1_inst_n_1081,
      MAXISCQTDATA(171) => PCIE_3_1_inst_n_1082,
      MAXISCQTDATA(170) => PCIE_3_1_inst_n_1083,
      MAXISCQTDATA(169) => PCIE_3_1_inst_n_1084,
      MAXISCQTDATA(168) => PCIE_3_1_inst_n_1085,
      MAXISCQTDATA(167) => PCIE_3_1_inst_n_1086,
      MAXISCQTDATA(166) => PCIE_3_1_inst_n_1087,
      MAXISCQTDATA(165) => PCIE_3_1_inst_n_1088,
      MAXISCQTDATA(164) => PCIE_3_1_inst_n_1089,
      MAXISCQTDATA(163) => PCIE_3_1_inst_n_1090,
      MAXISCQTDATA(162) => PCIE_3_1_inst_n_1091,
      MAXISCQTDATA(161) => PCIE_3_1_inst_n_1092,
      MAXISCQTDATA(160) => PCIE_3_1_inst_n_1093,
      MAXISCQTDATA(159) => PCIE_3_1_inst_n_1094,
      MAXISCQTDATA(158) => PCIE_3_1_inst_n_1095,
      MAXISCQTDATA(157) => PCIE_3_1_inst_n_1096,
      MAXISCQTDATA(156) => PCIE_3_1_inst_n_1097,
      MAXISCQTDATA(155) => PCIE_3_1_inst_n_1098,
      MAXISCQTDATA(154) => PCIE_3_1_inst_n_1099,
      MAXISCQTDATA(153) => PCIE_3_1_inst_n_1100,
      MAXISCQTDATA(152) => PCIE_3_1_inst_n_1101,
      MAXISCQTDATA(151) => PCIE_3_1_inst_n_1102,
      MAXISCQTDATA(150) => PCIE_3_1_inst_n_1103,
      MAXISCQTDATA(149) => PCIE_3_1_inst_n_1104,
      MAXISCQTDATA(148) => PCIE_3_1_inst_n_1105,
      MAXISCQTDATA(147) => PCIE_3_1_inst_n_1106,
      MAXISCQTDATA(146) => PCIE_3_1_inst_n_1107,
      MAXISCQTDATA(145) => PCIE_3_1_inst_n_1108,
      MAXISCQTDATA(144) => PCIE_3_1_inst_n_1109,
      MAXISCQTDATA(143) => PCIE_3_1_inst_n_1110,
      MAXISCQTDATA(142) => PCIE_3_1_inst_n_1111,
      MAXISCQTDATA(141) => PCIE_3_1_inst_n_1112,
      MAXISCQTDATA(140) => PCIE_3_1_inst_n_1113,
      MAXISCQTDATA(139) => PCIE_3_1_inst_n_1114,
      MAXISCQTDATA(138) => PCIE_3_1_inst_n_1115,
      MAXISCQTDATA(137) => PCIE_3_1_inst_n_1116,
      MAXISCQTDATA(136) => PCIE_3_1_inst_n_1117,
      MAXISCQTDATA(135) => PCIE_3_1_inst_n_1118,
      MAXISCQTDATA(134) => PCIE_3_1_inst_n_1119,
      MAXISCQTDATA(133) => PCIE_3_1_inst_n_1120,
      MAXISCQTDATA(132) => PCIE_3_1_inst_n_1121,
      MAXISCQTDATA(131) => PCIE_3_1_inst_n_1122,
      MAXISCQTDATA(130) => PCIE_3_1_inst_n_1123,
      MAXISCQTDATA(129) => PCIE_3_1_inst_n_1124,
      MAXISCQTDATA(128) => PCIE_3_1_inst_n_1125,
      MAXISCQTDATA(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      MAXISCQTKEEP(7) => PCIE_3_1_inst_n_2646,
      MAXISCQTKEEP(6) => PCIE_3_1_inst_n_2647,
      MAXISCQTKEEP(5) => PCIE_3_1_inst_n_2648,
      MAXISCQTKEEP(4) => PCIE_3_1_inst_n_2649,
      MAXISCQTKEEP(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      MAXISCQTLAST => m_axis_cq_tlast,
      MAXISCQTREADY(21) => m_axis_cq_tready,
      MAXISCQTREADY(20) => m_axis_cq_tready,
      MAXISCQTREADY(19) => m_axis_cq_tready,
      MAXISCQTREADY(18) => m_axis_cq_tready,
      MAXISCQTREADY(17) => m_axis_cq_tready,
      MAXISCQTREADY(16) => m_axis_cq_tready,
      MAXISCQTREADY(15) => m_axis_cq_tready,
      MAXISCQTREADY(14) => m_axis_cq_tready,
      MAXISCQTREADY(13) => m_axis_cq_tready,
      MAXISCQTREADY(12) => m_axis_cq_tready,
      MAXISCQTREADY(11) => m_axis_cq_tready,
      MAXISCQTREADY(10) => m_axis_cq_tready,
      MAXISCQTREADY(9) => m_axis_cq_tready,
      MAXISCQTREADY(8) => m_axis_cq_tready,
      MAXISCQTREADY(7) => m_axis_cq_tready,
      MAXISCQTREADY(6) => m_axis_cq_tready,
      MAXISCQTREADY(5) => m_axis_cq_tready,
      MAXISCQTREADY(4) => m_axis_cq_tready,
      MAXISCQTREADY(3) => m_axis_cq_tready,
      MAXISCQTREADY(2) => m_axis_cq_tready,
      MAXISCQTREADY(1) => m_axis_cq_tready,
      MAXISCQTREADY(0) => m_axis_cq_tready,
      MAXISCQTUSER(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      MAXISCQTVALID => m_axis_cq_tvalid,
      MAXISRCTDATA(255) => PCIE_3_1_inst_n_1254,
      MAXISRCTDATA(254) => PCIE_3_1_inst_n_1255,
      MAXISRCTDATA(253) => PCIE_3_1_inst_n_1256,
      MAXISRCTDATA(252) => PCIE_3_1_inst_n_1257,
      MAXISRCTDATA(251) => PCIE_3_1_inst_n_1258,
      MAXISRCTDATA(250) => PCIE_3_1_inst_n_1259,
      MAXISRCTDATA(249) => PCIE_3_1_inst_n_1260,
      MAXISRCTDATA(248) => PCIE_3_1_inst_n_1261,
      MAXISRCTDATA(247) => PCIE_3_1_inst_n_1262,
      MAXISRCTDATA(246) => PCIE_3_1_inst_n_1263,
      MAXISRCTDATA(245) => PCIE_3_1_inst_n_1264,
      MAXISRCTDATA(244) => PCIE_3_1_inst_n_1265,
      MAXISRCTDATA(243) => PCIE_3_1_inst_n_1266,
      MAXISRCTDATA(242) => PCIE_3_1_inst_n_1267,
      MAXISRCTDATA(241) => PCIE_3_1_inst_n_1268,
      MAXISRCTDATA(240) => PCIE_3_1_inst_n_1269,
      MAXISRCTDATA(239) => PCIE_3_1_inst_n_1270,
      MAXISRCTDATA(238) => PCIE_3_1_inst_n_1271,
      MAXISRCTDATA(237) => PCIE_3_1_inst_n_1272,
      MAXISRCTDATA(236) => PCIE_3_1_inst_n_1273,
      MAXISRCTDATA(235) => PCIE_3_1_inst_n_1274,
      MAXISRCTDATA(234) => PCIE_3_1_inst_n_1275,
      MAXISRCTDATA(233) => PCIE_3_1_inst_n_1276,
      MAXISRCTDATA(232) => PCIE_3_1_inst_n_1277,
      MAXISRCTDATA(231) => PCIE_3_1_inst_n_1278,
      MAXISRCTDATA(230) => PCIE_3_1_inst_n_1279,
      MAXISRCTDATA(229) => PCIE_3_1_inst_n_1280,
      MAXISRCTDATA(228) => PCIE_3_1_inst_n_1281,
      MAXISRCTDATA(227) => PCIE_3_1_inst_n_1282,
      MAXISRCTDATA(226) => PCIE_3_1_inst_n_1283,
      MAXISRCTDATA(225) => PCIE_3_1_inst_n_1284,
      MAXISRCTDATA(224) => PCIE_3_1_inst_n_1285,
      MAXISRCTDATA(223) => PCIE_3_1_inst_n_1286,
      MAXISRCTDATA(222) => PCIE_3_1_inst_n_1287,
      MAXISRCTDATA(221) => PCIE_3_1_inst_n_1288,
      MAXISRCTDATA(220) => PCIE_3_1_inst_n_1289,
      MAXISRCTDATA(219) => PCIE_3_1_inst_n_1290,
      MAXISRCTDATA(218) => PCIE_3_1_inst_n_1291,
      MAXISRCTDATA(217) => PCIE_3_1_inst_n_1292,
      MAXISRCTDATA(216) => PCIE_3_1_inst_n_1293,
      MAXISRCTDATA(215) => PCIE_3_1_inst_n_1294,
      MAXISRCTDATA(214) => PCIE_3_1_inst_n_1295,
      MAXISRCTDATA(213) => PCIE_3_1_inst_n_1296,
      MAXISRCTDATA(212) => PCIE_3_1_inst_n_1297,
      MAXISRCTDATA(211) => PCIE_3_1_inst_n_1298,
      MAXISRCTDATA(210) => PCIE_3_1_inst_n_1299,
      MAXISRCTDATA(209) => PCIE_3_1_inst_n_1300,
      MAXISRCTDATA(208) => PCIE_3_1_inst_n_1301,
      MAXISRCTDATA(207) => PCIE_3_1_inst_n_1302,
      MAXISRCTDATA(206) => PCIE_3_1_inst_n_1303,
      MAXISRCTDATA(205) => PCIE_3_1_inst_n_1304,
      MAXISRCTDATA(204) => PCIE_3_1_inst_n_1305,
      MAXISRCTDATA(203) => PCIE_3_1_inst_n_1306,
      MAXISRCTDATA(202) => PCIE_3_1_inst_n_1307,
      MAXISRCTDATA(201) => PCIE_3_1_inst_n_1308,
      MAXISRCTDATA(200) => PCIE_3_1_inst_n_1309,
      MAXISRCTDATA(199) => PCIE_3_1_inst_n_1310,
      MAXISRCTDATA(198) => PCIE_3_1_inst_n_1311,
      MAXISRCTDATA(197) => PCIE_3_1_inst_n_1312,
      MAXISRCTDATA(196) => PCIE_3_1_inst_n_1313,
      MAXISRCTDATA(195) => PCIE_3_1_inst_n_1314,
      MAXISRCTDATA(194) => PCIE_3_1_inst_n_1315,
      MAXISRCTDATA(193) => PCIE_3_1_inst_n_1316,
      MAXISRCTDATA(192) => PCIE_3_1_inst_n_1317,
      MAXISRCTDATA(191) => PCIE_3_1_inst_n_1318,
      MAXISRCTDATA(190) => PCIE_3_1_inst_n_1319,
      MAXISRCTDATA(189) => PCIE_3_1_inst_n_1320,
      MAXISRCTDATA(188) => PCIE_3_1_inst_n_1321,
      MAXISRCTDATA(187) => PCIE_3_1_inst_n_1322,
      MAXISRCTDATA(186) => PCIE_3_1_inst_n_1323,
      MAXISRCTDATA(185) => PCIE_3_1_inst_n_1324,
      MAXISRCTDATA(184) => PCIE_3_1_inst_n_1325,
      MAXISRCTDATA(183) => PCIE_3_1_inst_n_1326,
      MAXISRCTDATA(182) => PCIE_3_1_inst_n_1327,
      MAXISRCTDATA(181) => PCIE_3_1_inst_n_1328,
      MAXISRCTDATA(180) => PCIE_3_1_inst_n_1329,
      MAXISRCTDATA(179) => PCIE_3_1_inst_n_1330,
      MAXISRCTDATA(178) => PCIE_3_1_inst_n_1331,
      MAXISRCTDATA(177) => PCIE_3_1_inst_n_1332,
      MAXISRCTDATA(176) => PCIE_3_1_inst_n_1333,
      MAXISRCTDATA(175) => PCIE_3_1_inst_n_1334,
      MAXISRCTDATA(174) => PCIE_3_1_inst_n_1335,
      MAXISRCTDATA(173) => PCIE_3_1_inst_n_1336,
      MAXISRCTDATA(172) => PCIE_3_1_inst_n_1337,
      MAXISRCTDATA(171) => PCIE_3_1_inst_n_1338,
      MAXISRCTDATA(170) => PCIE_3_1_inst_n_1339,
      MAXISRCTDATA(169) => PCIE_3_1_inst_n_1340,
      MAXISRCTDATA(168) => PCIE_3_1_inst_n_1341,
      MAXISRCTDATA(167) => PCIE_3_1_inst_n_1342,
      MAXISRCTDATA(166) => PCIE_3_1_inst_n_1343,
      MAXISRCTDATA(165) => PCIE_3_1_inst_n_1344,
      MAXISRCTDATA(164) => PCIE_3_1_inst_n_1345,
      MAXISRCTDATA(163) => PCIE_3_1_inst_n_1346,
      MAXISRCTDATA(162) => PCIE_3_1_inst_n_1347,
      MAXISRCTDATA(161) => PCIE_3_1_inst_n_1348,
      MAXISRCTDATA(160) => PCIE_3_1_inst_n_1349,
      MAXISRCTDATA(159) => PCIE_3_1_inst_n_1350,
      MAXISRCTDATA(158) => PCIE_3_1_inst_n_1351,
      MAXISRCTDATA(157) => PCIE_3_1_inst_n_1352,
      MAXISRCTDATA(156) => PCIE_3_1_inst_n_1353,
      MAXISRCTDATA(155) => PCIE_3_1_inst_n_1354,
      MAXISRCTDATA(154) => PCIE_3_1_inst_n_1355,
      MAXISRCTDATA(153) => PCIE_3_1_inst_n_1356,
      MAXISRCTDATA(152) => PCIE_3_1_inst_n_1357,
      MAXISRCTDATA(151) => PCIE_3_1_inst_n_1358,
      MAXISRCTDATA(150) => PCIE_3_1_inst_n_1359,
      MAXISRCTDATA(149) => PCIE_3_1_inst_n_1360,
      MAXISRCTDATA(148) => PCIE_3_1_inst_n_1361,
      MAXISRCTDATA(147) => PCIE_3_1_inst_n_1362,
      MAXISRCTDATA(146) => PCIE_3_1_inst_n_1363,
      MAXISRCTDATA(145) => PCIE_3_1_inst_n_1364,
      MAXISRCTDATA(144) => PCIE_3_1_inst_n_1365,
      MAXISRCTDATA(143) => PCIE_3_1_inst_n_1366,
      MAXISRCTDATA(142) => PCIE_3_1_inst_n_1367,
      MAXISRCTDATA(141) => PCIE_3_1_inst_n_1368,
      MAXISRCTDATA(140) => PCIE_3_1_inst_n_1369,
      MAXISRCTDATA(139) => PCIE_3_1_inst_n_1370,
      MAXISRCTDATA(138) => PCIE_3_1_inst_n_1371,
      MAXISRCTDATA(137) => PCIE_3_1_inst_n_1372,
      MAXISRCTDATA(136) => PCIE_3_1_inst_n_1373,
      MAXISRCTDATA(135) => PCIE_3_1_inst_n_1374,
      MAXISRCTDATA(134) => PCIE_3_1_inst_n_1375,
      MAXISRCTDATA(133) => PCIE_3_1_inst_n_1376,
      MAXISRCTDATA(132) => PCIE_3_1_inst_n_1377,
      MAXISRCTDATA(131) => PCIE_3_1_inst_n_1378,
      MAXISRCTDATA(130) => PCIE_3_1_inst_n_1379,
      MAXISRCTDATA(129) => PCIE_3_1_inst_n_1380,
      MAXISRCTDATA(128) => PCIE_3_1_inst_n_1381,
      MAXISRCTDATA(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      MAXISRCTKEEP(7) => PCIE_3_1_inst_n_2654,
      MAXISRCTKEEP(6) => PCIE_3_1_inst_n_2655,
      MAXISRCTKEEP(5) => PCIE_3_1_inst_n_2656,
      MAXISRCTKEEP(4) => PCIE_3_1_inst_n_2657,
      MAXISRCTKEEP(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      MAXISRCTLAST => m_axis_rc_tlast,
      MAXISRCTREADY(21) => m_axis_rc_tready,
      MAXISRCTREADY(20) => m_axis_rc_tready,
      MAXISRCTREADY(19) => m_axis_rc_tready,
      MAXISRCTREADY(18) => m_axis_rc_tready,
      MAXISRCTREADY(17) => m_axis_rc_tready,
      MAXISRCTREADY(16) => m_axis_rc_tready,
      MAXISRCTREADY(15) => m_axis_rc_tready,
      MAXISRCTREADY(14) => m_axis_rc_tready,
      MAXISRCTREADY(13) => m_axis_rc_tready,
      MAXISRCTREADY(12) => m_axis_rc_tready,
      MAXISRCTREADY(11) => m_axis_rc_tready,
      MAXISRCTREADY(10) => m_axis_rc_tready,
      MAXISRCTREADY(9) => m_axis_rc_tready,
      MAXISRCTREADY(8) => m_axis_rc_tready,
      MAXISRCTREADY(7) => m_axis_rc_tready,
      MAXISRCTREADY(6) => m_axis_rc_tready,
      MAXISRCTREADY(5) => m_axis_rc_tready,
      MAXISRCTREADY(4) => m_axis_rc_tready,
      MAXISRCTREADY(3) => m_axis_rc_tready,
      MAXISRCTREADY(2) => m_axis_rc_tready,
      MAXISRCTREADY(1) => m_axis_rc_tready,
      MAXISRCTREADY(0) => m_axis_rc_tready,
      MAXISRCTUSER(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      MAXISRCTVALID => m_axis_rc_tvalid,
      MCAPCLK => MCAPCLK,
      MCAPPERST0B => '0',
      MCAPPERST1B => '0',
      MGMTRESETN => MGMTRESETN,
      MGMTSTICKYRESETN => MGMTRESETN,
      MICOMPLETIONRAMREADADDRESSAL(9 downto 0) => MICOMPLETIONRAMREADADDRESSAL(9 downto 0),
      MICOMPLETIONRAMREADADDRESSAU(9 downto 0) => MICOMPLETIONRAMREADADDRESSAU(9 downto 0),
      MICOMPLETIONRAMREADADDRESSBL(9 downto 0) => MICOMPLETIONRAMREADADDRESSBL(9 downto 0),
      MICOMPLETIONRAMREADADDRESSBU(9 downto 0) => MICOMPLETIONRAMREADADDRESSBU(9 downto 0),
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      MICOMPLETIONRAMREADENABLEL(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      MICOMPLETIONRAMREADENABLEU(3 downto 0) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0),
      MICOMPLETIONRAMWRITEDATAL(71 downto 0) => micompletionramwritedata(71 downto 0),
      MICOMPLETIONRAMWRITEDATAU(71 downto 0) => micompletionramwritedata(143 downto 72),
      MICOMPLETIONRAMWRITEENABLEL(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEU(3 downto 0) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMREADENABLE(1 downto 0) => MIREPLAYRAMREADENABLE(1 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      MIREQUESTRAMREADADDRESSA(8 downto 0) => MIREQUESTRAMREADADDRESSA(8 downto 0),
      MIREQUESTRAMREADADDRESSB(8 downto 0) => MIREQUESTRAMREADADDRESSB(8 downto 0),
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEADDRESSA(8 downto 0) => MIREQUESTRAMWRITEADDRESSA(8 downto 0),
      MIREQUESTRAMWRITEADDRESSB(8 downto 0) => MIREQUESTRAMWRITEADDRESSB(8 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      PCIECQNPREQ => pcie_cq_np_req,
      PCIECQNPREQCOUNT(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      PCIEPERST0B => PCIE_3_1_inst_n_45,
      PCIEPERST1B => PCIE_3_1_inst_n_46,
      PCIERQSEQNUM(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      PCIERQSEQNUMVLD => pcie_rq_seq_num_vld,
      PCIERQTAG(5 downto 0) => pcie_rq_tag(5 downto 0),
      PCIERQTAGAV(1 downto 0) => pcie_rq_tag_av(1 downto 0),
      PCIERQTAGVLD => pcie_rq_tag_vld,
      PCIETFCNPDAV(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      PCIETFCNPHAV(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      PIPECLK => CLK_PCLK,
      PIPEEQFS(5) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPEEQFS(4) => '0',
      PIPEEQFS(3) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPEEQFS(2 downto 0) => B"000",
      PIPEEQLF(5 downto 4) => B"00",
      PIPEEQLF(3) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPEEQLF(2) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPEEQLF(1 downto 0) => B"00",
      PIPERESETN => pipe_reset_n,
      PIPERX0CHARISK(1 downto 0) => cfg_ext_read_received_d1_reg_2(1 downto 0),
      PIPERX0DATA(31 downto 0) => PIPERX0DATA_in_int(31 downto 0),
      PIPERX0DATAVALID => PIPERX0DATAVALID_in_int,
      PIPERX0ELECIDLE => pipe_rx0_elec_idle,
      PIPERX0EQCONTROL(1 downto 0) => D(1 downto 0),
      PIPERX0EQDONE => pipe_rx0_eqdone,
      PIPERX0EQLPADAPTDONE => pipe_rx0_eqlp_adaptdone,
      PIPERX0EQLPLFFS(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_32(5 downto 0),
      PIPERX0EQLPLFFSSEL => pipe_rx0_eqlp_lffs_sel,
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX0EQLPNEWTXCOEFFORPRESET(2) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPERX0EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX0EQLPTXPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_24(3 downto 0),
      PIPERX0EQPRESET(2 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_15(2 downto 0),
      PIPERX0PHYSTATUS => pipe_rx0_phy_status,
      PIPERX0POLARITY => pipe_rx0_polarity,
      PIPERX0STARTBLOCK => PIPERX0STARTBLOCK_in_int,
      PIPERX0STATUS(2 downto 0) => PIPERX0STATUS_in_int(2 downto 0),
      PIPERX0SYNCHEADER(1 downto 0) => PIPERX0SYNCHEADER_in_int(1 downto 0),
      PIPERX0VALID => pipe_rx0_valid,
      PIPERX1CHARISK(1 downto 0) => cfg_ext_read_received_d1_reg_3(1 downto 0),
      PIPERX1DATA(31 downto 0) => PIPERX1DATA_in_int(31 downto 0),
      PIPERX1DATAVALID => PIPERX1DATAVALID_in_int,
      PIPERX1ELECIDLE => pipe_rx1_elec_idle,
      PIPERX1EQCONTROL(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg(1 downto 0),
      PIPERX1EQDONE => pipe_rx1_eqdone,
      PIPERX1EQLPADAPTDONE => pipe_rx1_eqlp_adaptdone,
      PIPERX1EQLPLFFS(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_33(5 downto 0),
      PIPERX1EQLPLFFSSEL => pipe_rx1_eqlp_lffs_sel,
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX1EQLPNEWTXCOEFFORPRESET(2) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPERX1EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX1EQLPTXPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_25(3 downto 0),
      PIPERX1EQPRESET(2 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_16(2 downto 0),
      PIPERX1PHYSTATUS => pipe_rx1_phy_status,
      PIPERX1POLARITY => pipe_rx1_polarity,
      PIPERX1STARTBLOCK => PIPERX1STARTBLOCK_in_int,
      PIPERX1STATUS(2 downto 0) => PIPERX1STATUS_in_int(2 downto 0),
      PIPERX1SYNCHEADER(1 downto 0) => PIPERX1SYNCHEADER_in_int(1 downto 0),
      PIPERX1VALID => pipe_rx1_valid,
      PIPERX2CHARISK(1 downto 0) => cfg_ext_read_received_d1_reg_4(1 downto 0),
      PIPERX2DATA(31 downto 0) => PIPERX2DATA_in_int(31 downto 0),
      PIPERX2DATAVALID => PIPERX2DATAVALID_in_int,
      PIPERX2ELECIDLE => pipe_rx2_elec_idle,
      PIPERX2EQCONTROL(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_0(1 downto 0),
      PIPERX2EQDONE => pipe_rx2_eqdone,
      PIPERX2EQLPADAPTDONE => pipe_rx2_eqlp_adaptdone,
      PIPERX2EQLPLFFS(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_34(5 downto 0),
      PIPERX2EQLPLFFSSEL => pipe_rx2_eqlp_lffs_sel,
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX2EQLPNEWTXCOEFFORPRESET(2) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPERX2EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX2EQLPTXPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_26(3 downto 0),
      PIPERX2EQPRESET(2 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_17(2 downto 0),
      PIPERX2PHYSTATUS => pipe_rx2_phy_status,
      PIPERX2POLARITY => pipe_rx2_polarity,
      PIPERX2STARTBLOCK => PIPERX2STARTBLOCK_in_int,
      PIPERX2STATUS(2 downto 0) => PIPERX2STATUS_in_int(2 downto 0),
      PIPERX2SYNCHEADER(1 downto 0) => PIPERX2SYNCHEADER_in_int(1 downto 0),
      PIPERX2VALID => pipe_rx2_valid,
      PIPERX3CHARISK(1 downto 0) => cfg_ext_read_received_d1_reg_5(1 downto 0),
      PIPERX3DATA(31 downto 0) => PIPERX3DATA_in_int(31 downto 0),
      PIPERX3DATAVALID => PIPERX3DATAVALID_in_int,
      PIPERX3ELECIDLE => pipe_rx3_elec_idle,
      PIPERX3EQCONTROL(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_1(1 downto 0),
      PIPERX3EQDONE => pipe_rx3_eqdone,
      PIPERX3EQLPADAPTDONE => pipe_rx3_eqlp_adaptdone,
      PIPERX3EQLPLFFS(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_35(5 downto 0),
      PIPERX3EQLPLFFSSEL => pipe_rx3_eqlp_lffs_sel,
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX3EQLPNEWTXCOEFFORPRESET(2) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPERX3EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX3EQLPTXPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_27(3 downto 0),
      PIPERX3EQPRESET(2 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_18(2 downto 0),
      PIPERX3PHYSTATUS => pipe_rx3_phy_status,
      PIPERX3POLARITY => pipe_rx3_polarity,
      PIPERX3STARTBLOCK => PIPERX3STARTBLOCK_in_int,
      PIPERX3STATUS(2 downto 0) => PIPERX3STATUS_in_int(2 downto 0),
      PIPERX3SYNCHEADER(1 downto 0) => PIPERX3SYNCHEADER_in_int(1 downto 0),
      PIPERX3VALID => pipe_rx3_valid,
      PIPERX4CHARISK(1 downto 0) => B"00",
      PIPERX4DATA(31 downto 0) => B"00000000000000000000000000000000",
      PIPERX4DATAVALID => '0',
      PIPERX4ELECIDLE => '1',
      PIPERX4EQCONTROL(1) => PCIE_3_1_inst_n_604,
      PIPERX4EQCONTROL(0) => PCIE_3_1_inst_n_605,
      PIPERX4EQDONE => '0',
      PIPERX4EQLPADAPTDONE => '0',
      PIPERX4EQLPLFFS(5) => PCIE_3_1_inst_n_2251,
      PIPERX4EQLPLFFS(4) => PCIE_3_1_inst_n_2252,
      PIPERX4EQLPLFFS(3) => PCIE_3_1_inst_n_2253,
      PIPERX4EQLPLFFS(2) => PCIE_3_1_inst_n_2254,
      PIPERX4EQLPLFFS(1) => PCIE_3_1_inst_n_2255,
      PIPERX4EQLPLFFS(0) => PCIE_3_1_inst_n_2256,
      PIPERX4EQLPLFFSSEL => '0',
      PIPERX4EQLPNEWTXCOEFFORPRESET(17 downto 0) => B"000000000000000000",
      PIPERX4EQLPTXPRESET(3) => PCIE_3_1_inst_n_2143,
      PIPERX4EQLPTXPRESET(2) => PCIE_3_1_inst_n_2144,
      PIPERX4EQLPTXPRESET(1) => PCIE_3_1_inst_n_2145,
      PIPERX4EQLPTXPRESET(0) => PCIE_3_1_inst_n_2146,
      PIPERX4EQPRESET(2) => PCIE_3_1_inst_n_1531,
      PIPERX4EQPRESET(1) => PCIE_3_1_inst_n_1532,
      PIPERX4EQPRESET(0) => PCIE_3_1_inst_n_1533,
      PIPERX4PHYSTATUS => '0',
      PIPERX4POLARITY => PCIE_3_1_inst_n_53,
      PIPERX4STARTBLOCK => '0',
      PIPERX4STATUS(2 downto 0) => B"000",
      PIPERX4SYNCHEADER(1 downto 0) => B"00",
      PIPERX4VALID => '0',
      PIPERX5CHARISK(1 downto 0) => B"00",
      PIPERX5DATA(31 downto 0) => B"00000000000000000000000000000000",
      PIPERX5DATAVALID => '0',
      PIPERX5ELECIDLE => '1',
      PIPERX5EQCONTROL(1) => PCIE_3_1_inst_n_606,
      PIPERX5EQCONTROL(0) => PCIE_3_1_inst_n_607,
      PIPERX5EQDONE => '0',
      PIPERX5EQLPADAPTDONE => '0',
      PIPERX5EQLPLFFS(5) => PCIE_3_1_inst_n_2257,
      PIPERX5EQLPLFFS(4) => PCIE_3_1_inst_n_2258,
      PIPERX5EQLPLFFS(3) => PCIE_3_1_inst_n_2259,
      PIPERX5EQLPLFFS(2) => PCIE_3_1_inst_n_2260,
      PIPERX5EQLPLFFS(1) => PCIE_3_1_inst_n_2261,
      PIPERX5EQLPLFFS(0) => PCIE_3_1_inst_n_2262,
      PIPERX5EQLPLFFSSEL => '0',
      PIPERX5EQLPNEWTXCOEFFORPRESET(17 downto 0) => B"000000000000000000",
      PIPERX5EQLPTXPRESET(3) => PCIE_3_1_inst_n_2147,
      PIPERX5EQLPTXPRESET(2) => PCIE_3_1_inst_n_2148,
      PIPERX5EQLPTXPRESET(1) => PCIE_3_1_inst_n_2149,
      PIPERX5EQLPTXPRESET(0) => PCIE_3_1_inst_n_2150,
      PIPERX5EQPRESET(2) => PCIE_3_1_inst_n_1534,
      PIPERX5EQPRESET(1) => PCIE_3_1_inst_n_1535,
      PIPERX5EQPRESET(0) => PCIE_3_1_inst_n_1536,
      PIPERX5PHYSTATUS => '0',
      PIPERX5POLARITY => PCIE_3_1_inst_n_54,
      PIPERX5STARTBLOCK => '0',
      PIPERX5STATUS(2 downto 0) => B"000",
      PIPERX5SYNCHEADER(1 downto 0) => B"00",
      PIPERX5VALID => '0',
      PIPERX6CHARISK(1 downto 0) => B"00",
      PIPERX6DATA(31 downto 0) => B"00000000000000000000000000000000",
      PIPERX6DATAVALID => '0',
      PIPERX6ELECIDLE => '1',
      PIPERX6EQCONTROL(1) => PCIE_3_1_inst_n_608,
      PIPERX6EQCONTROL(0) => PCIE_3_1_inst_n_609,
      PIPERX6EQDONE => '0',
      PIPERX6EQLPADAPTDONE => '0',
      PIPERX6EQLPLFFS(5) => PCIE_3_1_inst_n_2263,
      PIPERX6EQLPLFFS(4) => PCIE_3_1_inst_n_2264,
      PIPERX6EQLPLFFS(3) => PCIE_3_1_inst_n_2265,
      PIPERX6EQLPLFFS(2) => PCIE_3_1_inst_n_2266,
      PIPERX6EQLPLFFS(1) => PCIE_3_1_inst_n_2267,
      PIPERX6EQLPLFFS(0) => PCIE_3_1_inst_n_2268,
      PIPERX6EQLPLFFSSEL => '0',
      PIPERX6EQLPNEWTXCOEFFORPRESET(17 downto 0) => B"000000000000000000",
      PIPERX6EQLPTXPRESET(3) => PCIE_3_1_inst_n_2151,
      PIPERX6EQLPTXPRESET(2) => PCIE_3_1_inst_n_2152,
      PIPERX6EQLPTXPRESET(1) => PCIE_3_1_inst_n_2153,
      PIPERX6EQLPTXPRESET(0) => PCIE_3_1_inst_n_2154,
      PIPERX6EQPRESET(2) => PCIE_3_1_inst_n_1537,
      PIPERX6EQPRESET(1) => PCIE_3_1_inst_n_1538,
      PIPERX6EQPRESET(0) => PCIE_3_1_inst_n_1539,
      PIPERX6PHYSTATUS => '0',
      PIPERX6POLARITY => PCIE_3_1_inst_n_55,
      PIPERX6STARTBLOCK => '0',
      PIPERX6STATUS(2 downto 0) => B"000",
      PIPERX6SYNCHEADER(1 downto 0) => B"00",
      PIPERX6VALID => '0',
      PIPERX7CHARISK(1 downto 0) => B"00",
      PIPERX7DATA(31 downto 0) => B"00000000000000000000000000000000",
      PIPERX7DATAVALID => '0',
      PIPERX7ELECIDLE => '1',
      PIPERX7EQCONTROL(1) => PCIE_3_1_inst_n_610,
      PIPERX7EQCONTROL(0) => PCIE_3_1_inst_n_611,
      PIPERX7EQDONE => '0',
      PIPERX7EQLPADAPTDONE => '0',
      PIPERX7EQLPLFFS(5) => PCIE_3_1_inst_n_2269,
      PIPERX7EQLPLFFS(4) => PCIE_3_1_inst_n_2270,
      PIPERX7EQLPLFFS(3) => PCIE_3_1_inst_n_2271,
      PIPERX7EQLPLFFS(2) => PCIE_3_1_inst_n_2272,
      PIPERX7EQLPLFFS(1) => PCIE_3_1_inst_n_2273,
      PIPERX7EQLPLFFS(0) => PCIE_3_1_inst_n_2274,
      PIPERX7EQLPLFFSSEL => '0',
      PIPERX7EQLPNEWTXCOEFFORPRESET(17 downto 0) => B"000000000000000000",
      PIPERX7EQLPTXPRESET(3) => PCIE_3_1_inst_n_2155,
      PIPERX7EQLPTXPRESET(2) => PCIE_3_1_inst_n_2156,
      PIPERX7EQLPTXPRESET(1) => PCIE_3_1_inst_n_2157,
      PIPERX7EQLPTXPRESET(0) => PCIE_3_1_inst_n_2158,
      PIPERX7EQPRESET(2) => PCIE_3_1_inst_n_1540,
      PIPERX7EQPRESET(1) => PCIE_3_1_inst_n_1541,
      PIPERX7EQPRESET(0) => PCIE_3_1_inst_n_1542,
      PIPERX7PHYSTATUS => '0',
      PIPERX7POLARITY => PCIE_3_1_inst_n_56,
      PIPERX7STARTBLOCK => '0',
      PIPERX7STATUS(2 downto 0) => B"000",
      PIPERX7SYNCHEADER(1 downto 0) => B"00",
      PIPERX7VALID => '0',
      PIPETX0CHARISK(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_2(1 downto 0),
      PIPETX0COMPLIANCE => pipe_tx0_compliance,
      PIPETX0DATA(31 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_20(31 downto 0),
      PIPETX0DATAVALID => pipe_tx0_data_valid,
      PIPETX0DEEMPH => pipe_tx0_deemph,
      PIPETX0ELECIDLE => pipe_tx0_elec_idle,
      PIPETX0EQCOEFF(17) => '0',
      PIPETX0EQCOEFF(16 downto 6) => Q(15 downto 5),
      PIPETX0EQCOEFF(5) => '0',
      PIPETX0EQCOEFF(4 downto 0) => Q(4 downto 0),
      PIPETX0EQCONTROL(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_3(1 downto 0),
      PIPETX0EQDEEMPH(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_36(5 downto 0),
      PIPETX0EQDONE => pipe_tx0_eqdone,
      PIPETX0EQPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_28(3 downto 0),
      PIPETX0MARGIN(2 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_19(2 downto 0),
      PIPETX0POWERDOWN(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_4(1 downto 0),
      PIPETX0RATE(1 downto 0) => \^pipetx0rate\(1 downto 0),
      PIPETX0RCVRDET => pipe_tx0_rcvr_det,
      PIPETX0RESET => PCIE_3_1_inst_n_62,
      PIPETX0STARTBLOCK => pipe_tx0_start_block,
      PIPETX0SWING => pipe_tx0_swing,
      PIPETX0SYNCHEADER(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_5(1 downto 0),
      PIPETX1CHARISK(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_6(1 downto 0),
      PIPETX1COMPLIANCE => pipe_tx1_compliance,
      PIPETX1DATA(31 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_21(31 downto 0),
      PIPETX1DATAVALID => pipe_tx1_data_valid,
      PIPETX1DEEMPH => PCIE_3_1_inst_n_67,
      PIPETX1ELECIDLE => pipe_tx1_elec_idle,
      PIPETX1EQCOEFF(17) => '0',
      PIPETX1EQCOEFF(16 downto 6) => cfg_ext_read_received_d1_reg(15 downto 5),
      PIPETX1EQCOEFF(5) => '0',
      PIPETX1EQCOEFF(4 downto 0) => cfg_ext_read_received_d1_reg(4 downto 0),
      PIPETX1EQCONTROL(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_7(1 downto 0),
      PIPETX1EQDEEMPH(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_37(5 downto 0),
      PIPETX1EQDONE => pipe_tx1_eqdone,
      PIPETX1EQPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_29(3 downto 0),
      PIPETX1MARGIN(2) => PCIE_3_1_inst_n_1546,
      PIPETX1MARGIN(1) => PCIE_3_1_inst_n_1547,
      PIPETX1MARGIN(0) => PCIE_3_1_inst_n_1548,
      PIPETX1POWERDOWN(1) => PCIE_3_1_inst_n_626,
      PIPETX1POWERDOWN(0) => PCIE_3_1_inst_n_627,
      PIPETX1RATE(1) => PCIE_3_1_inst_n_628,
      PIPETX1RATE(0) => PCIE_3_1_inst_n_629,
      PIPETX1RCVRDET => PCIE_3_1_inst_n_69,
      PIPETX1RESET => PCIE_3_1_inst_n_70,
      PIPETX1STARTBLOCK => pipe_tx1_start_block,
      PIPETX1SWING => PCIE_3_1_inst_n_72,
      PIPETX1SYNCHEADER(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_8(1 downto 0),
      PIPETX2CHARISK(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_9(1 downto 0),
      PIPETX2COMPLIANCE => pipe_tx2_compliance,
      PIPETX2DATA(31 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_22(31 downto 0),
      PIPETX2DATAVALID => pipe_tx2_data_valid,
      PIPETX2DEEMPH => PCIE_3_1_inst_n_75,
      PIPETX2ELECIDLE => pipe_tx2_elec_idle,
      PIPETX2EQCOEFF(17) => '0',
      PIPETX2EQCOEFF(16 downto 6) => cfg_ext_read_received_d1_reg_0(15 downto 5),
      PIPETX2EQCOEFF(5) => '0',
      PIPETX2EQCOEFF(4 downto 0) => cfg_ext_read_received_d1_reg_0(4 downto 0),
      PIPETX2EQCONTROL(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_10(1 downto 0),
      PIPETX2EQDEEMPH(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_38(5 downto 0),
      PIPETX2EQDONE => pipe_tx2_eqdone,
      PIPETX2EQPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_30(3 downto 0),
      PIPETX2MARGIN(2) => PCIE_3_1_inst_n_1549,
      PIPETX2MARGIN(1) => PCIE_3_1_inst_n_1550,
      PIPETX2MARGIN(0) => PCIE_3_1_inst_n_1551,
      PIPETX2POWERDOWN(1) => PCIE_3_1_inst_n_636,
      PIPETX2POWERDOWN(0) => PCIE_3_1_inst_n_637,
      PIPETX2RATE(1) => PCIE_3_1_inst_n_638,
      PIPETX2RATE(0) => PCIE_3_1_inst_n_639,
      PIPETX2RCVRDET => PCIE_3_1_inst_n_77,
      PIPETX2RESET => PCIE_3_1_inst_n_78,
      PIPETX2STARTBLOCK => pipe_tx2_start_block,
      PIPETX2SWING => PCIE_3_1_inst_n_80,
      PIPETX2SYNCHEADER(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_11(1 downto 0),
      PIPETX3CHARISK(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_12(1 downto 0),
      PIPETX3COMPLIANCE => pipe_tx3_compliance,
      PIPETX3DATA(31 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_23(31 downto 0),
      PIPETX3DATAVALID => pipe_tx3_data_valid,
      PIPETX3DEEMPH => PCIE_3_1_inst_n_83,
      PIPETX3ELECIDLE => pipe_tx3_elec_idle,
      PIPETX3EQCOEFF(17) => '0',
      PIPETX3EQCOEFF(16 downto 6) => cfg_ext_read_received_d1_reg_1(15 downto 5),
      PIPETX3EQCOEFF(5) => '0',
      PIPETX3EQCOEFF(4 downto 0) => cfg_ext_read_received_d1_reg_1(4 downto 0),
      PIPETX3EQCONTROL(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_13(1 downto 0),
      PIPETX3EQDEEMPH(5 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_39(5 downto 0),
      PIPETX3EQDONE => pipe_tx3_eqdone,
      PIPETX3EQPRESET(3 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_31(3 downto 0),
      PIPETX3MARGIN(2) => PCIE_3_1_inst_n_1552,
      PIPETX3MARGIN(1) => PCIE_3_1_inst_n_1553,
      PIPETX3MARGIN(0) => PCIE_3_1_inst_n_1554,
      PIPETX3POWERDOWN(1) => PCIE_3_1_inst_n_646,
      PIPETX3POWERDOWN(0) => PCIE_3_1_inst_n_647,
      PIPETX3RATE(1) => PCIE_3_1_inst_n_648,
      PIPETX3RATE(0) => PCIE_3_1_inst_n_649,
      PIPETX3RCVRDET => PCIE_3_1_inst_n_85,
      PIPETX3RESET => PCIE_3_1_inst_n_86,
      PIPETX3STARTBLOCK => pipe_tx3_start_block,
      PIPETX3SWING => PCIE_3_1_inst_n_88,
      PIPETX3SYNCHEADER(1 downto 0) => reg_cfg_tph_stt_read_data_valid_o_reg_14(1 downto 0),
      PIPETX4CHARISK(1) => PCIE_3_1_inst_n_652,
      PIPETX4CHARISK(0) => PCIE_3_1_inst_n_653,
      PIPETX4COMPLIANCE => PCIE_3_1_inst_n_89,
      PIPETX4DATA(31) => PCIE_3_1_inst_n_1887,
      PIPETX4DATA(30) => PCIE_3_1_inst_n_1888,
      PIPETX4DATA(29) => PCIE_3_1_inst_n_1889,
      PIPETX4DATA(28) => PCIE_3_1_inst_n_1890,
      PIPETX4DATA(27) => PCIE_3_1_inst_n_1891,
      PIPETX4DATA(26) => PCIE_3_1_inst_n_1892,
      PIPETX4DATA(25) => PCIE_3_1_inst_n_1893,
      PIPETX4DATA(24) => PCIE_3_1_inst_n_1894,
      PIPETX4DATA(23) => PCIE_3_1_inst_n_1895,
      PIPETX4DATA(22) => PCIE_3_1_inst_n_1896,
      PIPETX4DATA(21) => PCIE_3_1_inst_n_1897,
      PIPETX4DATA(20) => PCIE_3_1_inst_n_1898,
      PIPETX4DATA(19) => PCIE_3_1_inst_n_1899,
      PIPETX4DATA(18) => PCIE_3_1_inst_n_1900,
      PIPETX4DATA(17) => PCIE_3_1_inst_n_1901,
      PIPETX4DATA(16) => PCIE_3_1_inst_n_1902,
      PIPETX4DATA(15) => PCIE_3_1_inst_n_1903,
      PIPETX4DATA(14) => PCIE_3_1_inst_n_1904,
      PIPETX4DATA(13) => PCIE_3_1_inst_n_1905,
      PIPETX4DATA(12) => PCIE_3_1_inst_n_1906,
      PIPETX4DATA(11) => PCIE_3_1_inst_n_1907,
      PIPETX4DATA(10) => PCIE_3_1_inst_n_1908,
      PIPETX4DATA(9) => PCIE_3_1_inst_n_1909,
      PIPETX4DATA(8) => PCIE_3_1_inst_n_1910,
      PIPETX4DATA(7) => PCIE_3_1_inst_n_1911,
      PIPETX4DATA(6) => PCIE_3_1_inst_n_1912,
      PIPETX4DATA(5) => PCIE_3_1_inst_n_1913,
      PIPETX4DATA(4) => PCIE_3_1_inst_n_1914,
      PIPETX4DATA(3) => PCIE_3_1_inst_n_1915,
      PIPETX4DATA(2) => PCIE_3_1_inst_n_1916,
      PIPETX4DATA(1) => PCIE_3_1_inst_n_1917,
      PIPETX4DATA(0) => PCIE_3_1_inst_n_1918,
      PIPETX4DATAVALID => PCIE_3_1_inst_n_90,
      PIPETX4DEEMPH => PCIE_3_1_inst_n_91,
      PIPETX4ELECIDLE => PCIE_3_1_inst_n_92,
      PIPETX4EQCOEFF(17 downto 0) => B"000000000000000000",
      PIPETX4EQCONTROL(1) => PCIE_3_1_inst_n_654,
      PIPETX4EQCONTROL(0) => PCIE_3_1_inst_n_655,
      PIPETX4EQDEEMPH(5) => PCIE_3_1_inst_n_2299,
      PIPETX4EQDEEMPH(4) => PCIE_3_1_inst_n_2300,
      PIPETX4EQDEEMPH(3) => PCIE_3_1_inst_n_2301,
      PIPETX4EQDEEMPH(2) => PCIE_3_1_inst_n_2302,
      PIPETX4EQDEEMPH(1) => PCIE_3_1_inst_n_2303,
      PIPETX4EQDEEMPH(0) => PCIE_3_1_inst_n_2304,
      PIPETX4EQDONE => '0',
      PIPETX4EQPRESET(3) => PCIE_3_1_inst_n_2175,
      PIPETX4EQPRESET(2) => PCIE_3_1_inst_n_2176,
      PIPETX4EQPRESET(1) => PCIE_3_1_inst_n_2177,
      PIPETX4EQPRESET(0) => PCIE_3_1_inst_n_2178,
      PIPETX4MARGIN(2) => PCIE_3_1_inst_n_1555,
      PIPETX4MARGIN(1) => PCIE_3_1_inst_n_1556,
      PIPETX4MARGIN(0) => PCIE_3_1_inst_n_1557,
      PIPETX4POWERDOWN(1) => PCIE_3_1_inst_n_656,
      PIPETX4POWERDOWN(0) => PCIE_3_1_inst_n_657,
      PIPETX4RATE(1) => PCIE_3_1_inst_n_658,
      PIPETX4RATE(0) => PCIE_3_1_inst_n_659,
      PIPETX4RCVRDET => PCIE_3_1_inst_n_93,
      PIPETX4RESET => PCIE_3_1_inst_n_94,
      PIPETX4STARTBLOCK => PCIE_3_1_inst_n_95,
      PIPETX4SWING => PCIE_3_1_inst_n_96,
      PIPETX4SYNCHEADER(1) => PCIE_3_1_inst_n_660,
      PIPETX4SYNCHEADER(0) => PCIE_3_1_inst_n_661,
      PIPETX5CHARISK(1) => PCIE_3_1_inst_n_662,
      PIPETX5CHARISK(0) => PCIE_3_1_inst_n_663,
      PIPETX5COMPLIANCE => PCIE_3_1_inst_n_97,
      PIPETX5DATA(31) => PCIE_3_1_inst_n_1919,
      PIPETX5DATA(30) => PCIE_3_1_inst_n_1920,
      PIPETX5DATA(29) => PCIE_3_1_inst_n_1921,
      PIPETX5DATA(28) => PCIE_3_1_inst_n_1922,
      PIPETX5DATA(27) => PCIE_3_1_inst_n_1923,
      PIPETX5DATA(26) => PCIE_3_1_inst_n_1924,
      PIPETX5DATA(25) => PCIE_3_1_inst_n_1925,
      PIPETX5DATA(24) => PCIE_3_1_inst_n_1926,
      PIPETX5DATA(23) => PCIE_3_1_inst_n_1927,
      PIPETX5DATA(22) => PCIE_3_1_inst_n_1928,
      PIPETX5DATA(21) => PCIE_3_1_inst_n_1929,
      PIPETX5DATA(20) => PCIE_3_1_inst_n_1930,
      PIPETX5DATA(19) => PCIE_3_1_inst_n_1931,
      PIPETX5DATA(18) => PCIE_3_1_inst_n_1932,
      PIPETX5DATA(17) => PCIE_3_1_inst_n_1933,
      PIPETX5DATA(16) => PCIE_3_1_inst_n_1934,
      PIPETX5DATA(15) => PCIE_3_1_inst_n_1935,
      PIPETX5DATA(14) => PCIE_3_1_inst_n_1936,
      PIPETX5DATA(13) => PCIE_3_1_inst_n_1937,
      PIPETX5DATA(12) => PCIE_3_1_inst_n_1938,
      PIPETX5DATA(11) => PCIE_3_1_inst_n_1939,
      PIPETX5DATA(10) => PCIE_3_1_inst_n_1940,
      PIPETX5DATA(9) => PCIE_3_1_inst_n_1941,
      PIPETX5DATA(8) => PCIE_3_1_inst_n_1942,
      PIPETX5DATA(7) => PCIE_3_1_inst_n_1943,
      PIPETX5DATA(6) => PCIE_3_1_inst_n_1944,
      PIPETX5DATA(5) => PCIE_3_1_inst_n_1945,
      PIPETX5DATA(4) => PCIE_3_1_inst_n_1946,
      PIPETX5DATA(3) => PCIE_3_1_inst_n_1947,
      PIPETX5DATA(2) => PCIE_3_1_inst_n_1948,
      PIPETX5DATA(1) => PCIE_3_1_inst_n_1949,
      PIPETX5DATA(0) => PCIE_3_1_inst_n_1950,
      PIPETX5DATAVALID => PCIE_3_1_inst_n_98,
      PIPETX5DEEMPH => PCIE_3_1_inst_n_99,
      PIPETX5ELECIDLE => PCIE_3_1_inst_n_100,
      PIPETX5EQCOEFF(17 downto 0) => B"000000000000000000",
      PIPETX5EQCONTROL(1) => PCIE_3_1_inst_n_664,
      PIPETX5EQCONTROL(0) => PCIE_3_1_inst_n_665,
      PIPETX5EQDEEMPH(5) => PCIE_3_1_inst_n_2305,
      PIPETX5EQDEEMPH(4) => PCIE_3_1_inst_n_2306,
      PIPETX5EQDEEMPH(3) => PCIE_3_1_inst_n_2307,
      PIPETX5EQDEEMPH(2) => PCIE_3_1_inst_n_2308,
      PIPETX5EQDEEMPH(1) => PCIE_3_1_inst_n_2309,
      PIPETX5EQDEEMPH(0) => PCIE_3_1_inst_n_2310,
      PIPETX5EQDONE => '0',
      PIPETX5EQPRESET(3) => PCIE_3_1_inst_n_2179,
      PIPETX5EQPRESET(2) => PCIE_3_1_inst_n_2180,
      PIPETX5EQPRESET(1) => PCIE_3_1_inst_n_2181,
      PIPETX5EQPRESET(0) => PCIE_3_1_inst_n_2182,
      PIPETX5MARGIN(2) => PCIE_3_1_inst_n_1558,
      PIPETX5MARGIN(1) => PCIE_3_1_inst_n_1559,
      PIPETX5MARGIN(0) => PCIE_3_1_inst_n_1560,
      PIPETX5POWERDOWN(1) => PCIE_3_1_inst_n_666,
      PIPETX5POWERDOWN(0) => PCIE_3_1_inst_n_667,
      PIPETX5RATE(1) => PCIE_3_1_inst_n_668,
      PIPETX5RATE(0) => PCIE_3_1_inst_n_669,
      PIPETX5RCVRDET => PCIE_3_1_inst_n_101,
      PIPETX5RESET => PCIE_3_1_inst_n_102,
      PIPETX5STARTBLOCK => PCIE_3_1_inst_n_103,
      PIPETX5SWING => PCIE_3_1_inst_n_104,
      PIPETX5SYNCHEADER(1) => PCIE_3_1_inst_n_670,
      PIPETX5SYNCHEADER(0) => PCIE_3_1_inst_n_671,
      PIPETX6CHARISK(1) => PCIE_3_1_inst_n_672,
      PIPETX6CHARISK(0) => PCIE_3_1_inst_n_673,
      PIPETX6COMPLIANCE => PCIE_3_1_inst_n_105,
      PIPETX6DATA(31) => PCIE_3_1_inst_n_1951,
      PIPETX6DATA(30) => PCIE_3_1_inst_n_1952,
      PIPETX6DATA(29) => PCIE_3_1_inst_n_1953,
      PIPETX6DATA(28) => PCIE_3_1_inst_n_1954,
      PIPETX6DATA(27) => PCIE_3_1_inst_n_1955,
      PIPETX6DATA(26) => PCIE_3_1_inst_n_1956,
      PIPETX6DATA(25) => PCIE_3_1_inst_n_1957,
      PIPETX6DATA(24) => PCIE_3_1_inst_n_1958,
      PIPETX6DATA(23) => PCIE_3_1_inst_n_1959,
      PIPETX6DATA(22) => PCIE_3_1_inst_n_1960,
      PIPETX6DATA(21) => PCIE_3_1_inst_n_1961,
      PIPETX6DATA(20) => PCIE_3_1_inst_n_1962,
      PIPETX6DATA(19) => PCIE_3_1_inst_n_1963,
      PIPETX6DATA(18) => PCIE_3_1_inst_n_1964,
      PIPETX6DATA(17) => PCIE_3_1_inst_n_1965,
      PIPETX6DATA(16) => PCIE_3_1_inst_n_1966,
      PIPETX6DATA(15) => PCIE_3_1_inst_n_1967,
      PIPETX6DATA(14) => PCIE_3_1_inst_n_1968,
      PIPETX6DATA(13) => PCIE_3_1_inst_n_1969,
      PIPETX6DATA(12) => PCIE_3_1_inst_n_1970,
      PIPETX6DATA(11) => PCIE_3_1_inst_n_1971,
      PIPETX6DATA(10) => PCIE_3_1_inst_n_1972,
      PIPETX6DATA(9) => PCIE_3_1_inst_n_1973,
      PIPETX6DATA(8) => PCIE_3_1_inst_n_1974,
      PIPETX6DATA(7) => PCIE_3_1_inst_n_1975,
      PIPETX6DATA(6) => PCIE_3_1_inst_n_1976,
      PIPETX6DATA(5) => PCIE_3_1_inst_n_1977,
      PIPETX6DATA(4) => PCIE_3_1_inst_n_1978,
      PIPETX6DATA(3) => PCIE_3_1_inst_n_1979,
      PIPETX6DATA(2) => PCIE_3_1_inst_n_1980,
      PIPETX6DATA(1) => PCIE_3_1_inst_n_1981,
      PIPETX6DATA(0) => PCIE_3_1_inst_n_1982,
      PIPETX6DATAVALID => PCIE_3_1_inst_n_106,
      PIPETX6DEEMPH => PCIE_3_1_inst_n_107,
      PIPETX6ELECIDLE => PCIE_3_1_inst_n_108,
      PIPETX6EQCOEFF(17 downto 0) => B"000000000000000000",
      PIPETX6EQCONTROL(1) => PCIE_3_1_inst_n_674,
      PIPETX6EQCONTROL(0) => PCIE_3_1_inst_n_675,
      PIPETX6EQDEEMPH(5) => PCIE_3_1_inst_n_2311,
      PIPETX6EQDEEMPH(4) => PCIE_3_1_inst_n_2312,
      PIPETX6EQDEEMPH(3) => PCIE_3_1_inst_n_2313,
      PIPETX6EQDEEMPH(2) => PCIE_3_1_inst_n_2314,
      PIPETX6EQDEEMPH(1) => PCIE_3_1_inst_n_2315,
      PIPETX6EQDEEMPH(0) => PCIE_3_1_inst_n_2316,
      PIPETX6EQDONE => '0',
      PIPETX6EQPRESET(3) => PCIE_3_1_inst_n_2183,
      PIPETX6EQPRESET(2) => PCIE_3_1_inst_n_2184,
      PIPETX6EQPRESET(1) => PCIE_3_1_inst_n_2185,
      PIPETX6EQPRESET(0) => PCIE_3_1_inst_n_2186,
      PIPETX6MARGIN(2) => PCIE_3_1_inst_n_1561,
      PIPETX6MARGIN(1) => PCIE_3_1_inst_n_1562,
      PIPETX6MARGIN(0) => PCIE_3_1_inst_n_1563,
      PIPETX6POWERDOWN(1) => PCIE_3_1_inst_n_676,
      PIPETX6POWERDOWN(0) => PCIE_3_1_inst_n_677,
      PIPETX6RATE(1) => PCIE_3_1_inst_n_678,
      PIPETX6RATE(0) => PCIE_3_1_inst_n_679,
      PIPETX6RCVRDET => PCIE_3_1_inst_n_109,
      PIPETX6RESET => PCIE_3_1_inst_n_110,
      PIPETX6STARTBLOCK => PCIE_3_1_inst_n_111,
      PIPETX6SWING => PCIE_3_1_inst_n_112,
      PIPETX6SYNCHEADER(1) => PCIE_3_1_inst_n_680,
      PIPETX6SYNCHEADER(0) => PCIE_3_1_inst_n_681,
      PIPETX7CHARISK(1) => PCIE_3_1_inst_n_682,
      PIPETX7CHARISK(0) => PCIE_3_1_inst_n_683,
      PIPETX7COMPLIANCE => PCIE_3_1_inst_n_113,
      PIPETX7DATA(31) => PCIE_3_1_inst_n_1983,
      PIPETX7DATA(30) => PCIE_3_1_inst_n_1984,
      PIPETX7DATA(29) => PCIE_3_1_inst_n_1985,
      PIPETX7DATA(28) => PCIE_3_1_inst_n_1986,
      PIPETX7DATA(27) => PCIE_3_1_inst_n_1987,
      PIPETX7DATA(26) => PCIE_3_1_inst_n_1988,
      PIPETX7DATA(25) => PCIE_3_1_inst_n_1989,
      PIPETX7DATA(24) => PCIE_3_1_inst_n_1990,
      PIPETX7DATA(23) => PCIE_3_1_inst_n_1991,
      PIPETX7DATA(22) => PCIE_3_1_inst_n_1992,
      PIPETX7DATA(21) => PCIE_3_1_inst_n_1993,
      PIPETX7DATA(20) => PCIE_3_1_inst_n_1994,
      PIPETX7DATA(19) => PCIE_3_1_inst_n_1995,
      PIPETX7DATA(18) => PCIE_3_1_inst_n_1996,
      PIPETX7DATA(17) => PCIE_3_1_inst_n_1997,
      PIPETX7DATA(16) => PCIE_3_1_inst_n_1998,
      PIPETX7DATA(15) => PCIE_3_1_inst_n_1999,
      PIPETX7DATA(14) => PCIE_3_1_inst_n_2000,
      PIPETX7DATA(13) => PCIE_3_1_inst_n_2001,
      PIPETX7DATA(12) => PCIE_3_1_inst_n_2002,
      PIPETX7DATA(11) => PCIE_3_1_inst_n_2003,
      PIPETX7DATA(10) => PCIE_3_1_inst_n_2004,
      PIPETX7DATA(9) => PCIE_3_1_inst_n_2005,
      PIPETX7DATA(8) => PCIE_3_1_inst_n_2006,
      PIPETX7DATA(7) => PCIE_3_1_inst_n_2007,
      PIPETX7DATA(6) => PCIE_3_1_inst_n_2008,
      PIPETX7DATA(5) => PCIE_3_1_inst_n_2009,
      PIPETX7DATA(4) => PCIE_3_1_inst_n_2010,
      PIPETX7DATA(3) => PCIE_3_1_inst_n_2011,
      PIPETX7DATA(2) => PCIE_3_1_inst_n_2012,
      PIPETX7DATA(1) => PCIE_3_1_inst_n_2013,
      PIPETX7DATA(0) => PCIE_3_1_inst_n_2014,
      PIPETX7DATAVALID => PCIE_3_1_inst_n_114,
      PIPETX7DEEMPH => PCIE_3_1_inst_n_115,
      PIPETX7ELECIDLE => PCIE_3_1_inst_n_116,
      PIPETX7EQCOEFF(17 downto 0) => B"000000000000000000",
      PIPETX7EQCONTROL(1) => PCIE_3_1_inst_n_684,
      PIPETX7EQCONTROL(0) => PCIE_3_1_inst_n_685,
      PIPETX7EQDEEMPH(5) => PCIE_3_1_inst_n_2317,
      PIPETX7EQDEEMPH(4) => PCIE_3_1_inst_n_2318,
      PIPETX7EQDEEMPH(3) => PCIE_3_1_inst_n_2319,
      PIPETX7EQDEEMPH(2) => PCIE_3_1_inst_n_2320,
      PIPETX7EQDEEMPH(1) => PCIE_3_1_inst_n_2321,
      PIPETX7EQDEEMPH(0) => PCIE_3_1_inst_n_2322,
      PIPETX7EQDONE => '0',
      PIPETX7EQPRESET(3) => PCIE_3_1_inst_n_2187,
      PIPETX7EQPRESET(2) => PCIE_3_1_inst_n_2188,
      PIPETX7EQPRESET(1) => PCIE_3_1_inst_n_2189,
      PIPETX7EQPRESET(0) => PCIE_3_1_inst_n_2190,
      PIPETX7MARGIN(2) => PCIE_3_1_inst_n_1564,
      PIPETX7MARGIN(1) => PCIE_3_1_inst_n_1565,
      PIPETX7MARGIN(0) => PCIE_3_1_inst_n_1566,
      PIPETX7POWERDOWN(1) => PCIE_3_1_inst_n_686,
      PIPETX7POWERDOWN(0) => PCIE_3_1_inst_n_687,
      PIPETX7RATE(1) => PCIE_3_1_inst_n_688,
      PIPETX7RATE(0) => PCIE_3_1_inst_n_689,
      PIPETX7RCVRDET => PCIE_3_1_inst_n_117,
      PIPETX7RESET => PCIE_3_1_inst_n_118,
      PIPETX7STARTBLOCK => PCIE_3_1_inst_n_119,
      PIPETX7SWING => PCIE_3_1_inst_n_120,
      PIPETX7SYNCHEADER(1) => PCIE_3_1_inst_n_690,
      PIPETX7SYNCHEADER(0) => PCIE_3_1_inst_n_691,
      PLEQINPROGRESS => pl_eq_in_progress,
      PLEQPHASE(1 downto 0) => pl_eq_phase(1 downto 0),
      PLEQRESETEIEOSCOUNT => pl_eq_reset_eieos_count,
      PLGEN2UPSTREAMPREFERDEEMPH => pl_gen2_upstream_prefer_deemph,
      RESETN => pipe_reset_n,
      SAXISCCTDATA(255 downto 128) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      SAXISCCTDATA(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      SAXISCCTKEEP(7 downto 4) => B"0000",
      SAXISCCTKEEP(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      SAXISCCTLAST => s_axis_cc_tlast,
      SAXISCCTREADY(3 downto 0) => s_axis_cc_tready(3 downto 0),
      SAXISCCTUSER(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      SAXISCCTVALID => s_axis_cc_tvalid,
      SAXISRQTDATA(255 downto 128) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      SAXISRQTDATA(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      SAXISRQTKEEP(7 downto 4) => B"0000",
      SAXISRQTKEEP(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      SAXISRQTLAST => s_axis_rq_tlast,
      SAXISRQTREADY(3 downto 0) => s_axis_rq_tready(3 downto 0),
      SAXISRQTUSER(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      SAXISRQTVALID => s_axis_rq_tvalid,
      SPAREIN(31 downto 0) => B"00000000000000000000000000000000",
      SPAREOUT(31) => PCIE_3_1_inst_n_2015,
      SPAREOUT(30) => PCIE_3_1_inst_n_2016,
      SPAREOUT(29) => PCIE_3_1_inst_n_2017,
      SPAREOUT(28) => PCIE_3_1_inst_n_2018,
      SPAREOUT(27) => PCIE_3_1_inst_n_2019,
      SPAREOUT(26) => PCIE_3_1_inst_n_2020,
      SPAREOUT(25) => PCIE_3_1_inst_n_2021,
      SPAREOUT(24) => PCIE_3_1_inst_n_2022,
      SPAREOUT(23) => PCIE_3_1_inst_n_2023,
      SPAREOUT(22) => PCIE_3_1_inst_n_2024,
      SPAREOUT(21) => PCIE_3_1_inst_n_2025,
      SPAREOUT(20) => PCIE_3_1_inst_n_2026,
      SPAREOUT(19) => PCIE_3_1_inst_n_2027,
      SPAREOUT(18) => PCIE_3_1_inst_n_2028,
      SPAREOUT(17) => PCIE_3_1_inst_n_2029,
      SPAREOUT(16) => PCIE_3_1_inst_n_2030,
      SPAREOUT(15) => PCIE_3_1_inst_n_2031,
      SPAREOUT(14) => PCIE_3_1_inst_n_2032,
      SPAREOUT(13) => PCIE_3_1_inst_n_2033,
      SPAREOUT(12) => PCIE_3_1_inst_n_2034,
      SPAREOUT(11) => PCIE_3_1_inst_n_2035,
      SPAREOUT(10) => PCIE_3_1_inst_n_2036,
      SPAREOUT(9) => PCIE_3_1_inst_n_2037,
      SPAREOUT(8) => PCIE_3_1_inst_n_2038,
      SPAREOUT(7) => PCIE_3_1_inst_n_2039,
      SPAREOUT(6) => PCIE_3_1_inst_n_2040,
      SPAREOUT(5) => PCIE_3_1_inst_n_2041,
      SPAREOUT(4) => PCIE_3_1_inst_n_2042,
      SPAREOUT(3) => PCIE_3_1_inst_n_2043,
      SPAREOUT(2) => PCIE_3_1_inst_n_2044,
      SPAREOUT(1) => PCIE_3_1_inst_n_2045,
      SPAREOUT(0) => PCIE_3_1_inst_n_2046,
      USERCLK => CLK_USERCLK
    );
PCIE_3_1_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cfg_ext_read_data_valid,
      I1 => cfg_ext_read_data_valid_dummy,
      O => cfg_ext_read_data_valid_int
    );
PCIE_3_1_inst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cap_rel,
      I1 => cap_gnt,
      O => mcap_external_request
    );
bram_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_bram
     port map (
      CLK_CORECLK => CLK_CORECLK,
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      MICOMPLETIONRAMREADENABLEL(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      MICOMPLETIONRAMREADENABLEU(3 downto 0) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEL(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEU(3 downto 0) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      mi_cpl_raddr0_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSAL(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSBL(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSAU(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSBU(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0),
      mi_req_raddr0_i(8 downto 0) => MIREQUESTRAMREADADDRESSA(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => MIREQUESTRAMREADADDRESSB(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => MIREQUESTRAMWRITEADDRESSA(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => MIREQUESTRAMWRITEADDRESSB(8 downto 0),
      micompletionramwritedata(143 downto 0) => micompletionramwritedata(143 downto 0)
    );
\deskew[0].rxbuff\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane
     port map (
      CFGLTSSMSTATE(5 downto 0) => \^cfgltssmstate\(5 downto 0),
      CLK_PCLK => CLK_PCLK,
      E(0) => \sync_fifo_inst/data_count_m1_3\,
      PIPERX0DATA(31 downto 0) => PIPERX0DATA_in_int(31 downto 0),
      PIPERX0DATAVALID_in_int => PIPERX0DATAVALID_in_int,
      PIPERX0STARTBLOCK_in_int => PIPERX0STARTBLOCK_in_int,
      PIPERX0STATUS(2 downto 0) => PIPERX0STATUS_in_int(2 downto 0),
      PIPERX0SYNCHEADER(1 downto 0) => PIPERX0SYNCHEADER_in_int(1 downto 0),
      PIPERX1DATA(31 downto 0) => PIPERX1DATA_in_int(31 downto 0),
      PIPERX1DATAVALID_in_int => PIPERX1DATAVALID_in_int,
      PIPERX1STARTBLOCK_in_int => PIPERX1STARTBLOCK_in_int,
      PIPERX1STATUS(2 downto 0) => PIPERX1STATUS_in_int(2 downto 0),
      PIPERX1SYNCHEADER(1 downto 0) => PIPERX1SYNCHEADER_in_int(1 downto 0),
      PIPERX2DATA(31 downto 0) => PIPERX2DATA_in_int(31 downto 0),
      PIPERX2DATAVALID_in_int => PIPERX2DATAVALID_in_int,
      PIPERX2STARTBLOCK_in_int => PIPERX2STARTBLOCK_in_int,
      PIPERX2STATUS(2 downto 0) => PIPERX2STATUS_in_int(2 downto 0),
      PIPERX2SYNCHEADER(1 downto 0) => PIPERX2SYNCHEADER_in_int(1 downto 0),
      PIPERX3DATA(31 downto 0) => PIPERX3DATA_in_int(31 downto 0),
      PIPERX3DATAVALID_in_int => PIPERX3DATAVALID_in_int,
      PIPERX3STARTBLOCK_in_int => PIPERX3STARTBLOCK_in_int,
      PIPERX3STATUS(2 downto 0) => PIPERX3STATUS_in_int(2 downto 0),
      PIPERX3SYNCHEADER(1 downto 0) => PIPERX3SYNCHEADER_in_int(1 downto 0),
      PIPETX0RATE(0) => \^pipetx0rate\(1),
      Q(38) => p_0_in0_in,
      Q(37) => \deskew[1].rxbuff_n_6\,
      Q(36) => \deskew[1].rxbuff_n_7\,
      Q(35) => \deskew[1].rxbuff_n_8\,
      Q(34) => \deskew[1].rxbuff_n_9\,
      Q(33) => \deskew[1].rxbuff_n_10\,
      Q(32) => \deskew[1].rxbuff_n_11\,
      Q(31) => \deskew[1].rxbuff_n_12\,
      Q(30) => \deskew[1].rxbuff_n_13\,
      Q(29) => \deskew[1].rxbuff_n_14\,
      Q(28) => \deskew[1].rxbuff_n_15\,
      Q(27) => \deskew[1].rxbuff_n_16\,
      Q(26) => \deskew[1].rxbuff_n_17\,
      Q(25) => \deskew[1].rxbuff_n_18\,
      Q(24) => \deskew[1].rxbuff_n_19\,
      Q(23) => \deskew[1].rxbuff_n_20\,
      Q(22) => \deskew[1].rxbuff_n_21\,
      Q(21) => \deskew[1].rxbuff_n_22\,
      Q(20) => \deskew[1].rxbuff_n_23\,
      Q(19) => \deskew[1].rxbuff_n_24\,
      Q(18) => \deskew[1].rxbuff_n_25\,
      Q(17) => \deskew[1].rxbuff_n_26\,
      Q(16) => \deskew[1].rxbuff_n_27\,
      Q(15) => \deskew[1].rxbuff_n_28\,
      Q(14) => \deskew[1].rxbuff_n_29\,
      Q(13) => \deskew[1].rxbuff_n_30\,
      Q(12) => \deskew[1].rxbuff_n_31\,
      Q(11) => \deskew[1].rxbuff_n_32\,
      Q(10) => \deskew[1].rxbuff_n_33\,
      Q(9) => \deskew[1].rxbuff_n_34\,
      Q(8) => \deskew[1].rxbuff_n_35\,
      Q(7) => \deskew[1].rxbuff_n_36\,
      Q(6) => \deskew[1].rxbuff_n_37\,
      Q(5) => \deskew[1].rxbuff_n_38\,
      Q(4) => \deskew[1].rxbuff_n_39\,
      Q(3) => \deskew[1].rxbuff_n_40\,
      Q(2) => \deskew[1].rxbuff_n_41\,
      Q(1) => \deskew[1].rxbuff_n_42\,
      Q(0) => \deskew[1].rxbuff_n_43\,
      SR(0) => \deskew[0].rxbuff_n_160\,
      cempty => cempty_9,
      cempty_2 => cempty_6,
      cempty_3 => cempty,
      cfg_ext_read_received_d1_reg(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]_0\(38 downto 0),
      cfg_ext_read_received_d1_reg_0(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]_1\(38 downto 0),
      cfg_ext_read_received_d1_reg_1(38) => p_0_in0_in_4,
      cfg_ext_read_received_d1_reg_1(37) => \deskew[2].rxbuff_n_5\,
      cfg_ext_read_received_d1_reg_1(36) => \deskew[2].rxbuff_n_6\,
      cfg_ext_read_received_d1_reg_1(35) => \deskew[2].rxbuff_n_7\,
      cfg_ext_read_received_d1_reg_1(34) => \deskew[2].rxbuff_n_8\,
      cfg_ext_read_received_d1_reg_1(33) => \deskew[2].rxbuff_n_9\,
      cfg_ext_read_received_d1_reg_1(32) => \deskew[2].rxbuff_n_10\,
      cfg_ext_read_received_d1_reg_1(31) => \deskew[2].rxbuff_n_11\,
      cfg_ext_read_received_d1_reg_1(30) => \deskew[2].rxbuff_n_12\,
      cfg_ext_read_received_d1_reg_1(29) => \deskew[2].rxbuff_n_13\,
      cfg_ext_read_received_d1_reg_1(28) => \deskew[2].rxbuff_n_14\,
      cfg_ext_read_received_d1_reg_1(27) => \deskew[2].rxbuff_n_15\,
      cfg_ext_read_received_d1_reg_1(26) => \deskew[2].rxbuff_n_16\,
      cfg_ext_read_received_d1_reg_1(25) => \deskew[2].rxbuff_n_17\,
      cfg_ext_read_received_d1_reg_1(24) => \deskew[2].rxbuff_n_18\,
      cfg_ext_read_received_d1_reg_1(23) => \deskew[2].rxbuff_n_19\,
      cfg_ext_read_received_d1_reg_1(22) => \deskew[2].rxbuff_n_20\,
      cfg_ext_read_received_d1_reg_1(21) => \deskew[2].rxbuff_n_21\,
      cfg_ext_read_received_d1_reg_1(20) => \deskew[2].rxbuff_n_22\,
      cfg_ext_read_received_d1_reg_1(19) => \deskew[2].rxbuff_n_23\,
      cfg_ext_read_received_d1_reg_1(18) => \deskew[2].rxbuff_n_24\,
      cfg_ext_read_received_d1_reg_1(17) => \deskew[2].rxbuff_n_25\,
      cfg_ext_read_received_d1_reg_1(16) => \deskew[2].rxbuff_n_26\,
      cfg_ext_read_received_d1_reg_1(15) => \deskew[2].rxbuff_n_27\,
      cfg_ext_read_received_d1_reg_1(14) => \deskew[2].rxbuff_n_28\,
      cfg_ext_read_received_d1_reg_1(13) => \deskew[2].rxbuff_n_29\,
      cfg_ext_read_received_d1_reg_1(12) => \deskew[2].rxbuff_n_30\,
      cfg_ext_read_received_d1_reg_1(11) => \deskew[2].rxbuff_n_31\,
      cfg_ext_read_received_d1_reg_1(10) => \deskew[2].rxbuff_n_32\,
      cfg_ext_read_received_d1_reg_1(9) => \deskew[2].rxbuff_n_33\,
      cfg_ext_read_received_d1_reg_1(8) => \deskew[2].rxbuff_n_34\,
      cfg_ext_read_received_d1_reg_1(7) => \deskew[2].rxbuff_n_35\,
      cfg_ext_read_received_d1_reg_1(6) => \deskew[2].rxbuff_n_36\,
      cfg_ext_read_received_d1_reg_1(5) => \deskew[2].rxbuff_n_37\,
      cfg_ext_read_received_d1_reg_1(4) => \deskew[2].rxbuff_n_38\,
      cfg_ext_read_received_d1_reg_1(3) => \deskew[2].rxbuff_n_39\,
      cfg_ext_read_received_d1_reg_1(2) => \deskew[2].rxbuff_n_40\,
      cfg_ext_read_received_d1_reg_1(1) => \deskew[2].rxbuff_n_41\,
      cfg_ext_read_received_d1_reg_1(0) => \deskew[2].rxbuff_n_42\,
      cfg_ext_read_received_d1_reg_2(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]_2\(38 downto 0),
      cfg_ext_read_received_d1_reg_3(38) => p_0_in0_in_7,
      cfg_ext_read_received_d1_reg_3(37) => \deskew[3].rxbuff_n_6\,
      cfg_ext_read_received_d1_reg_3(36) => \deskew[3].rxbuff_n_7\,
      cfg_ext_read_received_d1_reg_3(35) => \deskew[3].rxbuff_n_8\,
      cfg_ext_read_received_d1_reg_3(34) => \deskew[3].rxbuff_n_9\,
      cfg_ext_read_received_d1_reg_3(33) => \deskew[3].rxbuff_n_10\,
      cfg_ext_read_received_d1_reg_3(32) => \deskew[3].rxbuff_n_11\,
      cfg_ext_read_received_d1_reg_3(31) => \deskew[3].rxbuff_n_12\,
      cfg_ext_read_received_d1_reg_3(30) => \deskew[3].rxbuff_n_13\,
      cfg_ext_read_received_d1_reg_3(29) => \deskew[3].rxbuff_n_14\,
      cfg_ext_read_received_d1_reg_3(28) => \deskew[3].rxbuff_n_15\,
      cfg_ext_read_received_d1_reg_3(27) => \deskew[3].rxbuff_n_16\,
      cfg_ext_read_received_d1_reg_3(26) => \deskew[3].rxbuff_n_17\,
      cfg_ext_read_received_d1_reg_3(25) => \deskew[3].rxbuff_n_18\,
      cfg_ext_read_received_d1_reg_3(24) => \deskew[3].rxbuff_n_19\,
      cfg_ext_read_received_d1_reg_3(23) => \deskew[3].rxbuff_n_20\,
      cfg_ext_read_received_d1_reg_3(22) => \deskew[3].rxbuff_n_21\,
      cfg_ext_read_received_d1_reg_3(21) => \deskew[3].rxbuff_n_22\,
      cfg_ext_read_received_d1_reg_3(20) => \deskew[3].rxbuff_n_23\,
      cfg_ext_read_received_d1_reg_3(19) => \deskew[3].rxbuff_n_24\,
      cfg_ext_read_received_d1_reg_3(18) => \deskew[3].rxbuff_n_25\,
      cfg_ext_read_received_d1_reg_3(17) => \deskew[3].rxbuff_n_26\,
      cfg_ext_read_received_d1_reg_3(16) => \deskew[3].rxbuff_n_27\,
      cfg_ext_read_received_d1_reg_3(15) => \deskew[3].rxbuff_n_28\,
      cfg_ext_read_received_d1_reg_3(14) => \deskew[3].rxbuff_n_29\,
      cfg_ext_read_received_d1_reg_3(13) => \deskew[3].rxbuff_n_30\,
      cfg_ext_read_received_d1_reg_3(12) => \deskew[3].rxbuff_n_31\,
      cfg_ext_read_received_d1_reg_3(11) => \deskew[3].rxbuff_n_32\,
      cfg_ext_read_received_d1_reg_3(10) => \deskew[3].rxbuff_n_33\,
      cfg_ext_read_received_d1_reg_3(9) => \deskew[3].rxbuff_n_34\,
      cfg_ext_read_received_d1_reg_3(8) => \deskew[3].rxbuff_n_35\,
      cfg_ext_read_received_d1_reg_3(7) => \deskew[3].rxbuff_n_36\,
      cfg_ext_read_received_d1_reg_3(6) => \deskew[3].rxbuff_n_37\,
      cfg_ext_read_received_d1_reg_3(5) => \deskew[3].rxbuff_n_38\,
      cfg_ext_read_received_d1_reg_3(4) => \deskew[3].rxbuff_n_39\,
      cfg_ext_read_received_d1_reg_3(3) => \deskew[3].rxbuff_n_40\,
      cfg_ext_read_received_d1_reg_3(2) => \deskew[3].rxbuff_n_41\,
      cfg_ext_read_received_d1_reg_3(1) => \deskew[3].rxbuff_n_42\,
      cfg_ext_read_received_d1_reg_3(0) => \deskew[3].rxbuff_n_43\,
      cfg_negotiated_width(3 downto 0) => \^cfg_negotiated_width\(3 downto 0),
      check_eie_ff => check_eie_ff,
      check_eie_ff_reg_0 => \deskew[3].rxbuff_n_2\,
      \data_count_int_reg[0]\(0) => \sync_fifo_inst/wr_en_int_8\,
      \data_count_int_reg[0]_0\(0) => \sync_fifo_inst/wr_en_int_5\,
      \data_count_int_reg[0]_1\(0) => \sync_fifo_inst/wr_en_int\,
      eie_found_ff_reg_0 => \^eieos_found_0\,
      eie_found_ff_reg_1 => eie_found_ff_reg,
      eie_found_ff_reg_2 => eie_found_ff_reg_6,
      eie_found_ff_reg_3 => eie_found_ff_reg_7,
      empty_int_reg(0) => \sync_fifo_inst/data_count_m1_1\,
      empty_int_reg_0(0) => \sync_fifo_inst/data_count_m1\,
      p_4_in => p_4_in,
      rd_en_int => \sync_fifo_inst/rd_en_int_2\,
      rd_en_int_0 => \sync_fifo_inst/rd_en_int_0\,
      rd_en_int_1 => \sync_fifo_inst/rd_en_int\,
      reg_cfg_tph_stt_read_data_valid_o_reg => \deskew[0].rxbuff_n_2\,
      reg_cfg_tph_stt_read_data_valid_o_reg_0 => \deskew[0].rxbuff_n_161\,
      \reg_style_fifo.dout_reg_reg[0]\ => \deskew[1].rxbuff_n_4\,
      \reg_style_fifo.regBank_reg[0][38]\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]\(38 downto 0)
    );
\deskew[1].rxbuff\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized0\
     port map (
      CLK_PCLK => CLK_PCLK,
      E(0) => \sync_fifo_inst/wr_en_int\,
      Q(38) => p_0_in0_in,
      Q(37) => \deskew[1].rxbuff_n_6\,
      Q(36) => \deskew[1].rxbuff_n_7\,
      Q(35) => \deskew[1].rxbuff_n_8\,
      Q(34) => \deskew[1].rxbuff_n_9\,
      Q(33) => \deskew[1].rxbuff_n_10\,
      Q(32) => \deskew[1].rxbuff_n_11\,
      Q(31) => \deskew[1].rxbuff_n_12\,
      Q(30) => \deskew[1].rxbuff_n_13\,
      Q(29) => \deskew[1].rxbuff_n_14\,
      Q(28) => \deskew[1].rxbuff_n_15\,
      Q(27) => \deskew[1].rxbuff_n_16\,
      Q(26) => \deskew[1].rxbuff_n_17\,
      Q(25) => \deskew[1].rxbuff_n_18\,
      Q(24) => \deskew[1].rxbuff_n_19\,
      Q(23) => \deskew[1].rxbuff_n_20\,
      Q(22) => \deskew[1].rxbuff_n_21\,
      Q(21) => \deskew[1].rxbuff_n_22\,
      Q(20) => \deskew[1].rxbuff_n_23\,
      Q(19) => \deskew[1].rxbuff_n_24\,
      Q(18) => \deskew[1].rxbuff_n_25\,
      Q(17) => \deskew[1].rxbuff_n_26\,
      Q(16) => \deskew[1].rxbuff_n_27\,
      Q(15) => \deskew[1].rxbuff_n_28\,
      Q(14) => \deskew[1].rxbuff_n_29\,
      Q(13) => \deskew[1].rxbuff_n_30\,
      Q(12) => \deskew[1].rxbuff_n_31\,
      Q(11) => \deskew[1].rxbuff_n_32\,
      Q(10) => \deskew[1].rxbuff_n_33\,
      Q(9) => \deskew[1].rxbuff_n_34\,
      Q(8) => \deskew[1].rxbuff_n_35\,
      Q(7) => \deskew[1].rxbuff_n_36\,
      Q(6) => \deskew[1].rxbuff_n_37\,
      Q(5) => \deskew[1].rxbuff_n_38\,
      Q(4) => \deskew[1].rxbuff_n_39\,
      Q(3) => \deskew[1].rxbuff_n_40\,
      Q(2) => \deskew[1].rxbuff_n_41\,
      Q(1) => \deskew[1].rxbuff_n_42\,
      Q(0) => \deskew[1].rxbuff_n_43\,
      SR(0) => \deskew[0].rxbuff_n_160\,
      cempty => cempty,
      cfg_negotiated_width(1 downto 0) => \^cfg_negotiated_width\(2 downto 1),
      check_eie_ff_0 => check_eie_ff_0,
      check_eie_ff_reg_0 => \deskew[3].rxbuff_n_2\,
      \data_count_int_reg[0]\(0) => \sync_fifo_inst/data_count_m1\,
      eie_found_ff_reg_0 => \deskew[1].rxbuff_n_4\,
      eie_found_ff_reg_1 => eie_found_ff_reg,
      eie_found_ff_reg_2 => \deskew[0].rxbuff_n_2\,
      eie_found_ff_reg_3 => eie_found_ff_reg_4,
      eie_found_ff_reg_4 => eie_found_ff_reg_5,
      eieos_found_0 => \^eieos_found_0\,
      p_24_out => \^p_24_out\,
      p_30_out => \^p_30_out\,
      p_36_out => p_36_out,
      p_4_in => p_4_in,
      rd_en_int => \sync_fifo_inst/rd_en_int\,
      \reg_style_fifo.regBank_reg[0][38]\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]_0\(38 downto 0)
    );
\deskew[2].rxbuff\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized1\
     port map (
      CLK_PCLK => CLK_PCLK,
      E(0) => \sync_fifo_inst/wr_en_int_5\,
      Q(38) => p_0_in0_in_4,
      Q(37) => \deskew[2].rxbuff_n_5\,
      Q(36) => \deskew[2].rxbuff_n_6\,
      Q(35) => \deskew[2].rxbuff_n_7\,
      Q(34) => \deskew[2].rxbuff_n_8\,
      Q(33) => \deskew[2].rxbuff_n_9\,
      Q(32) => \deskew[2].rxbuff_n_10\,
      Q(31) => \deskew[2].rxbuff_n_11\,
      Q(30) => \deskew[2].rxbuff_n_12\,
      Q(29) => \deskew[2].rxbuff_n_13\,
      Q(28) => \deskew[2].rxbuff_n_14\,
      Q(27) => \deskew[2].rxbuff_n_15\,
      Q(26) => \deskew[2].rxbuff_n_16\,
      Q(25) => \deskew[2].rxbuff_n_17\,
      Q(24) => \deskew[2].rxbuff_n_18\,
      Q(23) => \deskew[2].rxbuff_n_19\,
      Q(22) => \deskew[2].rxbuff_n_20\,
      Q(21) => \deskew[2].rxbuff_n_21\,
      Q(20) => \deskew[2].rxbuff_n_22\,
      Q(19) => \deskew[2].rxbuff_n_23\,
      Q(18) => \deskew[2].rxbuff_n_24\,
      Q(17) => \deskew[2].rxbuff_n_25\,
      Q(16) => \deskew[2].rxbuff_n_26\,
      Q(15) => \deskew[2].rxbuff_n_27\,
      Q(14) => \deskew[2].rxbuff_n_28\,
      Q(13) => \deskew[2].rxbuff_n_29\,
      Q(12) => \deskew[2].rxbuff_n_30\,
      Q(11) => \deskew[2].rxbuff_n_31\,
      Q(10) => \deskew[2].rxbuff_n_32\,
      Q(9) => \deskew[2].rxbuff_n_33\,
      Q(8) => \deskew[2].rxbuff_n_34\,
      Q(7) => \deskew[2].rxbuff_n_35\,
      Q(6) => \deskew[2].rxbuff_n_36\,
      Q(5) => \deskew[2].rxbuff_n_37\,
      Q(4) => \deskew[2].rxbuff_n_38\,
      Q(3) => \deskew[2].rxbuff_n_39\,
      Q(2) => \deskew[2].rxbuff_n_40\,
      Q(1) => \deskew[2].rxbuff_n_41\,
      Q(0) => \deskew[2].rxbuff_n_42\,
      SR(0) => \deskew[0].rxbuff_n_160\,
      cempty => cempty_6,
      check_eie_ff_1 => check_eie_ff_1,
      check_eie_ff_reg_0 => \deskew[3].rxbuff_n_2\,
      \data_count_int_reg[0]\(0) => \sync_fifo_inst/data_count_m1_1\,
      eie_found_ff_reg_0 => eie_found_ff_reg,
      eie_found_ff_reg_1 => \deskew[0].rxbuff_n_2\,
      eie_found_ff_reg_2 => eie_found_ff_reg_2,
      eie_found_ff_reg_3 => eie_found_ff_reg_3,
      p_30_out => \^p_30_out\,
      p_4_in => p_4_in,
      rd_en_int => \sync_fifo_inst/rd_en_int_0\,
      \reg_style_fifo.regBank_reg[0][38]\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]_1\(38 downto 0)
    );
\deskew[3].rxbuff\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rx_buffer_per_lane__parameterized2\
     port map (
      CFGLTSSMSTATE(3 downto 1) => \^cfgltssmstate\(5 downto 3),
      CFGLTSSMSTATE(0) => \^cfgltssmstate\(1),
      CLK_PCLK => CLK_PCLK,
      E(0) => \sync_fifo_inst/wr_en_int_8\,
      Q(38) => p_0_in0_in_7,
      Q(37) => \deskew[3].rxbuff_n_6\,
      Q(36) => \deskew[3].rxbuff_n_7\,
      Q(35) => \deskew[3].rxbuff_n_8\,
      Q(34) => \deskew[3].rxbuff_n_9\,
      Q(33) => \deskew[3].rxbuff_n_10\,
      Q(32) => \deskew[3].rxbuff_n_11\,
      Q(31) => \deskew[3].rxbuff_n_12\,
      Q(30) => \deskew[3].rxbuff_n_13\,
      Q(29) => \deskew[3].rxbuff_n_14\,
      Q(28) => \deskew[3].rxbuff_n_15\,
      Q(27) => \deskew[3].rxbuff_n_16\,
      Q(26) => \deskew[3].rxbuff_n_17\,
      Q(25) => \deskew[3].rxbuff_n_18\,
      Q(24) => \deskew[3].rxbuff_n_19\,
      Q(23) => \deskew[3].rxbuff_n_20\,
      Q(22) => \deskew[3].rxbuff_n_21\,
      Q(21) => \deskew[3].rxbuff_n_22\,
      Q(20) => \deskew[3].rxbuff_n_23\,
      Q(19) => \deskew[3].rxbuff_n_24\,
      Q(18) => \deskew[3].rxbuff_n_25\,
      Q(17) => \deskew[3].rxbuff_n_26\,
      Q(16) => \deskew[3].rxbuff_n_27\,
      Q(15) => \deskew[3].rxbuff_n_28\,
      Q(14) => \deskew[3].rxbuff_n_29\,
      Q(13) => \deskew[3].rxbuff_n_30\,
      Q(12) => \deskew[3].rxbuff_n_31\,
      Q(11) => \deskew[3].rxbuff_n_32\,
      Q(10) => \deskew[3].rxbuff_n_33\,
      Q(9) => \deskew[3].rxbuff_n_34\,
      Q(8) => \deskew[3].rxbuff_n_35\,
      Q(7) => \deskew[3].rxbuff_n_36\,
      Q(6) => \deskew[3].rxbuff_n_37\,
      Q(5) => \deskew[3].rxbuff_n_38\,
      Q(4) => \deskew[3].rxbuff_n_39\,
      Q(3) => \deskew[3].rxbuff_n_40\,
      Q(2) => \deskew[3].rxbuff_n_41\,
      Q(1) => \deskew[3].rxbuff_n_42\,
      Q(0) => \deskew[3].rxbuff_n_43\,
      SR(0) => \deskew[0].rxbuff_n_160\,
      cempty => cempty_9,
      check_eie_ff_2 => check_eie_ff_2,
      check_eie_ff_reg_0 => \deskew[0].rxbuff_n_161\,
      \data_count_int_reg[0]\(0) => \sync_fifo_inst/data_count_m1_3\,
      eie_found_ff_reg_0 => eie_found_ff_reg,
      eie_found_ff_reg_1 => \deskew[0].rxbuff_n_2\,
      eie_found_ff_reg_2 => eie_found_ff_reg_0,
      eie_found_ff_reg_3 => eie_found_ff_reg_1,
      p_24_out => \^p_24_out\,
      p_4_in => p_4_in,
      rd_en_int => \sync_fifo_inst/rd_en_int_2\,
      reg_cfg_tph_stt_read_data_valid_o_reg => \deskew[3].rxbuff_n_2\,
      \reg_style_fifo.regBank_reg[0][38]\(38 downto 0) => \reg_style_fifo.regBank_reg[0][38]_2\(38 downto 0)
    );
\read_rcvd_watchDog_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cfg_ext_read_received\,
      I1 => cfg_ext_read_received_d1,
      I2 => is_reg_num_cfg_ext_space,
      O => SR(0)
    );
\read_rcvd_watchDog_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^cfg_ext_read_received\,
      I1 => cfg_ext_read_received_d1,
      I2 => is_reg_num_cfg_ext_space,
      I3 => cfg_ext_read_data_valid,
      O => SR(1)
    );
\read_rcvd_watchDog_cnt[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => \^cfg_ext_register_number\(5),
      I1 => \^cfg_ext_register_number\(6),
      I2 => \^cfg_ext_register_number\(7),
      I3 => \^cfg_ext_register_number\(4),
      I4 => \^cfg_ext_register_number\(8),
      I5 => \^cfg_ext_register_number\(9),
      O => is_reg_num_cfg_ext_space
    );
rxcdrhold_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000600000040"
    )
        port map (
      I0 => \^cfgltssmstate\(5),
      I1 => \^cfgltssmstate\(3),
      I2 => \^cfgltssmstate\(4),
      I3 => \^cfgltssmstate\(1),
      I4 => \^cfgltssmstate\(0),
      I5 => \^cfgltssmstate\(2),
      O => reg_cfg_tph_stt_read_data_valid_o_reg_40
    );
store_ltssm_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => store_ltssm_inferred_i_2_n_0,
      I1 => store_ltssm_inferred_i_3_n_0,
      O => in0
    );
store_ltssm_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => ltssm_reg2(0),
      I1 => \^cfgltssmstate\(0),
      I2 => \^cfgltssmstate\(2),
      I3 => ltssm_reg2(2),
      I4 => \^cfgltssmstate\(1),
      I5 => ltssm_reg2(1),
      O => store_ltssm_inferred_i_2_n_0
    );
store_ltssm_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => ltssm_reg2(3),
      I1 => \^cfgltssmstate\(3),
      I2 => \^cfgltssmstate\(5),
      I3 => ltssm_reg2(5),
      I4 => \^cfgltssmstate\(4),
      I5 => ltssm_reg2(4),
      O => store_ltssm_inferred_i_3_n_0
    );
user_lnk_up_cdc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cfgphylinkstatus\(1),
      I1 => \^cfgphylinkstatus\(0),
      I2 => sys_reset,
      O => sys_reset_1
    );
user_lnk_up_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sys_reset,
      I1 => \^cfgphylinkstatus\(0),
      I2 => \^cfgphylinkstatus\(1),
      O => sys_reset_0
    );
user_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^cfgphylinkstatus\(1),
      I1 => sys_reset,
      I2 => \^cfg_hot_reset_out\,
      I3 => \^cfg_phy_link_down\,
      O => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt is
  port (
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt : entity is "Pcie_nvme1_gt,Pcie_nvme1_gt_gtwizard_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt : entity is "Pcie_nvme1_gt_gtwizard_top,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt is
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2000.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 17;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 0;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 1;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 1;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 1;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 1;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 2;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 1;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "8.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 107;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 1;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 2;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "400.000000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 4;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "400.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 0;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "8.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 107;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 1;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "400.000000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 0;
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(11 downto 0) => bufgtce_out(11 downto 0),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(11 downto 0),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(35 downto 0),
      bufgtreset_out(11 downto 0) => bufgtreset_out(11 downto 0),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(11 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(3 downto 0) => B"0000",
      clkrsvd0_in(3 downto 0) => B"0000",
      clkrsvd1_in(3 downto 0) => B"0000",
      cpllfbclklost_out(3 downto 0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(3 downto 0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(3 downto 0) => cplllock_out(3 downto 0),
      cplllockdetclk_in(3 downto 0) => B"0000",
      cplllocken_in(3 downto 0) => B"1111",
      cpllpd_in(3 downto 0) => cpllpd_in(3 downto 0),
      cpllrefclklost_out(3 downto 0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(3 downto 0),
      cpllrefclksel_in(11 downto 0) => B"001001001001",
      cpllreset_in(3 downto 0) => cpllreset_in(3 downto 0),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(3 downto 0),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(3 downto 0),
      dmonitorout_out(67 downto 0) => dmonitorout_out(67 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(8 downto 0) => B"000000000",
      drpaddr_in(35 downto 0) => drpaddr_in(35 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(3 downto 0) => drpclk_in(3 downto 0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(3 downto 0) => B"0000",
      evoddphicalstart_in(3 downto 0) => B"0000",
      evoddphidrden_in(3 downto 0) => B"0000",
      evoddphidwren_in(3 downto 0) => B"0000",
      evoddphixrden_in(3 downto 0) => B"0000",
      evoddphixwren_in(3 downto 0) => B"0000",
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(3 downto 0),
      eyescanmode_in(3 downto 0) => B"0000",
      eyescanreset_in(3 downto 0) => eyescanreset_in(3 downto 0),
      eyescantrigger_in(3 downto 0) => B"0000",
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(3 downto 0) => B"0000",
      gthrxn_in(3 downto 0) => gthrxn_in(3 downto 0),
      gthrxp_in(3 downto 0) => gthrxp_in(3 downto 0),
      gthtxn_out(3 downto 0) => gthtxn_out(3 downto 0),
      gthtxp_out(3 downto 0) => gthtxp_out(3 downto 0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(3 downto 0) => B"0000",
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(3 downto 0) => B"0000",
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(3 downto 0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(3 downto 0) => B"0000",
      gtrefclkmonitor_out(3 downto 0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(3 downto 0),
      gtresetsel_in(3 downto 0) => B"0000",
      gtrsvd_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      gtrxreset_in(3 downto 0) => gtrxreset_in(3 downto 0),
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(3 downto 0) => B"0000",
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(3 downto 0) => B"0000",
      gttxreset_in(3 downto 0) => gttxreset_in(3 downto 0),
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(3 downto 0) => B"0000",
      gtwiz_gthe3_cpll_cal_cnt_tol_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(3 downto 0) => B"0000",
      gtwiz_gthe4_cpll_cal_cnt_tol_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(3 downto 0) => B"0000",
      gtwiz_gtye4_cpll_cal_cnt_tol_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => '0',
      gtwiz_reset_rx_done_in(0) => gtwiz_reset_rx_done_in(0),
      gtwiz_reset_rx_done_out(0) => NLW_inst_gtwiz_reset_rx_done_out_UNCONNECTED(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => gtwiz_reset_tx_done_in(0),
      gtwiz_reset_tx_done_out(0) => NLW_inst_gtwiz_reset_tx_done_out_UNCONNECTED(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(63 downto 0) => NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED(63 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(11 downto 0) => loopback_in(11 downto 0),
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(3 downto 0) => B"0000",
      lpbktxrxseren_in(3 downto 0) => B"0000",
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(3 downto 0),
      pcierategen3_out(3 downto 0) => pcierategen3_out(3 downto 0),
      pcierateidle_out(3 downto 0) => pcierateidle_out(3 downto 0),
      pcierateqpll0_in(0) => '0',
      pcierateqpll1_in(0) => '0',
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(7 downto 0),
      pcierstidle_in(3 downto 0) => pcierstidle_in(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(3 downto 0),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(3 downto 0),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(3 downto 0),
      pcsrsvdin2_in(19 downto 0) => B"00000000000000000000",
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(63 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(3 downto 0) => phystatus_out(3 downto 0),
      pinrsrvdas_out(31 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(31 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(19 downto 0) => B"00000000000000000000",
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(3 downto 0) => B"0000",
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(0) => '0',
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(3 downto 0) => B"0000",
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(3 downto 0) => B"0000",
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(0) => '0',
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '1',
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclk_in(3 downto 0) => B"0000",
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(3 downto 0) => NLW_inst_resetexception_out_UNCONNECTED(3 downto 0),
      resetovrd_in(3 downto 0) => B"0000",
      rstclkentx_in(3 downto 0) => B"0000",
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxafecfoken_in(0) => '0',
      rxbufreset_in(3 downto 0) => rxbufreset_in(3 downto 0),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(3 downto 0),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => B"0000",
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(3 downto 0),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(3 downto 0),
      rxcdrovrden_in(3 downto 0) => B"0000",
      rxcdrphdone_out(3 downto 0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(3 downto 0),
      rxcdrreset_in(3 downto 0) => B"0000",
      rxcdrresetrsv_in(3 downto 0) => B"0000",
      rxchanbondseq_out(3 downto 0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(3 downto 0),
      rxchanisaligned_out(3 downto 0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(3 downto 0),
      rxchanrealign_out(3 downto 0) => NLW_inst_rxchanrealign_out_UNCONNECTED(3 downto 0),
      rxchbonden_in(3 downto 0) => B"0000",
      rxchbondi_in(19 downto 0) => B"00000000000000000000",
      rxchbondlevel_in(11 downto 0) => B"000000000000",
      rxchbondmaster_in(3 downto 0) => B"0000",
      rxchbondo_out(19 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(19 downto 0),
      rxchbondslave_in(3 downto 0) => B"0000",
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(0) => '0',
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(7 downto 0),
      rxcominitdet_out(3 downto 0) => NLW_inst_rxcominitdet_out_UNCONNECTED(3 downto 0),
      rxcommadet_out(3 downto 0) => rxcommadet_out(3 downto 0),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(3 downto 0),
      rxcomsasdet_out(3 downto 0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(3 downto 0),
      rxcomwakedet_out(3 downto 0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(3 downto 0),
      rxctrl0_out(63 downto 0) => rxctrl0_out(63 downto 0),
      rxctrl1_out(63 downto 0) => rxctrl1_out(63 downto 0),
      rxctrl2_out(31 downto 0) => rxctrl2_out(31 downto 0),
      rxctrl3_out(31 downto 0) => rxctrl3_out(31 downto 0),
      rxdata_out(511 downto 0) => rxdata_out(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(31 downto 0),
      rxdatavalid_out(7 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(7 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(7 downto 0) => B"01010101",
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(3 downto 0),
      rxdfeagcovrden_in(3 downto 0) => B"0000",
      rxdfecfokfcnum_in(0) => '0',
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(3 downto 0),
      rxdfelfovrden_in(3 downto 0) => B"0000",
      rxdfelpmreset_in(3 downto 0) => B"0000",
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(3 downto 0),
      rxdfetap10ovrden_in(3 downto 0) => B"0000",
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(3 downto 0),
      rxdfetap11ovrden_in(3 downto 0) => B"0000",
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(3 downto 0),
      rxdfetap12ovrden_in(3 downto 0) => B"0000",
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(3 downto 0),
      rxdfetap13ovrden_in(3 downto 0) => B"0000",
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(3 downto 0),
      rxdfetap14ovrden_in(3 downto 0) => B"0000",
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(3 downto 0),
      rxdfetap15ovrden_in(3 downto 0) => B"0000",
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(3 downto 0),
      rxdfetap2ovrden_in(3 downto 0) => B"0000",
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(3 downto 0),
      rxdfetap3ovrden_in(3 downto 0) => B"0000",
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(3 downto 0),
      rxdfetap4ovrden_in(3 downto 0) => B"0000",
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(3 downto 0),
      rxdfetap5ovrden_in(3 downto 0) => B"0000",
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(3 downto 0),
      rxdfetap6ovrden_in(3 downto 0) => B"0000",
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(3 downto 0),
      rxdfetap7ovrden_in(3 downto 0) => B"0000",
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(3 downto 0),
      rxdfetap8ovrden_in(3 downto 0) => B"0000",
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(3 downto 0),
      rxdfetap9ovrden_in(3 downto 0) => B"0000",
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(3 downto 0),
      rxdfeutovrden_in(3 downto 0) => B"0000",
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(3 downto 0),
      rxdfevpovrden_in(3 downto 0) => B"0000",
      rxdfevsen_in(3 downto 0) => B"0000",
      rxdfexyden_in(3 downto 0) => B"1111",
      rxdlybypass_in(3 downto 0) => B"1111",
      rxdlyen_in(3 downto 0) => B"0000",
      rxdlyovrden_in(3 downto 0) => B"0000",
      rxdlysreset_in(3 downto 0) => B"0000",
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(3 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxelecidlemode_in(7 downto 0) => B"00000000",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(3 downto 0) => B"0000",
      rxheader_out(23 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(23 downto 0),
      rxheadervalid_out(7 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(7 downto 0),
      rxlatclk_in(3 downto 0) => B"0000",
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(3 downto 0),
      rxlpmgcovrden_in(3 downto 0) => B"0000",
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(3 downto 0),
      rxlpmhfovrden_in(3 downto 0) => B"0000",
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(3 downto 0),
      rxlpmlfklovrden_in(3 downto 0) => B"0000",
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(3 downto 0),
      rxlpmosovrden_in(3 downto 0) => B"0000",
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(3 downto 0),
      rxmonitorout_out(27 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(27 downto 0),
      rxmonitorsel_in(7 downto 0) => B"00000000",
      rxoobreset_in(3 downto 0) => B"0000",
      rxoscalreset_in(3 downto 0) => B"0000",
      rxoshold_in(3 downto 0) => rxoshold_in(3 downto 0),
      rxosintcfg_in(15 downto 0) => B"1101110111011101",
      rxosintdone_out(3 downto 0) => NLW_inst_rxosintdone_out_UNCONNECTED(3 downto 0),
      rxosinten_in(3 downto 0) => B"1111",
      rxosinthold_in(3 downto 0) => B"0000",
      rxosintovrden_in(3 downto 0) => B"0000",
      rxosintstarted_out(3 downto 0) => NLW_inst_rxosintstarted_out_UNCONNECTED(3 downto 0),
      rxosintstrobe_in(3 downto 0) => B"0000",
      rxosintstrobedone_out(3 downto 0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(3 downto 0),
      rxosinttestovrden_in(3 downto 0) => B"0000",
      rxosovrden_in(3 downto 0) => B"0000",
      rxoutclk_out(3 downto 0) => rxoutclk_out(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(3 downto 0),
      rxoutclksel_in(11 downto 0) => B"010010010010",
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(3 downto 0),
      rxpcsreset_in(3 downto 0) => B"0000",
      rxpd_in(7 downto 0) => rxpd_in(7 downto 0),
      rxphalign_in(3 downto 0) => B"0000",
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(3 downto 0),
      rxphalignen_in(3 downto 0) => B"0000",
      rxphalignerr_out(3 downto 0) => NLW_inst_rxphalignerr_out_UNCONNECTED(3 downto 0),
      rxphdlypd_in(3 downto 0) => B"0000",
      rxphdlyreset_in(3 downto 0) => B"0000",
      rxphovrden_in(3 downto 0) => B"0000",
      rxpllclksel_in(7 downto 0) => B"10101010",
      rxpmareset_in(3 downto 0) => B"0000",
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(3 downto 0),
      rxprbserr_out(3 downto 0) => rxprbserr_out(3 downto 0),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(3 downto 0),
      rxprbssel_in(15 downto 0) => rxprbssel_in(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(3 downto 0),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(3 downto 0),
      rxqpien_in(3 downto 0) => B"0000",
      rxqpisenn_out(3 downto 0) => NLW_inst_rxqpisenn_out_UNCONNECTED(3 downto 0),
      rxqpisenp_out(3 downto 0) => NLW_inst_rxqpisenp_out_UNCONNECTED(3 downto 0),
      rxrate_in(11 downto 0) => rxrate_in(11 downto 0),
      rxratedone_out(3 downto 0) => rxratedone_out(3 downto 0),
      rxratemode_in(3 downto 0) => rxratemode_in(3 downto 0),
      rxrecclk0_sel_out(1 downto 0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(1 downto 0),
      rxrecclk0sel_out(0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(0),
      rxrecclk1_sel_out(1 downto 0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1sel_out(0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(0),
      rxrecclkout_out(3 downto 0) => NLW_inst_rxrecclkout_out_UNCONNECTED(3 downto 0),
      rxresetdone_out(3 downto 0) => rxresetdone_out(3 downto 0),
      rxslide_in(3 downto 0) => rxslide_in(3 downto 0),
      rxsliderdy_out(3 downto 0) => NLW_inst_rxsliderdy_out_UNCONNECTED(3 downto 0),
      rxslipdone_out(3 downto 0) => NLW_inst_rxslipdone_out_UNCONNECTED(3 downto 0),
      rxslipoutclk_in(3 downto 0) => B"0000",
      rxslipoutclkrdy_out(3 downto 0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(3 downto 0),
      rxslippma_in(3 downto 0) => B"0000",
      rxslippmardy_out(3 downto 0) => NLW_inst_rxslippmardy_out_UNCONNECTED(3 downto 0),
      rxstartofseq_out(7 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(7 downto 0),
      rxstatus_out(11 downto 0) => rxstatus_out(11 downto 0),
      rxsyncallin_in(3 downto 0) => B"0000",
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(3 downto 0),
      rxsyncin_in(3 downto 0) => B"0000",
      rxsyncmode_in(3 downto 0) => B"0000",
      rxsyncout_out(3 downto 0) => NLW_inst_rxsyncout_out_UNCONNECTED(3 downto 0),
      rxsysclksel_in(7 downto 0) => B"11111111",
      rxtermination_in(0) => '0',
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(3 downto 0),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(3 downto 0),
      rxusrclk_in(3 downto 0) => rxusrclk_in(3 downto 0),
      rxvalid_out(3 downto 0) => rxvalid_out(3 downto 0),
      sdm0data_in(0) => '0',
      sdm0finalout_out(0) => NLW_inst_sdm0finalout_out_UNCONNECTED(0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(0) => NLW_inst_sdm0testdata_out_UNCONNECTED(0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(0) => '0',
      sdm1data_in(0) => '0',
      sdm1finalout_out(0) => NLW_inst_sdm1finalout_out_UNCONNECTED(0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(0) => NLW_inst_sdm1testdata_out_UNCONNECTED(0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(0) => '0',
      sigvalidclk_in(3 downto 0) => B"0000",
      tcongpi_in(0) => '0',
      tcongpo_out(0) => NLW_inst_tcongpo_out_UNCONNECTED(0),
      tconpowerup_in(0) => '0',
      tconreset_in(0) => '0',
      tconrsvdin1_in(0) => '0',
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(79 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000",
      tx8b10bbypass_in(31 downto 0) => B"00000000000000000000000000000000",
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(3 downto 0),
      txbufdiffctrl_in(11 downto 0) => B"000000000000",
      txbufstatus_out(7 downto 0) => NLW_inst_txbufstatus_out_UNCONNECTED(7 downto 0),
      txcomfinish_out(3 downto 0) => NLW_inst_txcomfinish_out_UNCONNECTED(3 downto 0),
      txcominit_in(3 downto 0) => B"0000",
      txcomsas_in(3 downto 0) => B"0000",
      txcomwake_in(3 downto 0) => B"0000",
      txctrl0_in(63 downto 0) => txctrl0_in(63 downto 0),
      txctrl1_in(63 downto 0) => txctrl1_in(63 downto 0),
      txctrl2_in(31 downto 0) => txctrl2_in(31 downto 0),
      txdata_in(511 downto 0) => txdata_in(511 downto 0),
      txdataextendrsvd_in(31 downto 0) => B"00000000000000000000000000000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(3 downto 0) => txdeemph_in(3 downto 0),
      txdetectrx_in(3 downto 0) => txdetectrx_in(3 downto 0),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(15 downto 0),
      txdiffpd_in(3 downto 0) => B"0000",
      txdlybypass_in(3 downto 0) => txdlybypass_in(3 downto 0),
      txdlyen_in(3 downto 0) => txdlyen_in(3 downto 0),
      txdlyhold_in(3 downto 0) => txdlyhold_in(3 downto 0),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(3 downto 0),
      txdlysreset_in(3 downto 0) => txdlysreset_in(3 downto 0),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(3 downto 0),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(3 downto 0),
      txelecidle_in(3 downto 0) => txelecidle_in(3 downto 0),
      txelforcestart_in(0) => '0',
      txheader_in(23 downto 0) => B"000000000000000000000000",
      txinhibit_in(3 downto 0) => txinhibit_in(3 downto 0),
      txlatclk_in(3 downto 0) => B"0000",
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 0) => txmargin_in(11 downto 0),
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(3 downto 0) => txoutclk_out(3 downto 0),
      txoutclkfabric_out(3 downto 0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(3 downto 0),
      txoutclkpcs_out(3 downto 0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(3 downto 0),
      txoutclksel_in(11 downto 0) => txoutclksel_in(11 downto 0),
      txpcsreset_in(3 downto 0) => B"0000",
      txpd_in(7 downto 0) => txpd_in(7 downto 0),
      txpdelecidlemode_in(3 downto 0) => B"0000",
      txphalign_in(3 downto 0) => txphalign_in(3 downto 0),
      txphaligndone_out(3 downto 0) => txphaligndone_out(3 downto 0),
      txphalignen_in(3 downto 0) => txphalignen_in(3 downto 0),
      txphdlypd_in(3 downto 0) => txphdlypd_in(3 downto 0),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(3 downto 0),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(3 downto 0),
      txphinit_in(3 downto 0) => txphinit_in(3 downto 0),
      txphinitdone_out(3 downto 0) => txphinitdone_out(3 downto 0),
      txphovrden_in(3 downto 0) => txphovrden_in(3 downto 0),
      txpippmen_in(3 downto 0) => B"0000",
      txpippmovrden_in(3 downto 0) => B"0000",
      txpippmpd_in(3 downto 0) => B"0000",
      txpippmsel_in(3 downto 0) => B"0000",
      txpippmstepsize_in(19 downto 0) => B"00000000000000000000",
      txpisopd_in(3 downto 0) => B"0000",
      txpllclksel_in(7 downto 0) => B"10101010",
      txpmareset_in(3 downto 0) => B"0000",
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => B"0000",
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txpostcursorinv_in(3 downto 0) => B"0000",
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(3 downto 0),
      txprbssel_in(15 downto 0) => txprbssel_in(15 downto 0),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprecursorinv_in(3 downto 0) => B"0000",
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(3 downto 0),
      txqpibiasen_in(3 downto 0) => B"0000",
      txqpisenn_out(3 downto 0) => NLW_inst_txqpisenn_out_UNCONNECTED(3 downto 0),
      txqpisenp_out(3 downto 0) => NLW_inst_txqpisenp_out_UNCONNECTED(3 downto 0),
      txqpistrongpdown_in(3 downto 0) => B"0000",
      txqpiweakpup_in(3 downto 0) => B"0000",
      txrate_in(11 downto 0) => txrate_in(11 downto 0),
      txratedone_out(3 downto 0) => NLW_inst_txratedone_out_UNCONNECTED(3 downto 0),
      txratemode_in(3 downto 0) => B"0000",
      txresetdone_out(3 downto 0) => txresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => B"0000000000000000000000000000",
      txswing_in(3 downto 0) => txswing_in(3 downto 0),
      txsyncallin_in(3 downto 0) => txsyncallin_in(3 downto 0),
      txsyncdone_out(3 downto 0) => txsyncdone_out(3 downto 0),
      txsyncin_in(3 downto 0) => txsyncin_in(3 downto 0),
      txsyncmode_in(3 downto 0) => txsyncmode_in(3 downto 0),
      txsyncout_out(3 downto 0) => txsyncout_out(3 downto 0),
      txsysclksel_in(7 downto 0) => B"11111111",
      txuserrdy_in(3 downto 0) => txuserrdy_in(3 downto 0),
      txusrclk2_in(3 downto 0) => txusrclk2_in(3 downto 0),
      txusrclk_in(3 downto 0) => txusrclk_in(3 downto 0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_top is
  port (
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data_valid : out STD_LOGIC;
    rxpolarity_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txdetectrx_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_0 : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CFGLTSSMSTATE : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ext_read_received : out STD_LOGIC;
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \pipe_stages_1.pipe_tx_rate_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_cfg_tph_stt_read_data_valid_o_reg : out STD_LOGIC;
    in0 : out STD_LOGIC;
    src_arst : out STD_LOGIC;
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_phy_link_down : out STD_LOGIC;
    sys_reset_1 : out STD_LOGIC;
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_local_error : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_pl_status_change : out STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    mcap_design_switch : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    conf_req_ready : out STD_LOGIC;
    conf_resp_valid : out STD_LOGIC;
    drp_rdy : out STD_LOGIC;
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tvalid : out STD_LOGIC;
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag_vld : out STD_LOGIC;
    pl_eq_in_progress : out STD_LOGIC;
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_rq_tag_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_eq_phase : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_resp_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    CLK_USERCLK : in STD_LOGIC;
    user_tph_stt_read_enable : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    rxctrl0_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqdone_q_reg\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqdone_q_reg_1\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_1\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_1\ : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_eqdone_q_reg_1\ : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_eqdone_q_reg_2\ : in STD_LOGIC;
    adapt_done : in STD_LOGIC;
    lffs_sel : in STD_LOGIC;
    TXEQ_DONE : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cfg_ext_read_received_d1 : in STD_LOGIC;
    cfg_ext_read_data_valid : in STD_LOGIC;
    phy_rdy_out : in STD_LOGIC;
    rxdata_out : in STD_LOGIC_VECTOR ( 127 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ltssm_reg2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_ext_read_data_valid_dummy : in STD_LOGIC;
    user_tph_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK_CORECLK : in STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_interrupt_msi_pending_status_data_enable : in STD_LOGIC;
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_link_training_enable : in STD_LOGIC;
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_mgmt_write : in STD_LOGIC;
    cfg_msg_transmit : in STD_LOGIC;
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    conf_req_valid : in STD_LOGIC;
    drp_clk : in STD_LOGIC;
    drp_en : in STD_LOGIC;
    drp_we : in STD_LOGIC;
    MCAPCLK : in STD_LOGIC;
    pcie_cq_np_req : in STD_LOGIC;
    pl_eq_reset_eieos_count : in STD_LOGIC;
    pl_gen2_upstream_prefer_deemph : in STD_LOGIC;
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tvalid : in STD_LOGIC;
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_req_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_req_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_pending_status_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    conf_req_reg_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drp_addr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_top is
  signal cfg_tph_function_num : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cfg_tph_stt_address : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_tph_stt_read_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_tph_stt_read_data_valid : STD_LOGIC;
  signal cfg_tph_stt_read_enable : STD_LOGIC;
  signal cfg_tph_stt_write_byte_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cfg_tph_stt_write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_tph_stt_write_enable : STD_LOGIC;
  signal \deskew[0].rxbuff/check_eie_ff\ : STD_LOGIC;
  signal \deskew[1].rxbuff/check_eie_ff\ : STD_LOGIC;
  signal \deskew[2].rxbuff/check_eie_ff\ : STD_LOGIC;
  signal \deskew[3].rxbuff/check_eie_ff\ : STD_LOGIC;
  signal eieos_found_0 : STD_LOGIC;
  signal init_ctrl_inst_n_0 : STD_LOGIC;
  signal init_ctrl_inst_n_2 : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal pipe_pipeline_inst_n_216 : STD_LOGIC;
  signal pipe_pipeline_inst_n_217 : STD_LOGIC;
  signal pipe_pipeline_inst_n_218 : STD_LOGIC;
  signal pipe_pipeline_inst_n_219 : STD_LOGIC;
  signal pipe_pipeline_inst_n_220 : STD_LOGIC;
  signal pipe_pipeline_inst_n_221 : STD_LOGIC;
  signal pipe_pipeline_inst_n_222 : STD_LOGIC;
  signal pipe_pipeline_inst_n_223 : STD_LOGIC;
  signal pipe_reset_n : STD_LOGIC;
  signal pipe_rx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx0_data_valid : STD_LOGIC;
  signal pipe_rx0_elec_idle : STD_LOGIC;
  signal pipe_rx0_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_eqdone : STD_LOGIC;
  signal pipe_rx0_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx0_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx0_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx0_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx0_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx0_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx0_phy_status : STD_LOGIC;
  signal pipe_rx0_polarity : STD_LOGIC;
  signal pipe_rx0_start_block : STD_LOGIC;
  signal pipe_rx0_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx0_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_valid : STD_LOGIC;
  signal pipe_rx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx1_data_valid : STD_LOGIC;
  signal pipe_rx1_elec_idle : STD_LOGIC;
  signal pipe_rx1_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_eqdone : STD_LOGIC;
  signal pipe_rx1_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx1_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx1_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx1_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx1_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx1_phy_status : STD_LOGIC;
  signal pipe_rx1_polarity : STD_LOGIC;
  signal pipe_rx1_start_block : STD_LOGIC;
  signal pipe_rx1_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx1_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_valid : STD_LOGIC;
  signal pipe_rx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx2_data_valid : STD_LOGIC;
  signal pipe_rx2_elec_idle : STD_LOGIC;
  signal pipe_rx2_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_eqdone : STD_LOGIC;
  signal pipe_rx2_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx2_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx2_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx2_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx2_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx2_phy_status : STD_LOGIC;
  signal pipe_rx2_polarity : STD_LOGIC;
  signal pipe_rx2_start_block : STD_LOGIC;
  signal pipe_rx2_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx2_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_valid : STD_LOGIC;
  signal pipe_rx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx3_data_valid : STD_LOGIC;
  signal pipe_rx3_elec_idle : STD_LOGIC;
  signal pipe_rx3_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_eqdone : STD_LOGIC;
  signal pipe_rx3_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx3_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx3_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx3_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx3_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx3_phy_status : STD_LOGIC;
  signal pipe_rx3_polarity : STD_LOGIC;
  signal pipe_rx3_start_block : STD_LOGIC;
  signal pipe_rx3_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx3_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_valid : STD_LOGIC;
  signal pipe_tx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_compliance : STD_LOGIC;
  signal pipe_tx0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx0_data_valid : STD_LOGIC;
  signal pipe_tx0_deemph : STD_LOGIC;
  signal pipe_tx0_elec_idle : STD_LOGIC;
  signal pipe_tx0_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx0_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx0_eqdone : STD_LOGIC;
  signal pipe_tx0_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx0_margin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx0_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_rate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_rcvr_det : STD_LOGIC;
  signal pipe_tx0_start_block : STD_LOGIC;
  signal pipe_tx0_swing : STD_LOGIC;
  signal pipe_tx0_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_compliance : STD_LOGIC;
  signal pipe_tx1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx1_data_valid : STD_LOGIC;
  signal pipe_tx1_elec_idle : STD_LOGIC;
  signal pipe_tx1_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx1_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx1_eqdone : STD_LOGIC;
  signal pipe_tx1_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx1_start_block : STD_LOGIC;
  signal pipe_tx1_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_compliance : STD_LOGIC;
  signal pipe_tx2_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx2_data_valid : STD_LOGIC;
  signal pipe_tx2_elec_idle : STD_LOGIC;
  signal pipe_tx2_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx2_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx2_eqdone : STD_LOGIC;
  signal pipe_tx2_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx2_start_block : STD_LOGIC;
  signal pipe_tx2_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_compliance : STD_LOGIC;
  signal pipe_tx3_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx3_data_valid : STD_LOGIC;
  signal pipe_tx3_elec_idle : STD_LOGIC;
  signal pipe_tx3_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx3_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx3_eqdone : STD_LOGIC;
  signal pipe_tx3_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx3_start_block : STD_LOGIC;
  signal pipe_tx3_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
init_ctrl_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_init_ctrl
     port map (
      CLK_USERCLK => CLK_USERCLK,
      MGMTRESETN => init_ctrl_inst_n_0,
      phy_rdy_out => phy_rdy_out,
      pipe_reset_n => pipe_reset_n,
      \reg_state_reg[0]_0\ => init_ctrl_inst_n_2
    );
pcie3_uscale_wrapper_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_wrapper
     port map (
      ADDRARDADDR(8 downto 5) => cfg_tph_function_num(3 downto 0),
      ADDRARDADDR(4 downto 0) => cfg_tph_stt_address(4 downto 0),
      CFGLTSSMSTATE(5 downto 0) => CFGLTSSMSTATE(5 downto 0),
      CFGPHYLINKSTATUS(1 downto 0) => cfg_phy_link_status(1 downto 0),
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => cfg_tph_stt_write_byte_valid(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => cfg_tph_stt_write_data(31 downto 0),
      CLK_CORECLK => CLK_CORECLK,
      CLK_PCLK => CLK_PCLK,
      CLK_USERCLK => CLK_USERCLK,
      D(1 downto 0) => pipe_rx0_eqcontrol(1 downto 0),
      DOUTADOUT(31 downto 0) => cfg_tph_stt_read_data(31 downto 0),
      MCAPCLK => MCAPCLK,
      MGMTRESETN => init_ctrl_inst_n_0,
      PIPERX0EQLPNEWTXCOEFFORPRESET(0) => pipe_rx0_eqlp_new_txcoef_forpreset(2),
      PIPETX0RATE(1 downto 0) => pipe_tx0_rate(1 downto 0),
      Q(15 downto 5) => pipe_tx0_eqcoeff(16 downto 6),
      Q(4 downto 0) => pipe_tx0_eqcoeff(4 downto 0),
      SR(1 downto 0) => SR(1 downto 0),
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      cfg_config_space_enable => cfg_config_space_enable,
      cfg_current_speed(2 downto 0) => cfg_current_speed(2 downto 0),
      cfg_dpa_substate_change(3 downto 0) => cfg_dpa_substate_change(3 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_ds_port_number(7 downto 0) => cfg_ds_port_number(7 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_err_cor_in => cfg_err_cor_in,
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => cfg_err_uncor_in,
      cfg_ext_function_number(7 downto 0) => cfg_ext_function_number(7 downto 0),
      cfg_ext_read_data(31 downto 0) => cfg_ext_read_data(31 downto 0),
      cfg_ext_read_data_valid => cfg_ext_read_data_valid,
      cfg_ext_read_data_valid_dummy => cfg_ext_read_data_valid_dummy,
      cfg_ext_read_received => cfg_ext_read_received,
      cfg_ext_read_received_d1 => cfg_ext_read_received_d1,
      cfg_ext_read_received_d1_reg(15 downto 5) => pipe_tx1_eqcoeff(16 downto 6),
      cfg_ext_read_received_d1_reg(4 downto 0) => pipe_tx1_eqcoeff(4 downto 0),
      cfg_ext_read_received_d1_reg_0(15 downto 5) => pipe_tx2_eqcoeff(16 downto 6),
      cfg_ext_read_received_d1_reg_0(4 downto 0) => pipe_tx2_eqcoeff(4 downto 0),
      cfg_ext_read_received_d1_reg_1(15 downto 5) => pipe_tx3_eqcoeff(16 downto 6),
      cfg_ext_read_received_d1_reg_1(4 downto 0) => pipe_tx3_eqcoeff(4 downto 0),
      cfg_ext_read_received_d1_reg_2(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      cfg_ext_read_received_d1_reg_3(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      cfg_ext_read_received_d1_reg_4(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      cfg_ext_read_received_d1_reg_5(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      cfg_ext_register_number(9 downto 0) => cfg_ext_register_number(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      cfg_ext_write_data(31 downto 0) => cfg_ext_write_data(31 downto 0),
      cfg_ext_write_received => cfg_ext_write_received,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(3 downto 0) => cfg_flr_done(3 downto 0),
      cfg_flr_in_process(3 downto 0) => cfg_flr_in_process(3 downto 0),
      cfg_function_power_state(11 downto 0) => cfg_function_power_state(11 downto 0),
      cfg_function_status(15 downto 0) => cfg_function_status(15 downto 0),
      cfg_hot_reset_in => cfg_hot_reset_in,
      cfg_hot_reset_out => cfg_hot_reset_out,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      cfg_interrupt_msi_data(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      cfg_interrupt_msi_enable(3 downto 0) => cfg_interrupt_msi_enable(3 downto 0),
      cfg_interrupt_msi_fail => cfg_interrupt_msi_fail,
      cfg_interrupt_msi_function_number(3 downto 0) => cfg_interrupt_msi_function_number(3 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      cfg_interrupt_msi_mask_update => cfg_interrupt_msi_mask_update,
      cfg_interrupt_msi_mmenable(11 downto 0) => cfg_interrupt_msi_mmenable(11 downto 0),
      cfg_interrupt_msi_pending_status(31 downto 0) => cfg_interrupt_msi_pending_status(31 downto 0),
      cfg_interrupt_msi_pending_status_data_enable => cfg_interrupt_msi_pending_status_data_enable,
      cfg_interrupt_msi_pending_status_function_num(3 downto 0) => cfg_interrupt_msi_pending_status_function_num(3 downto 0),
      cfg_interrupt_msi_select(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      cfg_interrupt_msi_sent => cfg_interrupt_msi_sent,
      cfg_interrupt_msi_tph_present => cfg_interrupt_msi_tph_present,
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      cfg_interrupt_msi_tph_type(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      cfg_interrupt_msi_vf_enable(7 downto 0) => cfg_interrupt_msi_vf_enable(7 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      cfg_interrupt_msix_data(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      cfg_interrupt_msix_enable(3 downto 0) => cfg_interrupt_msix_enable(3 downto 0),
      cfg_interrupt_msix_fail => cfg_interrupt_msix_fail,
      cfg_interrupt_msix_int => cfg_interrupt_msix_int,
      cfg_interrupt_msix_mask(3 downto 0) => cfg_interrupt_msix_mask(3 downto 0),
      cfg_interrupt_msix_sent => cfg_interrupt_msix_sent,
      cfg_interrupt_msix_vf_enable(7 downto 0) => cfg_interrupt_msix_vf_enable(7 downto 0),
      cfg_interrupt_msix_vf_mask(7 downto 0) => cfg_interrupt_msix_vf_mask(7 downto 0),
      cfg_interrupt_pending(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => cfg_link_training_enable,
      cfg_local_error => cfg_local_error,
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mgmt_addr(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      cfg_mgmt_byte_enable(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      cfg_mgmt_read => cfg_mgmt_read,
      cfg_mgmt_read_data(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      cfg_mgmt_read_write_done => cfg_mgmt_read_write_done,
      cfg_mgmt_type1_cfg_reg_access => cfg_mgmt_type1_cfg_reg_access,
      cfg_mgmt_write => cfg_mgmt_write,
      cfg_mgmt_write_data(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_data(7 downto 0) => cfg_msg_received_data(7 downto 0),
      cfg_msg_received_type(4 downto 0) => cfg_msg_received_type(4 downto 0),
      cfg_msg_transmit => cfg_msg_transmit,
      cfg_msg_transmit_data(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      cfg_msg_transmit_done => cfg_msg_transmit_done,
      cfg_msg_transmit_type(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      cfg_per_func_status_data(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      cfg_per_function_number(3 downto 0) => cfg_per_function_number(3 downto 0),
      cfg_per_function_output_request => cfg_per_function_output_request,
      cfg_per_function_update_done => cfg_per_function_update_done,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => cfg_power_state_change_ack,
      cfg_power_state_change_interrupt => cfg_power_state_change_interrupt,
      cfg_rcb_status(3 downto 0) => cfg_rcb_status(3 downto 0),
      cfg_req_pm_transition_l23_ready => cfg_req_pm_transition_l23_ready,
      cfg_subsys_vend_id(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      cfg_tph_requester_enable(3 downto 0) => cfg_tph_requester_enable(3 downto 0),
      cfg_tph_st_mode(11 downto 0) => cfg_tph_st_mode(11 downto 0),
      cfg_tph_stt_read_data_valid => cfg_tph_stt_read_data_valid,
      cfg_tph_stt_read_enable => cfg_tph_stt_read_enable,
      cfg_tph_stt_write_enable => cfg_tph_stt_write_enable,
      cfg_vf_flr_done(7 downto 0) => cfg_vf_flr_done(7 downto 0),
      cfg_vf_flr_in_process(7 downto 0) => cfg_vf_flr_in_process(7 downto 0),
      cfg_vf_power_state(23 downto 0) => cfg_vf_power_state(23 downto 0),
      cfg_vf_status(15 downto 0) => cfg_vf_status(15 downto 0),
      cfg_vf_tph_requester_enable(7 downto 0) => cfg_vf_tph_requester_enable(7 downto 0),
      cfg_vf_tph_st_mode(23 downto 0) => cfg_vf_tph_st_mode(23 downto 0),
      check_eie_ff => \deskew[0].rxbuff/check_eie_ff\,
      check_eie_ff_0 => \deskew[1].rxbuff/check_eie_ff\,
      check_eie_ff_1 => \deskew[2].rxbuff/check_eie_ff\,
      check_eie_ff_2 => \deskew[3].rxbuff/check_eie_ff\,
      conf_req_data(31 downto 0) => conf_req_data(31 downto 0),
      conf_req_ready => conf_req_ready,
      conf_req_reg_num(3 downto 0) => conf_req_reg_num(3 downto 0),
      conf_req_type(1 downto 0) => conf_req_type(1 downto 0),
      conf_req_valid => conf_req_valid,
      conf_resp_rdata(31 downto 0) => conf_resp_rdata(31 downto 0),
      conf_resp_valid => conf_resp_valid,
      drp_addr(9 downto 0) => drp_addr(9 downto 0),
      drp_clk => drp_clk,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_do(15 downto 0) => drp_do(15 downto 0),
      drp_en => drp_en,
      drp_rdy => drp_rdy,
      drp_we => drp_we,
      eie_found_ff_reg => init_ctrl_inst_n_2,
      eie_found_ff_reg_0 => pipe_pipeline_inst_n_223,
      eie_found_ff_reg_1 => pipe_pipeline_inst_n_222,
      eie_found_ff_reg_2 => pipe_pipeline_inst_n_221,
      eie_found_ff_reg_3 => pipe_pipeline_inst_n_220,
      eie_found_ff_reg_4 => pipe_pipeline_inst_n_219,
      eie_found_ff_reg_5 => pipe_pipeline_inst_n_218,
      eie_found_ff_reg_6 => pipe_pipeline_inst_n_217,
      eie_found_ff_reg_7 => pipe_pipeline_inst_n_216,
      eieos_found_0 => eieos_found_0,
      in0 => in0,
      ltssm_reg2(5 downto 0) => ltssm_reg2(5 downto 0),
      m_axis_cq_tdata(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      m_axis_cq_tkeep(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready => m_axis_cq_tready,
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      m_axis_rc_tkeep(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready => m_axis_rc_tready,
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mcap_design_switch => mcap_design_switch,
      p_24_out => p_24_out,
      p_30_out => p_30_out,
      p_36_out => p_36_out,
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_av(1 downto 0) => pcie_rq_tag_av(1 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      pipe_reset_n => pipe_reset_n,
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_eqdone => pipe_rx0_eqdone,
      pipe_rx0_eqlp_adaptdone => pipe_rx0_eqlp_adaptdone,
      pipe_rx0_eqlp_lffs_sel => pipe_rx0_eqlp_lffs_sel,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_polarity => pipe_rx0_polarity,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_elec_idle => pipe_rx1_elec_idle,
      pipe_rx1_eqdone => pipe_rx1_eqdone,
      pipe_rx1_eqlp_adaptdone => pipe_rx1_eqlp_adaptdone,
      pipe_rx1_eqlp_lffs_sel => pipe_rx1_eqlp_lffs_sel,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_polarity => pipe_rx1_polarity,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_elec_idle => pipe_rx2_elec_idle,
      pipe_rx2_eqdone => pipe_rx2_eqdone,
      pipe_rx2_eqlp_adaptdone => pipe_rx2_eqlp_adaptdone,
      pipe_rx2_eqlp_lffs_sel => pipe_rx2_eqlp_lffs_sel,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_polarity => pipe_rx2_polarity,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_elec_idle => pipe_rx3_elec_idle,
      pipe_rx3_eqdone => pipe_rx3_eqdone,
      pipe_rx3_eqlp_adaptdone => pipe_rx3_eqlp_adaptdone,
      pipe_rx3_eqlp_lffs_sel => pipe_rx3_eqlp_lffs_sel,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_polarity => pipe_rx3_polarity,
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_tx0_compliance => pipe_tx0_compliance,
      pipe_tx0_data_valid => pipe_tx0_data_valid,
      pipe_tx0_deemph => pipe_tx0_deemph,
      pipe_tx0_elec_idle => pipe_tx0_elec_idle,
      pipe_tx0_eqdone => pipe_tx0_eqdone,
      pipe_tx0_rcvr_det => pipe_tx0_rcvr_det,
      pipe_tx0_start_block => pipe_tx0_start_block,
      pipe_tx0_swing => pipe_tx0_swing,
      pipe_tx1_compliance => pipe_tx1_compliance,
      pipe_tx1_data_valid => pipe_tx1_data_valid,
      pipe_tx1_elec_idle => pipe_tx1_elec_idle,
      pipe_tx1_eqdone => pipe_tx1_eqdone,
      pipe_tx1_start_block => pipe_tx1_start_block,
      pipe_tx2_compliance => pipe_tx2_compliance,
      pipe_tx2_data_valid => pipe_tx2_data_valid,
      pipe_tx2_elec_idle => pipe_tx2_elec_idle,
      pipe_tx2_eqdone => pipe_tx2_eqdone,
      pipe_tx2_start_block => pipe_tx2_start_block,
      pipe_tx3_compliance => pipe_tx3_compliance,
      pipe_tx3_data_valid => pipe_tx3_data_valid,
      pipe_tx3_elec_idle => pipe_tx3_elec_idle,
      pipe_tx3_eqdone => pipe_tx3_eqdone,
      pipe_tx3_start_block => pipe_tx3_start_block,
      pl_eq_in_progress => pl_eq_in_progress,
      pl_eq_phase(1 downto 0) => pl_eq_phase(1 downto 0),
      pl_eq_reset_eieos_count => pl_eq_reset_eieos_count,
      pl_gen2_upstream_prefer_deemph => pl_gen2_upstream_prefer_deemph,
      reg_cfg_tph_stt_read_data_valid_o_reg(1 downto 0) => pipe_rx1_eqcontrol(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_0(1 downto 0) => pipe_rx2_eqcontrol(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_1(1 downto 0) => pipe_rx3_eqcontrol(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_10(1 downto 0) => pipe_tx2_eqcontrol(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_11(1 downto 0) => pipe_tx2_syncheader(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_12(1 downto 0) => pipe_tx3_char_is_k(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_13(1 downto 0) => pipe_tx3_eqcontrol(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_14(1 downto 0) => pipe_tx3_syncheader(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_15(2 downto 0) => pipe_rx0_eqpreset(2 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_16(2 downto 0) => pipe_rx1_eqpreset(2 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_17(2 downto 0) => pipe_rx2_eqpreset(2 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_18(2 downto 0) => pipe_rx3_eqpreset(2 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_19(2 downto 0) => pipe_tx0_margin(2 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_2(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_20(31 downto 0) => pipe_tx0_data(31 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_21(31 downto 0) => pipe_tx1_data(31 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_22(31 downto 0) => pipe_tx2_data(31 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_23(31 downto 0) => pipe_tx3_data(31 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_24(3 downto 0) => pipe_rx0_eqlp_txpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_25(3 downto 0) => pipe_rx1_eqlp_txpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_26(3 downto 0) => pipe_rx2_eqlp_txpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_27(3 downto 0) => pipe_rx3_eqlp_txpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_28(3 downto 0) => pipe_tx0_eqpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_29(3 downto 0) => pipe_tx1_eqpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_3(1 downto 0) => pipe_tx0_eqcontrol(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_30(3 downto 0) => pipe_tx2_eqpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_31(3 downto 0) => pipe_tx3_eqpreset(3 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_32(5 downto 0) => pipe_rx0_eqlp_lffs(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_33(5 downto 0) => pipe_rx1_eqlp_lffs(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_34(5 downto 0) => pipe_rx2_eqlp_lffs(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_35(5 downto 0) => pipe_rx3_eqlp_lffs(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_36(5 downto 0) => pipe_tx0_eqdeemph(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_37(5 downto 0) => pipe_tx1_eqdeemph(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_38(5 downto 0) => pipe_tx2_eqdeemph(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_39(5 downto 0) => pipe_tx3_eqdeemph(5 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_4(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_40 => reg_cfg_tph_stt_read_data_valid_o_reg,
      reg_cfg_tph_stt_read_data_valid_o_reg_5(1 downto 0) => pipe_tx0_syncheader(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_6(1 downto 0) => pipe_tx1_char_is_k(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_7(1 downto 0) => pipe_tx1_eqcontrol(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_8(1 downto 0) => pipe_tx1_syncheader(1 downto 0),
      reg_cfg_tph_stt_read_data_valid_o_reg_9(1 downto 0) => pipe_tx2_char_is_k(1 downto 0),
      \reg_style_fifo.regBank_reg[0][38]\(38) => pipe_rx0_data_valid,
      \reg_style_fifo.regBank_reg[0][38]\(37) => pipe_rx0_start_block,
      \reg_style_fifo.regBank_reg[0][38]\(36 downto 35) => pipe_rx0_syncheader(1 downto 0),
      \reg_style_fifo.regBank_reg[0][38]\(34 downto 32) => pipe_rx0_status(2 downto 0),
      \reg_style_fifo.regBank_reg[0][38]\(31 downto 0) => pipe_rx0_data(31 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_0\(38) => pipe_rx1_data_valid,
      \reg_style_fifo.regBank_reg[0][38]_0\(37) => pipe_rx1_start_block,
      \reg_style_fifo.regBank_reg[0][38]_0\(36 downto 35) => pipe_rx1_syncheader(1 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_0\(34 downto 32) => pipe_rx1_status(2 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_0\(31 downto 0) => pipe_rx1_data(31 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_1\(38) => pipe_rx2_data_valid,
      \reg_style_fifo.regBank_reg[0][38]_1\(37) => pipe_rx2_start_block,
      \reg_style_fifo.regBank_reg[0][38]_1\(36 downto 35) => pipe_rx2_syncheader(1 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_1\(34 downto 32) => pipe_rx2_status(2 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_1\(31 downto 0) => pipe_rx2_data(31 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_2\(38) => pipe_rx3_data_valid,
      \reg_style_fifo.regBank_reg[0][38]_2\(37) => pipe_rx3_start_block,
      \reg_style_fifo.regBank_reg[0][38]_2\(36 downto 35) => pipe_rx3_syncheader(1 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_2\(34 downto 32) => pipe_rx3_status(2 downto 0),
      \reg_style_fifo.regBank_reg[0][38]_2\(31 downto 0) => pipe_rx3_data(31 downto 0),
      s_axis_cc_tdata(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      s_axis_cc_tkeep(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      s_axis_rq_tkeep(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      src_arst => src_arst,
      sys_reset => sys_reset,
      sys_reset_0 => sys_reset_0,
      sys_reset_1 => sys_reset_1
    );
pipe_pipeline_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pipe_pipeline
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => pipe_tx0_eqcontrol(1 downto 0),
      PIPERX0EQLPNEWTXCOEFFORPRESET(0) => pipe_rx0_eqlp_new_txcoef_forpreset(2),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => init_ctrl_inst_n_2,
      TXEQ_DONE => TXEQ_DONE,
      adapt_done => adapt_done,
      check_eie_ff => \deskew[0].rxbuff/check_eie_ff\,
      check_eie_ff_0 => \deskew[1].rxbuff/check_eie_ff\,
      check_eie_ff_1 => \deskew[2].rxbuff/check_eie_ff\,
      check_eie_ff_2 => \deskew[3].rxbuff/check_eie_ff\,
      check_eie_ff_reg => pipe_pipeline_inst_n_217,
      check_eie_ff_reg_0 => pipe_pipeline_inst_n_219,
      check_eie_ff_reg_1 => pipe_pipeline_inst_n_221,
      check_eie_ff_reg_2 => pipe_pipeline_inst_n_223,
      eieos_found_0 => eieos_found_0,
      gt_phystatus(3 downto 0) => gt_phystatus(3 downto 0),
      gt_rxstatus(11 downto 0) => gt_rxstatus(11 downto 0),
      gt_rxvalid(3 downto 0) => gt_rxvalid(3 downto 0),
      gt_txelecidle(3 downto 0) => gt_txelecidle(3 downto 0),
      lffs_sel => lffs_sel,
      p_24_out => p_24_out,
      p_30_out => p_30_out,
      p_36_out => p_36_out,
      phy_txeq_ctrl(7 downto 0) => phy_txeq_ctrl(7 downto 0),
      phy_txeq_preset(15 downto 0) => phy_txeq_preset(15 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_eqdone => pipe_rx0_eqdone,
      pipe_rx0_eqlp_adaptdone => pipe_rx0_eqlp_adaptdone,
      pipe_rx0_eqlp_lffs_sel => pipe_rx0_eqlp_lffs_sel,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_polarity => pipe_rx0_polarity,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_elec_idle => pipe_rx1_elec_idle,
      pipe_rx1_eqdone => pipe_rx1_eqdone,
      pipe_rx1_eqlp_adaptdone => pipe_rx1_eqlp_adaptdone,
      pipe_rx1_eqlp_lffs_sel => pipe_rx1_eqlp_lffs_sel,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_polarity => pipe_rx1_polarity,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_elec_idle => pipe_rx2_elec_idle,
      pipe_rx2_eqdone => pipe_rx2_eqdone,
      pipe_rx2_eqlp_adaptdone => pipe_rx2_eqlp_adaptdone,
      pipe_rx2_eqlp_lffs_sel => pipe_rx2_eqlp_lffs_sel,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_polarity => pipe_rx2_polarity,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_elec_idle => pipe_rx3_elec_idle,
      pipe_rx3_eqdone => pipe_rx3_eqdone,
      pipe_rx3_eqlp_adaptdone => pipe_rx3_eqlp_adaptdone,
      pipe_rx3_eqlp_lffs_sel => pipe_rx3_eqlp_lffs_sel,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_polarity => pipe_rx3_polarity,
      pipe_rx3_valid => pipe_rx3_valid,
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1\(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2\(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[0]\ => pipe_pipeline_inst_n_216,
      \pipe_stages_1.pipe_rx_data_q_reg[0]_0\ => pipe_pipeline_inst_n_218,
      \pipe_stages_1.pipe_rx_data_q_reg[0]_1\ => pipe_pipeline_inst_n_220,
      \pipe_stages_1.pipe_rx_data_q_reg[0]_2\ => pipe_pipeline_inst_n_222,
      \pipe_stages_1.pipe_rx_data_valid_q_reg\(38) => pipe_rx1_data_valid,
      \pipe_stages_1.pipe_rx_data_valid_q_reg\(37) => pipe_rx1_start_block,
      \pipe_stages_1.pipe_rx_data_valid_q_reg\(36 downto 35) => pipe_rx1_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg\(34 downto 32) => pipe_rx1_status(2 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg\(31 downto 0) => pipe_rx1_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(38) => pipe_rx2_data_valid,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(37) => pipe_rx2_start_block,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(36 downto 35) => pipe_rx2_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(34 downto 32) => pipe_rx2_status(2 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_0\(31 downto 0) => pipe_rx2_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_1\(38) => pipe_rx3_data_valid,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_1\(37) => pipe_rx3_start_block,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_1\(36 downto 35) => pipe_rx3_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_1\(34 downto 32) => pipe_rx3_status(2 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_1\(31 downto 0) => pipe_rx3_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_2\(38) => pipe_rx0_data_valid,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_2\(37) => pipe_rx0_start_block,
      \pipe_stages_1.pipe_rx_data_valid_q_reg_2\(36 downto 35) => pipe_rx0_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_2\(34 downto 32) => pipe_rx0_status(2 downto 0),
      \pipe_stages_1.pipe_rx_data_valid_q_reg_2\(31 downto 0) => pipe_rx0_data(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_3\(1 downto 0) => pipe_rx0_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_4\(1 downto 0) => pipe_rx1_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_5\(1 downto 0) => pipe_rx2_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_6\(1 downto 0) => pipe_rx3_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqdone_q_reg\ => \pipe_stages_1.pipe_rx_eqdone_q_reg\,
      \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqdone_q_reg_0\,
      \pipe_stages_1.pipe_rx_eqdone_q_reg_1\ => \pipe_stages_1.pipe_rx_eqdone_q_reg_1\,
      \pipe_stages_1.pipe_rx_eqdone_q_reg_2\ => \pipe_stages_1.pipe_rx_eqdone_q_reg_2\,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\ => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_1\ => \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_1\,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_3\(5 downto 0) => pipe_rx0_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_4\(5 downto 0) => pipe_rx1_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_5\(5 downto 0) => pipe_rx2_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_6\(5 downto 0) => pipe_rx3_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg\ => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg\,
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\,
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_1\ => \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_1\,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_3\(3 downto 0) => pipe_rx0_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_4\(3 downto 0) => pipe_rx1_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_5\(3 downto 0) => pipe_rx2_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_6\(3 downto 0) => pipe_rx3_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_3\(2 downto 0) => pipe_rx0_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_4\(2 downto 0) => pipe_rx1_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_5\(2 downto 0) => pipe_rx2_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_6\(2 downto 0) => pipe_rx3_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\(1 downto 0) => pipe_tx3_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => pipe_tx2_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_1\(1 downto 0) => pipe_tx1_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_2\(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]\(31 downto 0) => pipe_tx3_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => pipe_tx2_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_1\(31 downto 0) => pipe_tx1_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_2\(31 downto 0) => pipe_tx0_data(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15 downto 5) => pipe_tx1_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(4 downto 0) => pipe_tx1_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 5) => pipe_tx2_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4 downto 0) => pipe_tx2_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 5) => pipe_tx3_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4 downto 0) => pipe_tx3_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(15 downto 5) => pipe_tx0_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(4 downto 0) => pipe_tx0_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(15 downto 0) => D(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_6\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\(1 downto 0) => pipe_tx1_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => pipe_tx2_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_1\(1 downto 0) => pipe_tx3_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_2\(5 downto 0) => pipe_tx0_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_3\(5 downto 0) => pipe_tx1_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_4\(5 downto 0) => pipe_tx2_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_5\(5 downto 0) => pipe_tx3_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdone_q_reg\ => \pipe_stages_1.pipe_tx_eqdone_q_reg\,
      \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ => \pipe_stages_1.pipe_tx_eqdone_q_reg_0\,
      \pipe_stages_1.pipe_tx_eqdone_q_reg_1\ => \pipe_stages_1.pipe_tx_eqdone_q_reg_1\,
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\(3 downto 0) => pipe_tx0_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => pipe_tx1_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_1\(3 downto 0) => pipe_tx2_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_2\(3 downto 0) => pipe_tx3_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0) => \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2 downto 0) => pipe_tx0_margin(2 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0) => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]\(1 downto 0) => \pipe_stages_1.pipe_tx_rate_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1 downto 0) => pipe_tx0_rate(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]\(1 downto 0) => pipe_tx3_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => pipe_tx2_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_1\(1 downto 0) => pipe_tx1_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_2\(1 downto 0) => pipe_tx0_syncheader(1 downto 0),
      pipe_tx0_compliance => pipe_tx0_compliance,
      pipe_tx0_data_valid => pipe_tx0_data_valid,
      pipe_tx0_deemph => pipe_tx0_deemph,
      pipe_tx0_elec_idle => pipe_tx0_elec_idle,
      pipe_tx0_eqdone => pipe_tx0_eqdone,
      pipe_tx0_rcvr_det => pipe_tx0_rcvr_det,
      pipe_tx0_start_block => pipe_tx0_start_block,
      pipe_tx0_swing => pipe_tx0_swing,
      pipe_tx1_compliance => pipe_tx1_compliance,
      pipe_tx1_data_valid => pipe_tx1_data_valid,
      pipe_tx1_elec_idle => pipe_tx1_elec_idle,
      pipe_tx1_eqdone => pipe_tx1_eqdone,
      pipe_tx1_start_block => pipe_tx1_start_block,
      pipe_tx2_compliance => pipe_tx2_compliance,
      pipe_tx2_data_valid => pipe_tx2_data_valid,
      pipe_tx2_elec_idle => pipe_tx2_elec_idle,
      pipe_tx2_eqdone => pipe_tx2_eqdone,
      pipe_tx2_start_block => pipe_tx2_start_block,
      pipe_tx3_compliance => pipe_tx3_compliance,
      pipe_tx3_data_valid => pipe_tx3_data_valid,
      pipe_tx3_elec_idle => pipe_tx3_elec_idle,
      pipe_tx3_eqdone => pipe_tx3_eqdone,
      pipe_tx3_start_block => pipe_tx3_start_block,
      rxctrl0_out(23 downto 0) => rxctrl0_out(23 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(3 downto 0) => txctrl1_in(3 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdata_in(127 downto 0) => txdata_in(127 downto 0),
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txswing_in(0) => txswing_in(0)
    );
tph_tbl_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_tph_tbl
     port map (
      ADDRARDADDR(8 downto 5) => cfg_tph_function_num(3 downto 0),
      ADDRARDADDR(4 downto 0) => cfg_tph_stt_address(4 downto 0),
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => cfg_tph_stt_write_byte_valid(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => cfg_tph_stt_write_data(31 downto 0),
      CLK_USERCLK => CLK_USERCLK,
      DOUTADOUT(31 downto 0) => cfg_tph_stt_read_data(31 downto 0),
      cfg_tph_stt_read_data_valid => cfg_tph_stt_read_data_valid,
      cfg_tph_stt_read_enable => cfg_tph_stt_read_enable,
      cfg_tph_stt_write_enable => cfg_tph_stt_write_enable,
      reg_cfg_tph_stt_read_enable_i_reg_0 => init_ctrl_inst_n_2,
      user_tph_function_num(3 downto 0) => user_tph_function_num(3 downto 0),
      user_tph_stt_address(4 downto 0) => user_tph_stt_address(4 downto 0),
      user_tph_stt_read_data(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      user_tph_stt_read_data_valid => user_tph_stt_read_data_valid,
      user_tph_stt_read_enable => user_tph_stt_read_enable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gtwizard_top is
  port (
    pcsrsvdin_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK_CEMASK : out STD_LOGIC;
    gt_bufgtdiv : out STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK_PCLK_MASK : out STD_LOGIC;
    gt_cplllock : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_gtpowergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_pcierateidle : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_pcieuserratestart : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_phystatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_rxcdrlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxcommadet : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    gt_rxdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_rxsyncdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_USERCLK_IN : out STD_LOGIC;
    gt_txphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK_CE : out STD_LOGIC;
    CLK_USERCLK_CLR : out STD_LOGIC;
    sys_clk_gt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_in : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_loopback : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CLK_USERCLK_MASK : in STD_LOGIC;
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcieuserratedone : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gtwizard_top is
  signal Pcie_nvme1_gt_i_n_10 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1099 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_11 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1100 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1101 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1102 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1107 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1108 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1109 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1110 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1140 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1141 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_1142 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_12 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_13 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_14 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_15 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_16 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_18 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_19 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_20 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_21 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_22 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_23 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_24 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_25 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_251 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_253 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_254 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_255 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_256 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_257 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_258 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_259 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_26 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_261 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_262 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_263 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_264 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_265 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_266 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_271 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_272 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_273 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_274 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_275 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_276 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_277 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_278 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_3 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_36 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_37 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_38 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_39 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_4 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_40 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_41 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_42 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_43 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_44 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_45 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_46 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_47 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_48 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_49 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_50 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_51 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_52 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_53 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_54 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_55 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_56 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_57 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_58 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_59 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_6 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_60 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_61 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_62 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_63 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_64 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_66 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_67 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_68 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_69 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_7 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_70 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_71 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_72 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_73 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_74 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_75 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_76 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_78 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_79 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_8 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_80 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_81 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_82 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_83 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_84 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_85 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_86 : STD_LOGIC;
  signal Pcie_nvme1_gt_i_n_9 : STD_LOGIC;
  signal gt_bufgtce : STD_LOGIC;
  signal gt_bufgtreset : STD_LOGIC;
  signal gt_pcierategen3_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_rxprogdivresetdone : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt_txphaligndone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^pcsrsvdin_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal qpll1pd_in : STD_LOGIC;
  signal qpll1reset_in : STD_LOGIC;
  signal rx8b10ben_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxlpmen_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txphdlypd_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txsyncallin_all__0\ : STD_LOGIC;
  signal txsyncout_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Pcie_nvme1_gt_i_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal NLW_Pcie_nvme1_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 511 downto 32 );
  signal NLW_Pcie_nvme1_gt_i_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Pcie_nvme1_gt_i_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Pcie_nvme1_gt_i : label is "Pcie_nvme1_gt,Pcie_nvme1_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Pcie_nvme1_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Pcie_nvme1_gt_i : label is "Pcie_nvme1_gt_gtwizard_top,Vivado 2019.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Pcie_nvme1_gt_i_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of Pcie_nvme1_gt_i_i_10 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of Pcie_nvme1_gt_i_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of Pcie_nvme1_gt_i_i_7 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of Pcie_nvme1_gt_i_i_8 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of Pcie_nvme1_gt_i_i_9 : label is "soft_lutpair0";
begin
  gt_txphaligndone(3 downto 0) <= \^gt_txphaligndone\(3 downto 0);
  pcsrsvdin_in(1 downto 0) <= \^pcsrsvdin_in\(1 downto 0);
Pcie_nvme1_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gt
     port map (
      bufgtce_out(11) => Pcie_nvme1_gt_i_n_3,
      bufgtce_out(10) => Pcie_nvme1_gt_i_n_4,
      bufgtce_out(9) => gt_bufgtce,
      bufgtce_out(8) => Pcie_nvme1_gt_i_n_6,
      bufgtce_out(7) => Pcie_nvme1_gt_i_n_7,
      bufgtce_out(6) => Pcie_nvme1_gt_i_n_8,
      bufgtce_out(5) => Pcie_nvme1_gt_i_n_9,
      bufgtce_out(4) => Pcie_nvme1_gt_i_n_10,
      bufgtce_out(3) => Pcie_nvme1_gt_i_n_11,
      bufgtce_out(2) => Pcie_nvme1_gt_i_n_12,
      bufgtce_out(1) => Pcie_nvme1_gt_i_n_13,
      bufgtce_out(0) => Pcie_nvme1_gt_i_n_14,
      bufgtcemask_out(11) => Pcie_nvme1_gt_i_n_15,
      bufgtcemask_out(10) => Pcie_nvme1_gt_i_n_16,
      bufgtcemask_out(9) => CLK_PCLK_CEMASK,
      bufgtcemask_out(8) => Pcie_nvme1_gt_i_n_18,
      bufgtcemask_out(7) => Pcie_nvme1_gt_i_n_19,
      bufgtcemask_out(6) => Pcie_nvme1_gt_i_n_20,
      bufgtcemask_out(5) => Pcie_nvme1_gt_i_n_21,
      bufgtcemask_out(4) => Pcie_nvme1_gt_i_n_22,
      bufgtcemask_out(3) => Pcie_nvme1_gt_i_n_23,
      bufgtcemask_out(2) => Pcie_nvme1_gt_i_n_24,
      bufgtcemask_out(1) => Pcie_nvme1_gt_i_n_25,
      bufgtcemask_out(0) => Pcie_nvme1_gt_i_n_26,
      bufgtdiv_out(35 downto 27) => gt_bufgtdiv(8 downto 0),
      bufgtdiv_out(26) => Pcie_nvme1_gt_i_n_36,
      bufgtdiv_out(25) => Pcie_nvme1_gt_i_n_37,
      bufgtdiv_out(24) => Pcie_nvme1_gt_i_n_38,
      bufgtdiv_out(23) => Pcie_nvme1_gt_i_n_39,
      bufgtdiv_out(22) => Pcie_nvme1_gt_i_n_40,
      bufgtdiv_out(21) => Pcie_nvme1_gt_i_n_41,
      bufgtdiv_out(20) => Pcie_nvme1_gt_i_n_42,
      bufgtdiv_out(19) => Pcie_nvme1_gt_i_n_43,
      bufgtdiv_out(18) => Pcie_nvme1_gt_i_n_44,
      bufgtdiv_out(17) => Pcie_nvme1_gt_i_n_45,
      bufgtdiv_out(16) => Pcie_nvme1_gt_i_n_46,
      bufgtdiv_out(15) => Pcie_nvme1_gt_i_n_47,
      bufgtdiv_out(14) => Pcie_nvme1_gt_i_n_48,
      bufgtdiv_out(13) => Pcie_nvme1_gt_i_n_49,
      bufgtdiv_out(12) => Pcie_nvme1_gt_i_n_50,
      bufgtdiv_out(11) => Pcie_nvme1_gt_i_n_51,
      bufgtdiv_out(10) => Pcie_nvme1_gt_i_n_52,
      bufgtdiv_out(9) => Pcie_nvme1_gt_i_n_53,
      bufgtdiv_out(8) => Pcie_nvme1_gt_i_n_54,
      bufgtdiv_out(7) => Pcie_nvme1_gt_i_n_55,
      bufgtdiv_out(6) => Pcie_nvme1_gt_i_n_56,
      bufgtdiv_out(5) => Pcie_nvme1_gt_i_n_57,
      bufgtdiv_out(4) => Pcie_nvme1_gt_i_n_58,
      bufgtdiv_out(3) => Pcie_nvme1_gt_i_n_59,
      bufgtdiv_out(2) => Pcie_nvme1_gt_i_n_60,
      bufgtdiv_out(1) => Pcie_nvme1_gt_i_n_61,
      bufgtdiv_out(0) => Pcie_nvme1_gt_i_n_62,
      bufgtreset_out(11) => Pcie_nvme1_gt_i_n_63,
      bufgtreset_out(10) => Pcie_nvme1_gt_i_n_64,
      bufgtreset_out(9) => gt_bufgtreset,
      bufgtreset_out(8) => Pcie_nvme1_gt_i_n_66,
      bufgtreset_out(7) => Pcie_nvme1_gt_i_n_67,
      bufgtreset_out(6) => Pcie_nvme1_gt_i_n_68,
      bufgtreset_out(5) => Pcie_nvme1_gt_i_n_69,
      bufgtreset_out(4) => Pcie_nvme1_gt_i_n_70,
      bufgtreset_out(3) => Pcie_nvme1_gt_i_n_71,
      bufgtreset_out(2) => Pcie_nvme1_gt_i_n_72,
      bufgtreset_out(1) => Pcie_nvme1_gt_i_n_73,
      bufgtreset_out(0) => Pcie_nvme1_gt_i_n_74,
      bufgtrstmask_out(11) => Pcie_nvme1_gt_i_n_75,
      bufgtrstmask_out(10) => Pcie_nvme1_gt_i_n_76,
      bufgtrstmask_out(9) => CLK_PCLK_MASK,
      bufgtrstmask_out(8) => Pcie_nvme1_gt_i_n_78,
      bufgtrstmask_out(7) => Pcie_nvme1_gt_i_n_79,
      bufgtrstmask_out(6) => Pcie_nvme1_gt_i_n_80,
      bufgtrstmask_out(5) => Pcie_nvme1_gt_i_n_81,
      bufgtrstmask_out(4) => Pcie_nvme1_gt_i_n_82,
      bufgtrstmask_out(3) => Pcie_nvme1_gt_i_n_83,
      bufgtrstmask_out(2) => Pcie_nvme1_gt_i_n_84,
      bufgtrstmask_out(1) => Pcie_nvme1_gt_i_n_85,
      bufgtrstmask_out(0) => Pcie_nvme1_gt_i_n_86,
      cplllock_out(3) => \^pcsrsvdin_in\(1),
      cplllock_out(2) => gt_cplllock(0),
      cplllock_out(1) => gt_cplllock(1),
      cplllock_out(0) => gt_cplllock(2),
      cpllpd_in(3) => p_3_in,
      cpllpd_in(2) => p_3_in,
      cpllpd_in(1) => p_3_in,
      cpllpd_in(0) => p_3_in,
      cpllreset_in(3) => p_3_in,
      cpllreset_in(2) => p_3_in,
      cpllreset_in(1) => p_3_in,
      cpllreset_in(0) => p_3_in,
      dmonfiforeset_in(3 downto 0) => B"0000",
      dmonitorclk_in(3) => \sync_reg[0]\,
      dmonitorclk_in(2) => \sync_reg[0]\,
      dmonitorclk_in(1) => \sync_reg[0]\,
      dmonitorclk_in(0) => \sync_reg[0]\,
      dmonitorout_out(67 downto 51) => gt_dmonitorout(16 downto 0),
      dmonitorout_out(50 downto 34) => gt_dmonitorout(33 downto 17),
      dmonitorout_out(33 downto 17) => gt_dmonitorout(50 downto 34),
      dmonitorout_out(16 downto 0) => gt_dmonitorout(67 downto 51),
      drpaddr_in(35 downto 27) => ext_ch_gt_drpaddr(8 downto 0),
      drpaddr_in(26 downto 18) => ext_ch_gt_drpaddr(17 downto 9),
      drpaddr_in(17 downto 9) => ext_ch_gt_drpaddr(26 downto 18),
      drpaddr_in(8 downto 0) => ext_ch_gt_drpaddr(35 downto 27),
      drpclk_in(3) => \sync_reg[0]\,
      drpclk_in(2) => \sync_reg[0]\,
      drpclk_in(1) => \sync_reg[0]\,
      drpclk_in(0) => \sync_reg[0]\,
      drpdi_in(63 downto 48) => ext_ch_gt_drpdi(15 downto 0),
      drpdi_in(47 downto 32) => ext_ch_gt_drpdi(31 downto 16),
      drpdi_in(31 downto 16) => ext_ch_gt_drpdi(47 downto 32),
      drpdi_in(15 downto 0) => ext_ch_gt_drpdi(63 downto 48),
      drpdo_out(63 downto 48) => ext_ch_gt_drpdo(15 downto 0),
      drpdo_out(47 downto 32) => ext_ch_gt_drpdo(31 downto 16),
      drpdo_out(31 downto 16) => ext_ch_gt_drpdo(47 downto 32),
      drpdo_out(15 downto 0) => ext_ch_gt_drpdo(63 downto 48),
      drpen_in(3) => ext_ch_gt_drpen(0),
      drpen_in(2) => ext_ch_gt_drpen(1),
      drpen_in(1) => ext_ch_gt_drpen(2),
      drpen_in(0) => ext_ch_gt_drpen(3),
      drprdy_out(3) => ext_ch_gt_drprdy(0),
      drprdy_out(2) => ext_ch_gt_drprdy(1),
      drprdy_out(1) => ext_ch_gt_drprdy(2),
      drprdy_out(0) => ext_ch_gt_drprdy(3),
      drpwe_in(3) => ext_ch_gt_drpwe(0),
      drpwe_in(2) => ext_ch_gt_drpwe(1),
      drpwe_in(1) => ext_ch_gt_drpwe(2),
      drpwe_in(0) => ext_ch_gt_drpwe(3),
      eyescandataerror_out(3) => gt_eyescandataerror(0),
      eyescandataerror_out(2) => gt_eyescandataerror(1),
      eyescandataerror_out(1) => gt_eyescandataerror(2),
      eyescandataerror_out(0) => gt_eyescandataerror(3),
      eyescanreset_in(3 downto 0) => B"0000",
      gthrxn_in(3) => pci_exp_rxn(0),
      gthrxn_in(2) => pci_exp_rxn(1),
      gthrxn_in(1) => pci_exp_rxn(2),
      gthrxn_in(0) => pci_exp_rxn(3),
      gthrxp_in(3) => pci_exp_rxp(0),
      gthrxp_in(2) => pci_exp_rxp(1),
      gthrxp_in(1) => pci_exp_rxp(2),
      gthrxp_in(0) => pci_exp_rxp(3),
      gthtxn_out(3) => pci_exp_txn(0),
      gthtxn_out(2) => pci_exp_txn(1),
      gthtxn_out(1) => pci_exp_txn(2),
      gthtxn_out(0) => pci_exp_txn(3),
      gthtxp_out(3) => pci_exp_txp(0),
      gthtxp_out(2) => pci_exp_txp(1),
      gthtxp_out(1) => pci_exp_txp(2),
      gthtxp_out(0) => pci_exp_txp(3),
      gtpowergood_out(3) => gt_gtpowergood(0),
      gtpowergood_out(2) => gt_gtpowergood(1),
      gtpowergood_out(1) => gt_gtpowergood(2),
      gtpowergood_out(0) => gt_gtpowergood(3),
      gtrefclk01_in(0) => sys_clk_gt,
      gtrefclk0_in(3) => sys_clk_gt,
      gtrefclk0_in(2) => sys_clk_gt,
      gtrefclk0_in(1) => sys_clk_gt,
      gtrefclk0_in(0) => sys_clk_gt,
      gtrxreset_in(3) => gtrxreset_in(0),
      gtrxreset_in(2) => gtrxreset_in(0),
      gtrxreset_in(1) => gtrxreset_in(0),
      gtrxreset_in(0) => gtrxreset_in(0),
      gttxreset_in(3) => gtrxreset_in(0),
      gttxreset_in(2) => gtrxreset_in(0),
      gttxreset_in(1) => gtrxreset_in(0),
      gttxreset_in(0) => gtrxreset_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '0',
      loopback_in(11 downto 9) => gt_loopback(2 downto 0),
      loopback_in(8 downto 6) => gt_loopback(5 downto 3),
      loopback_in(5 downto 3) => gt_loopback(8 downto 6),
      loopback_in(2 downto 0) => gt_loopback(11 downto 9),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      pcieeqrxeqadaptdone_in(3 downto 0) => B"0000",
      pcierategen3_out(3) => gt_pcierategen3_o(0),
      pcierategen3_out(2) => gt_pcierategen3_o(1),
      pcierategen3_out(1) => gt_pcierategen3_o(2),
      pcierategen3_out(0) => gt_pcierategen3_o(3),
      pcierateidle_out(3) => gt_pcierateidle(0),
      pcierateidle_out(2) => gt_pcierateidle(1),
      pcierateidle_out(1) => gt_pcierateidle(2),
      pcierateidle_out(0) => gt_pcierateidle(3),
      pcierateqpllpd_out(7) => Pcie_nvme1_gt_i_n_251,
      pcierateqpllpd_out(6) => p_2_in,
      pcierateqpllpd_out(5) => Pcie_nvme1_gt_i_n_253,
      pcierateqpllpd_out(4) => Pcie_nvme1_gt_i_n_254,
      pcierateqpllpd_out(3) => Pcie_nvme1_gt_i_n_255,
      pcierateqpllpd_out(2) => Pcie_nvme1_gt_i_n_256,
      pcierateqpllpd_out(1) => Pcie_nvme1_gt_i_n_257,
      pcierateqpllpd_out(0) => Pcie_nvme1_gt_i_n_258,
      pcierateqpllreset_out(7) => Pcie_nvme1_gt_i_n_259,
      pcierateqpllreset_out(6) => p_0_in,
      pcierateqpllreset_out(5) => Pcie_nvme1_gt_i_n_261,
      pcierateqpllreset_out(4) => Pcie_nvme1_gt_i_n_262,
      pcierateqpllreset_out(3) => Pcie_nvme1_gt_i_n_263,
      pcierateqpllreset_out(2) => Pcie_nvme1_gt_i_n_264,
      pcierateqpllreset_out(1) => Pcie_nvme1_gt_i_n_265,
      pcierateqpllreset_out(0) => Pcie_nvme1_gt_i_n_266,
      pcierstidle_in(3) => CLK_USERCLK_MASK,
      pcierstidle_in(2) => CLK_USERCLK_MASK,
      pcierstidle_in(1) => CLK_USERCLK_MASK,
      pcierstidle_in(0) => CLK_USERCLK_MASK,
      pciersttxsyncstart_in(3) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(2) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(1) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3) => Pcie_nvme1_gt_i_n_271,
      pcieusergen3rdy_out(2) => Pcie_nvme1_gt_i_n_272,
      pcieusergen3rdy_out(1) => Pcie_nvme1_gt_i_n_273,
      pcieusergen3rdy_out(0) => Pcie_nvme1_gt_i_n_274,
      pcieuserphystatusrst_out(3) => Pcie_nvme1_gt_i_n_275,
      pcieuserphystatusrst_out(2) => Pcie_nvme1_gt_i_n_276,
      pcieuserphystatusrst_out(1) => Pcie_nvme1_gt_i_n_277,
      pcieuserphystatusrst_out(0) => Pcie_nvme1_gt_i_n_278,
      pcieuserratedone_in(3) => gt_pcieuserratedone(0),
      pcieuserratedone_in(2) => gt_pcieuserratedone(1),
      pcieuserratedone_in(1) => gt_pcieuserratedone(2),
      pcieuserratedone_in(0) => gt_pcieuserratedone(3),
      pcieuserratestart_out(3) => gt_pcieuserratestart(0),
      pcieuserratestart_out(2) => gt_pcieuserratestart(1),
      pcieuserratestart_out(1) => gt_pcieuserratestart(2),
      pcieuserratestart_out(0) => gt_pcieuserratestart(3),
      pcsrsvdin_in(63 downto 50) => B"00000000000000",
      pcsrsvdin_in(49 downto 48) => \^pcsrsvdin_in\(1 downto 0),
      pcsrsvdin_in(47 downto 34) => B"00000000000000",
      pcsrsvdin_in(33 downto 32) => \^pcsrsvdin_in\(1 downto 0),
      pcsrsvdin_in(31 downto 18) => B"00000000000000",
      pcsrsvdin_in(17 downto 16) => \^pcsrsvdin_in\(1 downto 0),
      pcsrsvdin_in(15 downto 2) => B"00000000000000",
      pcsrsvdin_in(1 downto 0) => \^pcsrsvdin_in\(1 downto 0),
      pcsrsvdout_out(47 downto 0) => NLW_Pcie_nvme1_gt_i_pcsrsvdout_out_UNCONNECTED(47 downto 0),
      phystatus_out(3) => gt_phystatus(0),
      phystatus_out(2) => gt_phystatus(1),
      phystatus_out(1) => gt_phystatus(2),
      phystatus_out(0) => gt_phystatus(3),
      qpll1lock_out(0) => \^pcsrsvdin_in\(0),
      qpll1outclk_out(0) => int_qpll1outclk_out(0),
      qpll1outrefclk_out(0) => int_qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in,
      qpll1reset_in(0) => qpll1reset_in,
      qpllrsvd2_in(4 downto 2) => B"001",
      qpllrsvd2_in(1 downto 0) => Q(1 downto 0),
      qpllrsvd3_in(4 downto 2) => B"001",
      qpllrsvd3_in(1 downto 0) => Q(1 downto 0),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxbufreset_in(3 downto 0) => B"0000",
      rxbufstatus_out(11 downto 9) => gt_rxbufstatus(2 downto 0),
      rxbufstatus_out(8 downto 6) => gt_rxbufstatus(5 downto 3),
      rxbufstatus_out(5 downto 3) => gt_rxbufstatus(8 downto 6),
      rxbufstatus_out(2 downto 0) => gt_rxbufstatus(11 downto 9),
      rxbyteisaligned_out(3 downto 0) => NLW_Pcie_nvme1_gt_i_rxbyteisaligned_out_UNCONNECTED(3 downto 0),
      rxbyterealign_out(3 downto 0) => NLW_Pcie_nvme1_gt_i_rxbyterealign_out_UNCONNECTED(3 downto 0),
      rxcdrhold_in(3) => rxcdrhold_in(0),
      rxcdrhold_in(2) => rxcdrhold_in(0),
      rxcdrhold_in(1) => rxcdrhold_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(3) => gt_rxcdrlock(0),
      rxcdrlock_out(2) => gt_rxcdrlock(1),
      rxcdrlock_out(1) => gt_rxcdrlock(2),
      rxcdrlock_out(0) => gt_rxcdrlock(3),
      rxclkcorcnt_out(7 downto 0) => NLW_Pcie_nvme1_gt_i_rxclkcorcnt_out_UNCONNECTED(7 downto 0),
      rxcommadet_out(3) => gt_rxcommadet(0),
      rxcommadet_out(2) => gt_rxcommadet(1),
      rxcommadet_out(1) => gt_rxcommadet(2),
      rxcommadet_out(0) => gt_rxcommadet(3),
      rxcommadeten_in(3 downto 0) => B"1111",
      rxctrl0_out(63 downto 54) => NLW_Pcie_nvme1_gt_i_rxctrl0_out_UNCONNECTED(63 downto 54),
      rxctrl0_out(53 downto 48) => rxctrl0_out(23 downto 18),
      rxctrl0_out(47 downto 38) => NLW_Pcie_nvme1_gt_i_rxctrl0_out_UNCONNECTED(47 downto 38),
      rxctrl0_out(37 downto 32) => rxctrl0_out(17 downto 12),
      rxctrl0_out(31 downto 22) => NLW_Pcie_nvme1_gt_i_rxctrl0_out_UNCONNECTED(31 downto 22),
      rxctrl0_out(21 downto 16) => rxctrl0_out(11 downto 6),
      rxctrl0_out(15 downto 6) => NLW_Pcie_nvme1_gt_i_rxctrl0_out_UNCONNECTED(15 downto 6),
      rxctrl0_out(5 downto 0) => rxctrl0_out(5 downto 0),
      rxctrl1_out(63 downto 0) => NLW_Pcie_nvme1_gt_i_rxctrl1_out_UNCONNECTED(63 downto 0),
      rxctrl2_out(31 downto 0) => NLW_Pcie_nvme1_gt_i_rxctrl2_out_UNCONNECTED(31 downto 0),
      rxctrl3_out(31 downto 0) => NLW_Pcie_nvme1_gt_i_rxctrl3_out_UNCONNECTED(31 downto 0),
      rxdata_out(511 downto 416) => NLW_Pcie_nvme1_gt_i_rxdata_out_UNCONNECTED(511 downto 416),
      rxdata_out(415 downto 384) => rxdata_out(127 downto 96),
      rxdata_out(383 downto 288) => NLW_Pcie_nvme1_gt_i_rxdata_out_UNCONNECTED(383 downto 288),
      rxdata_out(287 downto 256) => rxdata_out(95 downto 64),
      rxdata_out(255 downto 160) => NLW_Pcie_nvme1_gt_i_rxdata_out_UNCONNECTED(255 downto 160),
      rxdata_out(159 downto 128) => rxdata_out(63 downto 32),
      rxdata_out(127 downto 32) => NLW_Pcie_nvme1_gt_i_rxdata_out_UNCONNECTED(127 downto 32),
      rxdata_out(31 downto 0) => rxdata_out(31 downto 0),
      rxdfeagchold_in(3) => rxcdrhold_in(0),
      rxdfeagchold_in(2) => rxcdrhold_in(0),
      rxdfeagchold_in(1) => rxcdrhold_in(0),
      rxdfeagchold_in(0) => rxcdrhold_in(0),
      rxdfelfhold_in(3) => rxcdrhold_in(0),
      rxdfelfhold_in(2) => rxcdrhold_in(0),
      rxdfelfhold_in(1) => rxcdrhold_in(0),
      rxdfelfhold_in(0) => rxcdrhold_in(0),
      rxdfetap10hold_in(3) => rxcdrhold_in(0),
      rxdfetap10hold_in(2) => rxcdrhold_in(0),
      rxdfetap10hold_in(1) => rxcdrhold_in(0),
      rxdfetap10hold_in(0) => rxcdrhold_in(0),
      rxdfetap11hold_in(3) => rxcdrhold_in(0),
      rxdfetap11hold_in(2) => rxcdrhold_in(0),
      rxdfetap11hold_in(1) => rxcdrhold_in(0),
      rxdfetap11hold_in(0) => rxcdrhold_in(0),
      rxdfetap12hold_in(3) => rxcdrhold_in(0),
      rxdfetap12hold_in(2) => rxcdrhold_in(0),
      rxdfetap12hold_in(1) => rxcdrhold_in(0),
      rxdfetap12hold_in(0) => rxcdrhold_in(0),
      rxdfetap13hold_in(3) => rxcdrhold_in(0),
      rxdfetap13hold_in(2) => rxcdrhold_in(0),
      rxdfetap13hold_in(1) => rxcdrhold_in(0),
      rxdfetap13hold_in(0) => rxcdrhold_in(0),
      rxdfetap14hold_in(3) => rxcdrhold_in(0),
      rxdfetap14hold_in(2) => rxcdrhold_in(0),
      rxdfetap14hold_in(1) => rxcdrhold_in(0),
      rxdfetap14hold_in(0) => rxcdrhold_in(0),
      rxdfetap15hold_in(3) => rxcdrhold_in(0),
      rxdfetap15hold_in(2) => rxcdrhold_in(0),
      rxdfetap15hold_in(1) => rxcdrhold_in(0),
      rxdfetap15hold_in(0) => rxcdrhold_in(0),
      rxdfetap2hold_in(3) => rxcdrhold_in(0),
      rxdfetap2hold_in(2) => rxcdrhold_in(0),
      rxdfetap2hold_in(1) => rxcdrhold_in(0),
      rxdfetap2hold_in(0) => rxcdrhold_in(0),
      rxdfetap3hold_in(3) => rxcdrhold_in(0),
      rxdfetap3hold_in(2) => rxcdrhold_in(0),
      rxdfetap3hold_in(1) => rxcdrhold_in(0),
      rxdfetap3hold_in(0) => rxcdrhold_in(0),
      rxdfetap4hold_in(3) => rxcdrhold_in(0),
      rxdfetap4hold_in(2) => rxcdrhold_in(0),
      rxdfetap4hold_in(1) => rxcdrhold_in(0),
      rxdfetap4hold_in(0) => rxcdrhold_in(0),
      rxdfetap5hold_in(3) => rxcdrhold_in(0),
      rxdfetap5hold_in(2) => rxcdrhold_in(0),
      rxdfetap5hold_in(1) => rxcdrhold_in(0),
      rxdfetap5hold_in(0) => rxcdrhold_in(0),
      rxdfetap6hold_in(3) => rxcdrhold_in(0),
      rxdfetap6hold_in(2) => rxcdrhold_in(0),
      rxdfetap6hold_in(1) => rxcdrhold_in(0),
      rxdfetap6hold_in(0) => rxcdrhold_in(0),
      rxdfetap7hold_in(3) => rxcdrhold_in(0),
      rxdfetap7hold_in(2) => rxcdrhold_in(0),
      rxdfetap7hold_in(1) => rxcdrhold_in(0),
      rxdfetap7hold_in(0) => rxcdrhold_in(0),
      rxdfetap8hold_in(3) => rxcdrhold_in(0),
      rxdfetap8hold_in(2) => rxcdrhold_in(0),
      rxdfetap8hold_in(1) => rxcdrhold_in(0),
      rxdfetap8hold_in(0) => rxcdrhold_in(0),
      rxdfetap9hold_in(3) => rxcdrhold_in(0),
      rxdfetap9hold_in(2) => rxcdrhold_in(0),
      rxdfetap9hold_in(1) => rxcdrhold_in(0),
      rxdfetap9hold_in(0) => rxcdrhold_in(0),
      rxdfeuthold_in(3) => rxcdrhold_in(0),
      rxdfeuthold_in(2) => rxcdrhold_in(0),
      rxdfeuthold_in(1) => rxcdrhold_in(0),
      rxdfeuthold_in(0) => rxcdrhold_in(0),
      rxdfevphold_in(3) => rxcdrhold_in(0),
      rxdfevphold_in(2) => rxcdrhold_in(0),
      rxdfevphold_in(1) => rxcdrhold_in(0),
      rxdfevphold_in(0) => rxcdrhold_in(0),
      rxdlysresetdone_out(3) => gt_rxdlysresetdone(0),
      rxdlysresetdone_out(2) => gt_rxdlysresetdone(1),
      rxdlysresetdone_out(1) => gt_rxdlysresetdone(2),
      rxdlysresetdone_out(0) => gt_rxdlysresetdone(3),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3) => rxcdrhold_in(0),
      rxlpmgchold_in(2) => rxcdrhold_in(0),
      rxlpmgchold_in(1) => rxcdrhold_in(0),
      rxlpmgchold_in(0) => rxcdrhold_in(0),
      rxlpmhfhold_in(3) => rxcdrhold_in(0),
      rxlpmhfhold_in(2) => rxcdrhold_in(0),
      rxlpmhfhold_in(1) => rxcdrhold_in(0),
      rxlpmhfhold_in(0) => rxcdrhold_in(0),
      rxlpmlfhold_in(3) => rxcdrhold_in(0),
      rxlpmlfhold_in(2) => rxcdrhold_in(0),
      rxlpmlfhold_in(1) => rxcdrhold_in(0),
      rxlpmlfhold_in(0) => rxcdrhold_in(0),
      rxlpmoshold_in(3) => rxcdrhold_in(0),
      rxlpmoshold_in(2) => rxcdrhold_in(0),
      rxlpmoshold_in(1) => rxcdrhold_in(0),
      rxlpmoshold_in(0) => rxcdrhold_in(0),
      rxmcommaalignen_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxoshold_in(3) => rxcdrhold_in(0),
      rxoshold_in(2) => rxcdrhold_in(0),
      rxoshold_in(1) => rxcdrhold_in(0),
      rxoshold_in(0) => rxcdrhold_in(0),
      rxoutclk_out(3 downto 0) => NLW_Pcie_nvme1_gt_i_rxoutclk_out_UNCONNECTED(3 downto 0),
      rxpcommaalignen_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxpd_in(7 downto 6) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(5 downto 4) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(3 downto 2) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(1 downto 0) => \sync_reg[0]_0\(1 downto 0),
      rxphaligndone_out(3) => gt_rxphaligndone(0),
      rxphaligndone_out(2) => gt_rxphaligndone(1),
      rxphaligndone_out(1) => gt_rxphaligndone(2),
      rxphaligndone_out(0) => gt_rxphaligndone(3),
      rxpmaresetdone_out(3) => gt_rxpmaresetdone(0),
      rxpmaresetdone_out(2) => gt_rxpmaresetdone(1),
      rxpmaresetdone_out(1) => gt_rxpmaresetdone(2),
      rxpmaresetdone_out(0) => gt_rxpmaresetdone(3),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3) => gt_rxprbscntreset(0),
      rxprbscntreset_in(2) => gt_rxprbscntreset(1),
      rxprbscntreset_in(1) => gt_rxprbscntreset(2),
      rxprbscntreset_in(0) => gt_rxprbscntreset(3),
      rxprbserr_out(3) => gt_rxprbserr(0),
      rxprbserr_out(2) => gt_rxprbserr(1),
      rxprbserr_out(1) => gt_rxprbserr(2),
      rxprbserr_out(0) => gt_rxprbserr(3),
      rxprbslocked_out(3) => Pcie_nvme1_gt_i_n_1099,
      rxprbslocked_out(2) => Pcie_nvme1_gt_i_n_1100,
      rxprbslocked_out(1) => Pcie_nvme1_gt_i_n_1101,
      rxprbslocked_out(0) => Pcie_nvme1_gt_i_n_1102,
      rxprbssel_in(15 downto 12) => gt_txprbssel(3 downto 0),
      rxprbssel_in(11 downto 8) => gt_txprbssel(7 downto 4),
      rxprbssel_in(7 downto 4) => gt_txprbssel(11 downto 8),
      rxprbssel_in(3 downto 0) => gt_txprbssel(15 downto 12),
      rxprgdivresetdone_out(3) => gt_rxprogdivresetdone(0),
      rxprgdivresetdone_out(2) => gt_rxprogdivresetdone(1),
      rxprgdivresetdone_out(1) => gt_rxprogdivresetdone(2),
      rxprgdivresetdone_out(0) => gt_rxprogdivresetdone(3),
      rxprogdivreset_in(3) => rxprogdivreset_in(0),
      rxprogdivreset_in(2) => rxprogdivreset_in(0),
      rxprogdivreset_in(1) => rxprogdivreset_in(0),
      rxprogdivreset_in(0) => rxprogdivreset_in(0),
      rxrate_in(11) => '0',
      rxrate_in(10 downto 9) => Q(1 downto 0),
      rxrate_in(8) => '0',
      rxrate_in(7 downto 6) => Q(1 downto 0),
      rxrate_in(5) => '0',
      rxrate_in(4 downto 3) => Q(1 downto 0),
      rxrate_in(2) => '0',
      rxrate_in(1 downto 0) => Q(1 downto 0),
      rxratedone_out(3) => Pcie_nvme1_gt_i_n_1107,
      rxratedone_out(2) => Pcie_nvme1_gt_i_n_1108,
      rxratedone_out(1) => Pcie_nvme1_gt_i_n_1109,
      rxratedone_out(0) => Pcie_nvme1_gt_i_n_1110,
      rxratemode_in(3 downto 0) => B"0000",
      rxresetdone_out(3) => gt_rxresetdone(0),
      rxresetdone_out(2) => gt_rxresetdone(1),
      rxresetdone_out(1) => gt_rxresetdone(2),
      rxresetdone_out(0) => gt_rxresetdone(3),
      rxslide_in(3 downto 0) => B"0000",
      rxstatus_out(11 downto 9) => gt_rxstatus(2 downto 0),
      rxstatus_out(8 downto 6) => gt_rxstatus(5 downto 3),
      rxstatus_out(5 downto 3) => gt_rxstatus(8 downto 6),
      rxstatus_out(2 downto 0) => gt_rxstatus(11 downto 9),
      rxsyncdone_out(3) => gt_rxsyncdone(0),
      rxsyncdone_out(2) => gt_rxsyncdone(1),
      rxsyncdone_out(1) => gt_rxsyncdone(2),
      rxsyncdone_out(0) => gt_rxsyncdone(3),
      rxuserrdy_in(3) => rxuserrdy_in(0),
      rxuserrdy_in(2) => rxuserrdy_in(0),
      rxuserrdy_in(1) => rxuserrdy_in(0),
      rxuserrdy_in(0) => rxuserrdy_in(0),
      rxusrclk2_in(3) => CLK_PCLK,
      rxusrclk2_in(2) => CLK_PCLK,
      rxusrclk2_in(1) => CLK_PCLK,
      rxusrclk2_in(0) => CLK_PCLK,
      rxusrclk_in(3) => CLK_PCLK,
      rxusrclk_in(2) => CLK_PCLK,
      rxusrclk_in(1) => CLK_PCLK,
      rxusrclk_in(0) => CLK_PCLK,
      rxvalid_out(3) => gt_rxvalid(0),
      rxvalid_out(2) => gt_rxvalid(1),
      rxvalid_out(1) => gt_rxvalid(2),
      rxvalid_out(0) => gt_rxvalid(3),
      tx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      txctrl0_in(63 downto 54) => B"0000000000",
      txctrl0_in(53 downto 50) => txctrl0_in(15 downto 12),
      txctrl0_in(49 downto 38) => B"000000000000",
      txctrl0_in(37 downto 34) => txctrl0_in(11 downto 8),
      txctrl0_in(33 downto 22) => B"000000000000",
      txctrl0_in(21 downto 18) => txctrl0_in(7 downto 4),
      txctrl0_in(17 downto 6) => B"000000000000",
      txctrl0_in(5 downto 2) => txctrl0_in(3 downto 0),
      txctrl0_in(1 downto 0) => B"00",
      txctrl1_in(63 downto 49) => B"000000000000000",
      txctrl1_in(48) => txctrl1_in(3),
      txctrl1_in(47 downto 33) => B"000000000000000",
      txctrl1_in(32) => txctrl1_in(2),
      txctrl1_in(31 downto 17) => B"000000000000000",
      txctrl1_in(16) => txctrl1_in(1),
      txctrl1_in(15 downto 1) => B"000000000000000",
      txctrl1_in(0) => txctrl1_in(0),
      txctrl2_in(31 downto 26) => B"000000",
      txctrl2_in(25 downto 24) => txctrl2_in(7 downto 6),
      txctrl2_in(23 downto 18) => B"000000",
      txctrl2_in(17 downto 16) => txctrl2_in(5 downto 4),
      txctrl2_in(15 downto 10) => B"000000",
      txctrl2_in(9 downto 8) => txctrl2_in(3 downto 2),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(511 downto 416) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(415 downto 384) => txdata_in(127 downto 96),
      txdata_in(383 downto 288) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(287 downto 256) => txdata_in(95 downto 64),
      txdata_in(255 downto 160) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(159 downto 128) => txdata_in(63 downto 32),
      txdata_in(127 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(31 downto 0) => txdata_in(31 downto 0),
      txdeemph_in(3) => txdeemph_in(0),
      txdeemph_in(2) => txdeemph_in(0),
      txdeemph_in(1) => txdeemph_in(0),
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(3) => txdetectrx_in(0),
      txdetectrx_in(2) => txdetectrx_in(0),
      txdetectrx_in(1) => txdetectrx_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(15 downto 0) => B"1100110011001100",
      txdlybypass_in(3 downto 0) => B"0000",
      txdlyen_in(3 downto 0) => B"0000",
      txdlyhold_in(3 downto 0) => B"0000",
      txdlyovrden_in(3 downto 0) => B"0000",
      txdlysreset_in(3 downto 0) => B"0000",
      txdlysresetdone_out(3) => gt_txdlysresetdone(0),
      txdlysresetdone_out(2) => gt_txdlysresetdone(1),
      txdlysresetdone_out(1) => gt_txdlysresetdone(2),
      txdlysresetdone_out(0) => gt_txdlysresetdone(3),
      txdlyupdown_in(3 downto 0) => B"0000",
      txelecidle_in(3) => gt_txelecidle(0),
      txelecidle_in(2) => gt_txelecidle(1),
      txelecidle_in(1) => gt_txelecidle(2),
      txelecidle_in(0) => gt_txelecidle(3),
      txinhibit_in(3) => gt_txinhibit(0),
      txinhibit_in(2) => gt_txinhibit(1),
      txinhibit_in(1) => gt_txinhibit(2),
      txinhibit_in(0) => gt_txinhibit(3),
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 9) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(8 downto 6) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(5 downto 3) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(2 downto 0) => \sync_reg[0]_1\(2 downto 0),
      txoutclk_out(3) => CLK_USERCLK_IN,
      txoutclk_out(2) => Pcie_nvme1_gt_i_n_1140,
      txoutclk_out(1) => Pcie_nvme1_gt_i_n_1141,
      txoutclk_out(0) => Pcie_nvme1_gt_i_n_1142,
      txoutclksel_in(11 downto 9) => \out\(2 downto 0),
      txoutclksel_in(8 downto 6) => \out\(2 downto 0),
      txoutclksel_in(5 downto 3) => \out\(2 downto 0),
      txoutclksel_in(2 downto 0) => \out\(2 downto 0),
      txpd_in(7 downto 6) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(5 downto 4) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(3 downto 2) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(1 downto 0) => \sync_reg[0]_0\(1 downto 0),
      txphalign_in(3 downto 0) => B"0000",
      txphaligndone_out(3) => \^gt_txphaligndone\(0),
      txphaligndone_out(2) => \^gt_txphaligndone\(1),
      txphaligndone_out(1) => \^gt_txphaligndone\(2),
      txphaligndone_out(0) => \^gt_txphaligndone\(3),
      txphalignen_in(3 downto 0) => B"0000",
      txphdlypd_in(3) => '0',
      txphdlypd_in(2 downto 0) => txphdlypd_in(2 downto 0),
      txphdlyreset_in(3 downto 0) => B"0000",
      txphdlytstclk_in(3 downto 0) => B"0000",
      txphinit_in(3 downto 0) => B"0000",
      txphinitdone_out(3) => gt_txphinitdone(0),
      txphinitdone_out(2) => gt_txphinitdone(1),
      txphinitdone_out(1) => gt_txphinitdone(2),
      txphinitdone_out(0) => gt_txphinitdone(3),
      txphovrden_in(3 downto 0) => B"0000",
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txprbsforceerr_in(3) => gt_txprbsforceerr(0),
      txprbsforceerr_in(2) => gt_txprbsforceerr(1),
      txprbsforceerr_in(1) => gt_txprbsforceerr(2),
      txprbsforceerr_in(0) => gt_txprbsforceerr(3),
      txprbssel_in(15 downto 12) => gt_txprbssel(3 downto 0),
      txprbssel_in(11 downto 8) => gt_txprbssel(7 downto 4),
      txprbssel_in(7 downto 4) => gt_txprbssel(11 downto 8),
      txprbssel_in(3 downto 0) => gt_txprbssel(15 downto 12),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3) => rxprogdivreset_in(0),
      txprogdivreset_in(2) => rxprogdivreset_in(0),
      txprogdivreset_in(1) => rxprogdivreset_in(0),
      txprogdivreset_in(0) => rxprogdivreset_in(0),
      txrate_in(11) => '0',
      txrate_in(10 downto 9) => Q(1 downto 0),
      txrate_in(8) => '0',
      txrate_in(7 downto 6) => Q(1 downto 0),
      txrate_in(5) => '0',
      txrate_in(4 downto 3) => Q(1 downto 0),
      txrate_in(2) => '0',
      txrate_in(1 downto 0) => Q(1 downto 0),
      txresetdone_out(3) => gt_txresetdone(0),
      txresetdone_out(2) => gt_txresetdone(1),
      txresetdone_out(1) => gt_txresetdone(2),
      txresetdone_out(0) => gt_txresetdone(3),
      txswing_in(3) => txswing_in(0),
      txswing_in(2) => txswing_in(0),
      txswing_in(1) => txswing_in(0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(3) => \txsyncallin_all__0\,
      txsyncallin_in(2) => \txsyncallin_all__0\,
      txsyncallin_in(1) => \txsyncallin_all__0\,
      txsyncallin_in(0) => \txsyncallin_all__0\,
      txsyncdone_out(3 downto 0) => NLW_Pcie_nvme1_gt_i_txsyncdone_out_UNCONNECTED(3 downto 0),
      txsyncin_in(3) => txsyncout_out(3),
      txsyncin_in(2) => txsyncout_out(3),
      txsyncin_in(1) => txsyncout_out(3),
      txsyncin_in(0) => txsyncout_out(3),
      txsyncmode_in(3 downto 0) => B"1000",
      txsyncout_out(3) => txsyncout_out(3),
      txsyncout_out(2 downto 0) => NLW_Pcie_nvme1_gt_i_txsyncout_out_UNCONNECTED(2 downto 0),
      txuserrdy_in(3) => rxuserrdy_in(0),
      txuserrdy_in(2) => rxuserrdy_in(0),
      txuserrdy_in(1) => rxuserrdy_in(0),
      txuserrdy_in(0) => rxuserrdy_in(0),
      txusrclk2_in(3) => CLK_PCLK,
      txusrclk2_in(2) => CLK_PCLK,
      txusrclk2_in(1) => CLK_PCLK,
      txusrclk2_in(0) => CLK_PCLK,
      txusrclk_in(3) => CLK_PCLK,
      txusrclk_in(2) => CLK_PCLK,
      txusrclk_in(1) => CLK_PCLK,
      txusrclk_in(0) => CLK_PCLK
    );
Pcie_nvme1_gt_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => Pcie_nvme1_gt_i_n_258,
      O => qpll1pd_in
    );
Pcie_nvme1_gt_i_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(3),
      O => rxlpmen_in(0)
    );
Pcie_nvme1_gt_i_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(1),
      O => txphdlypd_in(2)
    );
Pcie_nvme1_gt_i_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(2),
      O => txphdlypd_in(1)
    );
Pcie_nvme1_gt_i_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(3),
      O => txphdlypd_in(0)
    );
Pcie_nvme1_gt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in,
      I1 => p_3_in,
      I2 => Pcie_nvme1_gt_i_n_266,
      O => qpll1reset_in
    );
Pcie_nvme1_gt_i_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(0),
      O => rx8b10ben_in(3)
    );
Pcie_nvme1_gt_i_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(1),
      O => rx8b10ben_in(2)
    );
Pcie_nvme1_gt_i_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(2),
      O => rx8b10ben_in(1)
    );
Pcie_nvme1_gt_i_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(3),
      O => rx8b10ben_in(0)
    );
Pcie_nvme1_gt_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(0),
      O => rxlpmen_in(3)
    );
Pcie_nvme1_gt_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(1),
      O => rxlpmen_in(2)
    );
Pcie_nvme1_gt_i_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(2),
      O => rxlpmen_in(1)
    );
bufg_gt_userclk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gt_bufgtce,
      I1 => in0,
      O => CLK_PCLK_CE
    );
bufg_gt_userclk_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gt_bufgtreset,
      I1 => p_3_in,
      O => CLK_USERCLK_CLR
    );
txsyncallin_all: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gt_txphaligndone\(2),
      I1 => \^gt_txphaligndone\(3),
      I2 => \^gt_txphaligndone\(0),
      I3 => \^gt_txphaligndone\(1),
      O => \txsyncallin_all__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_wrapper is
  port (
    pcsrsvdin_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_bufgtdiv : out STD_LOGIC_VECTOR ( 8 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_gtpowergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_pcierateidle : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_pcieuserratestart : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_phystatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_rxcdrlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxcommadet : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    gt_rxdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_rxsyncdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_rdy_out : out STD_LOGIC;
    CLK_PCLK : out STD_LOGIC;
    txmaincursor_in : out STD_LOGIC_VECTOR ( 23 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txprecursor_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_rrst_n : out STD_LOGIC;
    phy_prst_n : out STD_LOGIC;
    MCAPCLK : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    adapt_done_reg : out STD_LOGIC;
    lffs_sel_reg : out STD_LOGIC;
    TXEQ_DONE_reg : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adapt_done_reg_0 : out STD_LOGIC;
    lffs_sel_reg_0 : out STD_LOGIC;
    TXEQ_DONE_reg_0 : out STD_LOGIC;
    done_reg_1 : out STD_LOGIC;
    adapt_done_reg_1 : out STD_LOGIC;
    lffs_sel_reg_1 : out STD_LOGIC;
    TXEQ_DONE_reg_1 : out STD_LOGIC;
    done_reg_2 : out STD_LOGIC;
    adapt_done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    TXEQ_DONE : out STD_LOGIC;
    CLK_USERCLK : out STD_LOGIC;
    CLK_CORECLK : out STD_LOGIC;
    \FSM_onehot_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TXEQ_NEW_COEFF_reg[16]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 11 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_clk_gt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_loopback : in STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_pcieuserratedone : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sync_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_11\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_12\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_16\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_17\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_reg[0]_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]_19\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg[0]_21\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_wrapper is
  signal \^clk_pclk\ : STD_LOGIC;
  signal PHY_TXOUTCLKSEL : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of PHY_TXOUTCLKSEL : signal is "true";
  signal bufg_gt_clr : STD_LOGIC;
  signal gt_bufgtcemask : STD_LOGIC;
  signal \^gt_bufgtdiv\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gt_bufgtrstmask : STD_LOGIC;
  signal \^gt_cplllock\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gt_gtpowergood\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_pciesynctxsyncdone : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt_phystatus\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt_rxresetdone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_txoutclk : STD_LOGIC;
  signal gt_txprogdivresetdone : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt_txresetdone\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gt_wizard.gtwizard_top_i_n_423\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \^pcsrsvdin_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \phy_lane[0].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[1].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[2].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[3].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \^phy_rdy_out\ : STD_LOGIC;
  signal phy_rst_i_n_11 : STD_LOGIC;
  signal phy_rst_i_n_12 : STD_LOGIC;
  signal phy_rst_i_n_13 : STD_LOGIC;
  signal phy_rst_i_n_14 : STD_LOGIC;
  signal phy_rst_i_n_15 : STD_LOGIC;
  signal prst_n_r_reg : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of prst_n_r_reg : signal is "500";
  attribute RTL_KEEP of prst_n_r_reg : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of prst_n_r_reg : signal is "found";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of prst_n_r_reg : signal is "NO";
  signal rrst_n_r_reg : STD_LOGIC;
  attribute MAX_FANOUT of rrst_n_r_reg : signal is "500";
  attribute RTL_MAX_FANOUT of rrst_n_r_reg : signal is "found";
  attribute SHIFT_EXTRACT of rrst_n_r_reg : signal is "NO";
  signal rst_gtreset : STD_LOGIC;
  signal rst_progdivreset : STD_LOGIC;
  signal rst_txsync_start : STD_LOGIC;
  signal rst_userrdy : STD_LOGIC;
  signal txeq_maincursor : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal txeq_postcursor_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txeq_precursor_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^txmaincursor_in\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^txpostcursor_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^txprecursor_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_mcap_clk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_mcap_clk : label is "MLO";
begin
  CLK_PCLK <= \^clk_pclk\;
  gt_bufgtdiv(8 downto 0) <= \^gt_bufgtdiv\(8 downto 0);
  gt_cplllock(2 downto 0) <= \^gt_cplllock\(2 downto 0);
  gt_gtpowergood(3 downto 0) <= \^gt_gtpowergood\(3 downto 0);
  gt_phystatus(3 downto 0) <= \^gt_phystatus\(3 downto 0);
  gt_rxresetdone(3 downto 0) <= \^gt_rxresetdone\(3 downto 0);
  gt_txresetdone(3 downto 0) <= \^gt_txresetdone\(3 downto 0);
  pcsrsvdin_in(1 downto 0) <= \^pcsrsvdin_in\(1 downto 0);
  phy_rdy_out <= \^phy_rdy_out\;
  txmaincursor_in(23 downto 0) <= \^txmaincursor_in\(23 downto 0);
  txpostcursor_in(15 downto 0) <= \^txpostcursor_in\(15 downto 0);
  txprecursor_in(15 downto 0) <= \^txprecursor_in\(15 downto 0);
bufg_mcap_clk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '0',
      CLR => lopt_1,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => gt_txoutclk,
      O => MCAPCLK
    );
\gt_wizard.gtwizard_top_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_gtwizard_top
     port map (
      CLK_PCLK => \^clk_pclk\,
      CLK_PCLK_CE => \gt_wizard.gtwizard_top_i_n_423\,
      CLK_PCLK_CEMASK => gt_bufgtcemask,
      CLK_PCLK_MASK => gt_bufgtrstmask,
      CLK_USERCLK_CLR => bufg_gt_clr,
      CLK_USERCLK_IN => gt_txoutclk,
      CLK_USERCLK_MASK => \^phy_rdy_out\,
      Q(1 downto 0) => Q(1 downto 0),
      ext_ch_gt_drpaddr(35 downto 0) => ext_ch_gt_drpaddr(35 downto 0),
      ext_ch_gt_drpdi(63 downto 0) => ext_ch_gt_drpdi(63 downto 0),
      ext_ch_gt_drpdo(63 downto 0) => ext_ch_gt_drpdo(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => ext_ch_gt_drpen(3 downto 0),
      ext_ch_gt_drprdy(3 downto 0) => ext_ch_gt_drprdy(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => ext_ch_gt_drpwe(3 downto 0),
      gt_bufgtdiv(8 downto 0) => \^gt_bufgtdiv\(8 downto 0),
      gt_cplllock(2 downto 0) => \^gt_cplllock\(2 downto 0),
      gt_dmonitorout(67 downto 0) => gt_dmonitorout(67 downto 0),
      gt_eyescandataerror(3 downto 0) => gt_eyescandataerror(3 downto 0),
      gt_gtpowergood(3 downto 0) => \^gt_gtpowergood\(3 downto 0),
      gt_loopback(11 downto 0) => gt_loopback(11 downto 0),
      gt_pcierateidle(3 downto 0) => gt_pcierateidle(3 downto 0),
      gt_pcieuserratedone(3 downto 0) => gt_pcieuserratedone(3 downto 0),
      gt_pcieuserratestart(3 downto 0) => gt_pcieuserratestart(3 downto 0),
      gt_phystatus(3 downto 0) => \^gt_phystatus\(3 downto 0),
      gt_rxbufstatus(11 downto 0) => gt_rxbufstatus(11 downto 0),
      gt_rxcdrlock(3 downto 0) => gt_rxcdrlock(3 downto 0),
      gt_rxcommadet(3 downto 0) => gt_rxcommadet(3 downto 0),
      gt_rxdlysresetdone(3 downto 0) => gt_rxdlysresetdone(3 downto 0),
      gt_rxphaligndone(3 downto 0) => gt_rxphaligndone(3 downto 0),
      gt_rxpmaresetdone(3 downto 0) => gt_rxpmaresetdone(3 downto 0),
      gt_rxprbscntreset(3 downto 0) => gt_rxprbscntreset(3 downto 0),
      gt_rxprbserr(3 downto 0) => gt_rxprbserr(3 downto 0),
      gt_rxresetdone(3 downto 0) => \^gt_rxresetdone\(3 downto 0),
      gt_rxstatus(11 downto 0) => gt_rxstatus(11 downto 0),
      gt_rxsyncdone(3 downto 0) => gt_rxsyncdone(3 downto 0),
      gt_rxvalid(3 downto 0) => gt_rxvalid(3 downto 0),
      gt_txdlysresetdone(3 downto 0) => gt_txdlysresetdone(3 downto 0),
      gt_txelecidle(3 downto 0) => gt_txelecidle(3 downto 0),
      gt_txinhibit(3 downto 0) => gt_txinhibit(3 downto 0),
      gt_txphaligndone(3 downto 0) => gt_txphaligndone(3 downto 0),
      gt_txphinitdone(3 downto 0) => gt_txphinitdone(3 downto 0),
      gt_txprbsforceerr(3 downto 0) => gt_txprbsforceerr(3 downto 0),
      gt_txprbssel(15 downto 0) => gt_txprbssel(15 downto 0),
      gt_txresetdone(3 downto 0) => \^gt_txresetdone\(3 downto 0),
      gtrxreset_in(0) => rst_gtreset,
      in0 => rrst_n_r_reg,
      int_qpll1outclk_out(0) => int_qpll1outclk_out(0),
      int_qpll1outrefclk_out(0) => int_qpll1outrefclk_out(0),
      lopt => \gt_wizard.gtwizard_top_i_n_423\,
      lopt_1 => bufg_gt_clr,
      lopt_2 => lopt,
      lopt_3 => lopt_1,
      \out\(2 downto 1) => PHY_TXOUTCLKSEL(2 downto 1),
      \out\(0) => '1',
      p_3_in => PHY_TXOUTCLKSEL(1),
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pciersttxsyncstart_in(0) => rst_txsync_start,
      pciesynctxsyncdone_out(3) => gt_pciesynctxsyncdone(0),
      pciesynctxsyncdone_out(2) => gt_pciesynctxsyncdone(1),
      pciesynctxsyncdone_out(1) => gt_pciesynctxsyncdone(2),
      pciesynctxsyncdone_out(0) => gt_pciesynctxsyncdone(3),
      pcsrsvdin_in(1 downto 0) => \^pcsrsvdin_in\(1 downto 0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxctrl0_out(23 downto 0) => rxctrl0_out(23 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprogdivreset_in(0) => rst_progdivreset,
      rxuserrdy_in(0) => rst_userrdy,
      \sync_reg[0]\ => \sync_reg[0]\,
      \sync_reg[0]_0\(1 downto 0) => \sync_reg[0]_0\(1 downto 0),
      \sync_reg[0]_1\(2 downto 0) => \sync_reg[0]_1\(2 downto 0),
      sys_clk_gt => sys_clk_gt,
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(3 downto 0) => txctrl1_in(3 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdata_in(127 downto 0) => txdata_in(127 downto 0),
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txmaincursor_in(27 downto 22) => \^txmaincursor_in\(23 downto 18),
      txmaincursor_in(21) => txeq_maincursor(0),
      txmaincursor_in(20 downto 15) => \^txmaincursor_in\(17 downto 12),
      txmaincursor_in(14) => txeq_maincursor(7),
      txmaincursor_in(13 downto 8) => \^txmaincursor_in\(11 downto 6),
      txmaincursor_in(7) => txeq_maincursor(14),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(5 downto 0),
      txmaincursor_in(0) => txeq_maincursor(21),
      txpostcursor_in(19 downto 16) => \^txpostcursor_in\(15 downto 12),
      txpostcursor_in(15) => txeq_postcursor_o(0),
      txpostcursor_in(14 downto 11) => \^txpostcursor_in\(11 downto 8),
      txpostcursor_in(10) => txeq_postcursor_o(5),
      txpostcursor_in(9 downto 6) => \^txpostcursor_in\(7 downto 4),
      txpostcursor_in(5) => txeq_postcursor_o(10),
      txpostcursor_in(4 downto 1) => \^txpostcursor_in\(3 downto 0),
      txpostcursor_in(0) => txeq_postcursor_o(15),
      txprecursor_in(19 downto 16) => \^txprecursor_in\(15 downto 12),
      txprecursor_in(15) => txeq_precursor_o(0),
      txprecursor_in(14 downto 11) => \^txprecursor_in\(11 downto 8),
      txprecursor_in(10) => txeq_precursor_o(5),
      txprecursor_in(9 downto 6) => \^txprecursor_in\(7 downto 4),
      txprecursor_in(5) => txeq_precursor_o(10),
      txprecursor_in(4 downto 1) => \^txprecursor_in\(3 downto 0),
      txprecursor_in(0) => txeq_precursor_o(15),
      txprgdivresetdone_out(3) => gt_txprogdivresetdone(0),
      txprgdivresetdone_out(2) => gt_txprogdivresetdone(1),
      txprgdivresetdone_out(1) => gt_txprogdivresetdone(2),
      txprgdivresetdone_out(0) => gt_txprogdivresetdone(3),
      txswing_in(0) => txswing_in(0)
    );
phy_clk_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_clk
     port map (
      CLK_CORECLK => CLK_CORECLK,
      CLK_PCLK => \^clk_pclk\,
      CLK_PCLK_CE => \gt_wizard.gtwizard_top_i_n_423\,
      CLK_PCLK_CEMASK => gt_bufgtcemask,
      CLK_PCLK_MASK => gt_bufgtrstmask,
      CLK_USERCLK => CLK_USERCLK,
      CLK_USERCLK_CLR => bufg_gt_clr,
      CLK_USERCLK_IN => gt_txoutclk,
      CLK_USERCLK_MASK => \^phy_rdy_out\,
      gt_bufgtdiv(8 downto 0) => \^gt_bufgtdiv\(8 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1
    );
\phy_lane[0].phy_rxeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq
     port map (
      CLK_PCLK => \^clk_pclk\,
      Q(1) => \FSM_onehot_fsm_reg[4]\(0),
      Q(0) => \phy_lane[0].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_12,
      adapt_done => adapt_done,
      adapt_done_reg_0 => phy_rst_i_n_11,
      done_reg_0 => done_reg_2,
      lffs_sel => lffs_sel,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(1 downto 0),
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]_3\(1 downto 0),
      \sync_reg[0]_0\(2 downto 0) => \sync_reg[0]_4\(2 downto 0),
      \sync_reg[0]_1\(3 downto 0) => \sync_reg[0]_5\(3 downto 0),
      \sync_reg[0]_2\(5 downto 0) => \sync_reg[0]_2\(5 downto 0),
      \sync_reg[0]_3\(5 downto 0) => \sync_reg[0]_6\(5 downto 0)
    );
\phy_lane[0].phy_txeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq
     port map (
      CLK_PCLK => \^clk_pclk\,
      D(0) => prst_n_r_reg,
      TXEQ_DONE => TXEQ_DONE,
      \TXEQ_NEW_COEFF_reg[16]_0\(1 downto 0) => \TXEQ_NEW_COEFF_reg[16]_2\(1 downto 0),
      done_reg_0 => phy_rst_i_n_11,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(2 downto 0),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_2\(5 downto 0),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(23 downto 18),
      txmaincursor_in(0) => txeq_maincursor(0),
      txpostcursor_in(4 downto 1) => \^txpostcursor_in\(15 downto 12),
      txpostcursor_in(0) => txeq_postcursor_o(0),
      txprecursor_in(4 downto 1) => \^txprecursor_in\(15 downto 12),
      txprecursor_in(0) => txeq_precursor_o(0)
    );
\phy_lane[1].phy_rxeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_10
     port map (
      CLK_PCLK => \^clk_pclk\,
      Q(1) => \FSM_onehot_fsm_reg[4]_0\(0),
      Q(0) => \phy_lane[1].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_13,
      adapt_done_reg_0 => adapt_done_reg,
      done_reg_0 => done_reg,
      lffs_sel_reg_0 => lffs_sel_reg,
      lffs_sel_reg_1 => phy_rst_i_n_11,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(3 downto 2),
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]_8\(1 downto 0),
      \sync_reg[0]_0\(2 downto 0) => \sync_reg[0]_9\(2 downto 0),
      \sync_reg[0]_1\(3 downto 0) => \sync_reg[0]_10\(3 downto 0),
      \sync_reg[0]_2\(5 downto 0) => \sync_reg[0]_7\(5 downto 0),
      \sync_reg[0]_3\(5 downto 0) => \sync_reg[0]_11\(5 downto 0)
    );
\phy_lane[1].phy_txeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_11
     port map (
      CLK_PCLK => \^clk_pclk\,
      D(0) => prst_n_r_reg,
      TXEQ_DONE_reg_0 => TXEQ_DONE_reg,
      TXEQ_DONE_reg_1 => phy_rst_i_n_11,
      \TXEQ_NEW_COEFF_reg[16]_0\(1 downto 0) => \TXEQ_NEW_COEFF_reg[16]\(1 downto 0),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(3 downto 2),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(5 downto 3),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(7 downto 4),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_7\(5 downto 0),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(17 downto 12),
      txmaincursor_in(0) => txeq_maincursor(7),
      txpostcursor_in(4 downto 1) => \^txpostcursor_in\(11 downto 8),
      txpostcursor_in(0) => txeq_postcursor_o(5),
      txprecursor_in(4 downto 1) => \^txprecursor_in\(11 downto 8),
      txprecursor_in(0) => txeq_precursor_o(5)
    );
\phy_lane[2].phy_rxeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_12
     port map (
      CLK_PCLK => \^clk_pclk\,
      Q(1) => \FSM_onehot_fsm_reg[4]_1\(0),
      Q(0) => \phy_lane[2].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_14,
      adapt_done_reg_0 => adapt_done_reg_0,
      adapt_done_reg_1 => phy_rst_i_n_11,
      done_reg_0 => done_reg_0,
      lffs_sel_reg_0 => lffs_sel_reg_0,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(5 downto 4),
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]_13\(1 downto 0),
      \sync_reg[0]_0\(2 downto 0) => \sync_reg[0]_14\(2 downto 0),
      \sync_reg[0]_1\(3 downto 0) => \sync_reg[0]_15\(3 downto 0),
      \sync_reg[0]_2\(5 downto 0) => \sync_reg[0]_12\(5 downto 0),
      \sync_reg[0]_3\(5 downto 0) => \sync_reg[0]_16\(5 downto 0)
    );
\phy_lane[2].phy_txeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_13
     port map (
      CLK_PCLK => \^clk_pclk\,
      D(0) => prst_n_r_reg,
      TXEQ_DONE_reg_0 => TXEQ_DONE_reg_0,
      \TXEQ_NEW_COEFF_reg[16]_0\(1 downto 0) => \TXEQ_NEW_COEFF_reg[16]_0\(1 downto 0),
      done_reg_0 => phy_rst_i_n_11,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(5 downto 4),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(8 downto 6),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(11 downto 8),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_12\(5 downto 0),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(11 downto 6),
      txmaincursor_in(0) => txeq_maincursor(14),
      txpostcursor_in(4 downto 1) => \^txpostcursor_in\(7 downto 4),
      txpostcursor_in(0) => txeq_postcursor_o(10),
      txprecursor_in(4 downto 1) => \^txprecursor_in\(7 downto 4),
      txprecursor_in(0) => txeq_precursor_o(10)
    );
\phy_lane[3].phy_rxeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rxeq_14
     port map (
      CLK_PCLK => \^clk_pclk\,
      Q(1) => \FSM_onehot_fsm_reg[4]_2\(0),
      Q(0) => \phy_lane[3].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_15,
      adapt_done_reg_0 => adapt_done_reg_1,
      done_reg_0 => done_reg_1,
      lffs_sel_reg_0 => lffs_sel_reg_1,
      lffs_sel_reg_1 => phy_rst_i_n_11,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(7 downto 6),
      \sync_reg[0]\(1 downto 0) => \sync_reg[0]_18\(1 downto 0),
      \sync_reg[0]_0\(2 downto 0) => \sync_reg[0]_19\(2 downto 0),
      \sync_reg[0]_1\(3 downto 0) => \sync_reg[0]_20\(3 downto 0),
      \sync_reg[0]_2\(5 downto 0) => \sync_reg[0]_17\(5 downto 0),
      \sync_reg[0]_3\(5 downto 0) => \sync_reg[0]_21\(5 downto 0)
    );
\phy_lane[3].phy_txeq_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_txeq_15
     port map (
      CLK_PCLK => \^clk_pclk\,
      D(0) => prst_n_r_reg,
      TXEQ_DONE_reg_0 => TXEQ_DONE_reg_1,
      TXEQ_DONE_reg_1 => phy_rst_i_n_11,
      \TXEQ_NEW_COEFF_reg[16]_0\(1 downto 0) => \TXEQ_NEW_COEFF_reg[16]_1\(1 downto 0),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(7 downto 6),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(11 downto 9),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(15 downto 12),
      \sync_reg[0]\(5 downto 0) => \sync_reg[0]_17\(5 downto 0),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(5 downto 0),
      txmaincursor_in(0) => txeq_maincursor(21),
      txpostcursor_in(4 downto 1) => \^txpostcursor_in\(3 downto 0),
      txpostcursor_in(0) => txeq_postcursor_o(15),
      txprecursor_in(4 downto 1) => \^txprecursor_in\(3 downto 0),
      txprecursor_in(0) => txeq_precursor_o(15)
    );
phy_rst_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_rst
     port map (
      CLK_PCLK => \^clk_pclk\,
      CLK_USERCLK_MASK => \^phy_rdy_out\,
      D(0) => prst_n_r_reg,
      PHY_TXOUTCLKSEL(1 downto 0) => PHY_TXOUTCLKSEL(2 downto 1),
      Q(0) => \phy_lane[0].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]\(0) => \phy_lane[1].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_0\(0) => \phy_lane[2].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_1\(0) => \phy_lane[3].phy_rxeq_i_n_4\,
      \fsm_reg[2]_0\(2 downto 0) => \fsm_reg[2]\(2 downto 0),
      gt_cplllock(2 downto 0) => \^gt_cplllock\(2 downto 0),
      gt_gtpowergood(3 downto 0) => \^gt_gtpowergood\(3 downto 0),
      gt_phystatus(3 downto 0) => \^gt_phystatus\(3 downto 0),
      gt_rxresetdone(3 downto 0) => \^gt_rxresetdone\(3 downto 0),
      gt_txresetdone(3 downto 0) => \^gt_txresetdone\(3 downto 0),
      gtrxreset_in(0) => rst_gtreset,
      in0 => rrst_n_r_reg,
      pciersttxsyncstart_in(0) => rst_txsync_start,
      pciesynctxsyncdone_out(3) => gt_pciesynctxsyncdone(0),
      pciesynctxsyncdone_out(2) => gt_pciesynctxsyncdone(1),
      pciesynctxsyncdone_out(1) => gt_pciesynctxsyncdone(2),
      pciesynctxsyncdone_out(0) => gt_pciesynctxsyncdone(3),
      pcsrsvdin_in(1 downto 0) => \^pcsrsvdin_in\(1 downto 0),
      phy_prst_n => phy_prst_n,
      phy_rrst_n => phy_rrst_n,
      prst_n_r_reg_reg_0 => phy_rst_i_n_11,
      prst_n_r_reg_reg_1 => phy_rst_i_n_12,
      prst_n_r_reg_reg_2 => phy_rst_i_n_13,
      prst_n_r_reg_reg_3 => phy_rst_i_n_14,
      prst_n_r_reg_reg_4 => phy_rst_i_n_15,
      rxprogdivreset_in(0) => rst_progdivreset,
      rxuserrdy_in(0) => rst_userrdy,
      \sync_reg[0]\ => \sync_reg[0]\,
      sys_reset => sys_reset,
      txprgdivresetdone_out(3) => gt_txprogdivresetdone(0),
      txprgdivresetdone_out(2) => gt_txprogdivresetdone(1),
      txprgdivresetdone_out(1) => gt_txprogdivresetdone(2),
      txprgdivresetdone_out(0) => gt_txprogdivresetdone(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top is
  port (
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk : out STD_LOGIC;
    user_reset : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    gt_tx_powerdown : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_rq_tvalid : in STD_LOGIC;
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    m_axis_rc_tvalid : out STD_LOGIC;
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axis_cq_tvalid : out STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_cc_tvalid : in STD_LOGIC;
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_rq_tag_vld : out STD_LOGIC;
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_cq_np_req : in STD_LOGIC;
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_phy_link_down : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_mgmt_write : in STD_LOGIC;
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_local_error : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pl_status_change : out STD_LOGIC;
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_msg_transmit : in STD_LOGIC;
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_link_training_enable : in STD_LOGIC;
    cfg_ext_read_received : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_ext_read_data_valid : in STD_LOGIC;
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status_data_enable : in STD_LOGIC;
    cfg_interrupt_msi_pending_status_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_rdy : out STD_LOGIC;
    drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_clk : in STD_LOGIC;
    drp_en : in STD_LOGIC;
    drp_we : in STD_LOGIC;
    drp_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    user_tph_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data_valid : out STD_LOGIC;
    user_tph_stt_read_enable : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sys_clk_gt : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    common_commands_in : in STD_LOGIC_VECTOR ( 25 downto 0 );
    pipe_rx_0_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_1_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_2_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_3_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_4_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_5_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_6_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_7_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    common_commands_out : out STD_LOGIC_VECTOR ( 25 downto 0 );
    pipe_tx_0_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_1_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_2_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_3_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_4_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_5_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_6_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_7_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    int_qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_qpll1refclk : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_qpll1pd : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_qpll1rate : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ext_qpll1reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_qpll1lock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpclk : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt_pcieuserratedone : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_loopback : in STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxphaligndone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxdlysresetdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxsyncdone : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    gt_dmonfiforeset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_dmonitorclk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxcommadet : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_phystatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxcdrlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_pcierateidle : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_pcieuserratestart : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_gtpowergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxoutclk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxrecclkout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_qpll1lock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_bufgtdiv : out STD_LOGIC_VECTOR ( 8 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 11 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 11 downto 0 );
    phy_rst_idle : out STD_LOGIC;
    phy_rrst_n : out STD_LOGIC;
    phy_prst_n : out STD_LOGIC;
    free_run_clock : in STD_LOGIC;
    bufgtce_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtdiv_out : in STD_LOGIC_VECTOR ( 35 downto 0 );
    bufgtreset_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorout_out : in STD_LOGIC_VECTOR ( 67 downto 0 );
    drpdo_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drprdy_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateqpllpd_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : in STD_LOGIC_VECTOR ( 47 downto 0 );
    phystatus_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufstatus_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbyteisaligned_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxclkcorcnt_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcommadet_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl2_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdata_out : in STD_LOGIC_VECTOR ( 511 downto 0 );
    rxdfeagchold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokhold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfekhhold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxstatus_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxsyncdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpaddr_in : out STD_LOGIC_VECTOR ( 35 downto 0 );
    drpdi_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drpen_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_reset_rx_done_in : out STD_LOGIC;
    gtwiz_reset_tx_done_in : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : out STD_LOGIC;
    gtwiz_userclk_tx_active_in : out STD_LOGIC;
    gtwiz_userclk_tx_reset_in : out STD_LOGIC;
    loopback_in : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pcieeqrxeqadaptdone_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdin_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rx8b10ben_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpd_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpolarity_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprogdivreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxratemode_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 511 downto 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txdlybypass_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 27 downto 0 );
    txmargin_in : out STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : out STD_LOGIC_VECTOR ( 11 downto 0 );
    txpd_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalign_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    txprbsforceerr_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txprecursor_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    txprogdivreset_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txrate_in : out STD_LOGIC_VECTOR ( 11 downto 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0clk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0refclk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1clk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1refclk_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk01_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd2_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    qpll1lock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    conf_req_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_req_reg_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    conf_req_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_req_valid : in STD_LOGIC;
    conf_req_ready : out STD_LOGIC;
    conf_resp_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_resp_valid : out STD_LOGIC;
    mcap_design_switch : out STD_LOGIC;
    mcap_eos_in : in STD_LOGIC;
    startup_cfgclk : out STD_LOGIC;
    startup_cfgmclk : out STD_LOGIC;
    startup_di : out STD_LOGIC_VECTOR ( 3 downto 0 );
    startup_eos : out STD_LOGIC;
    startup_preq : out STD_LOGIC;
    startup_do : in STD_LOGIC_VECTOR ( 3 downto 0 );
    startup_dts : in STD_LOGIC_VECTOR ( 3 downto 0 );
    startup_fcsbo : in STD_LOGIC;
    startup_fcsbts : in STD_LOGIC;
    startup_gsr : in STD_LOGIC;
    startup_gts : in STD_LOGIC;
    startup_keyclearb : in STD_LOGIC;
    startup_pack : in STD_LOGIC;
    startup_usrcclko : in STD_LOGIC;
    startup_usrcclkts : in STD_LOGIC;
    startup_usrdoneo : in STD_LOGIC;
    startup_usrdonets : in STD_LOGIC;
    cap_req : out STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    pl_eq_reset_eieos_count : in STD_LOGIC;
    pl_gen2_upstream_prefer_deemph : in STD_LOGIC;
    pl_eq_in_progress : out STD_LOGIC;
    pl_eq_phase : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_perstn1_in : in STD_LOGIC;
    pcie_perstn0_out : out STD_LOGIC;
    pcie_perstn1_out : out STD_LOGIC;
    phy_rdy_out : out STD_LOGIC
  );
  attribute ACS_CAP_NEXTPTR : string;
  attribute ACS_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute ACS_EXT_CAP_ENABLE : string;
  attribute ACS_EXT_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute ARI_CAP_ENABLE : string;
  attribute ARI_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_CC_PARITY_CHK : string;
  attribute AXISTEN_IF_CC_PARITY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG : string;
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE : string;
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00101111111111111111";
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC : string;
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RC_STRADDLE : string;
  attribute AXISTEN_IF_RC_STRADDLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RQ_PARITY_CHK : string;
  attribute AXISTEN_IF_RQ_PARITY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_WIDTH : string;
  attribute AXISTEN_IF_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2'b01";
  attribute BMD_PIO_MODE : string;
  attribute BMD_PIO_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute CFG_EXT_IF : string;
  attribute CFG_EXT_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute CFG_TX_MSG_IF : string;
  attribute CFG_TX_MSG_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute COMPLETION_SPACE : string;
  attribute COMPLETION_SPACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16KB";
  attribute CORE_CLK_FREQ : integer;
  attribute CORE_CLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1;
  attribute CRM_CORE_CLK_FREQ_500 : string;
  attribute CRM_CORE_CLK_FREQ_500 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute CRM_USER_CLK_FREQ : string;
  attribute CRM_USER_CLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2'b10";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 128;
  attribute DBG_DESCRAMBLE_EN : string;
  attribute DBG_DESCRAMBLE_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE : string;
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS : string;
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEDICATE_PERST : string;
  attribute DEDICATE_PERST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEV_PORT_TYPE : integer;
  attribute DEV_PORT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 2;
  attribute DIS_GT_WIZARD : string;
  attribute DIS_GT_WIZARD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute DNSTREAM_LINK_NUM : string;
  attribute DNSTREAM_LINK_NUM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute ENABLE_AUTO_RXEQ : string;
  attribute ENABLE_AUTO_RXEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute ENABLE_GT_V1_5 : string;
  attribute ENABLE_GT_V1_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute ENABLE_IBERT : string;
  attribute ENABLE_IBERT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute ENABLE_JTAG_DBG : string;
  attribute ENABLE_JTAG_DBG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute EN_GT_SELECTION : string;
  attribute EN_GT_SELECTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute EXT_PIPE_SIM : string;
  attribute EXT_PIPE_SIM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute EXT_XVC_VSEC_ENABLE : string;
  attribute EXT_XVC_VSEC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute FREE_RUN_FREQ : integer;
  attribute FREE_RUN_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute GEN_VALID_AT_WATCHDOG_CNT : string;
  attribute GEN_VALID_AT_WATCHDOG_CNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b01000000000000000000";
  attribute GTWIZ_IN_CORE : integer;
  attribute GTWIZ_IN_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1;
  attribute GT_DRP_CLK_SRC : integer;
  attribute GT_DRP_CLK_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute GT_TX_PD : string;
  attribute GT_TX_PD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute INS_LOSS_PROFILE : string;
  attribute INS_LOSS_PROFILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "Add-in_Card";
  attribute INTERFACE_SPEED : string;
  attribute INTERFACE_SPEED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "500MHZ";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 4;
  attribute LL_ACK_TIMEOUT : string;
  attribute LL_ACK_TIMEOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "9'b000000000";
  attribute LL_ACK_TIMEOUT_EN : string;
  attribute LL_ACK_TIMEOUT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_ACK_TIMEOUT_FUNC : integer;
  attribute LL_ACK_TIMEOUT_FUNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute LL_CPL_FC_UPDATE_TIMER : string;
  attribute LL_CPL_FC_UPDATE_TIMER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_FC_UPDATE_TIMER : string;
  attribute LL_FC_UPDATE_TIMER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_FC_UPDATE_TIMER_OVERRIDE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_NP_FC_UPDATE_TIMER : string;
  attribute LL_NP_FC_UPDATE_TIMER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_P_FC_UPDATE_TIMER : string;
  attribute LL_P_FC_UPDATE_TIMER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_REPLAY_TIMEOUT : string;
  attribute LL_REPLAY_TIMEOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "9'b000000000";
  attribute LL_REPLAY_TIMEOUT_EN : string;
  attribute LL_REPLAY_TIMEOUT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_REPLAY_TIMEOUT_FUNC : integer;
  attribute LL_REPLAY_TIMEOUT_FUNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL : string;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "10'b0011111010";
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string;
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE : string;
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MAX_WATCHDOG_CNT : string;
  attribute MAX_WATCHDOG_CNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b01001111111111111111";
  attribute MCAP_CAP_NEXTPTR : string;
  attribute MCAP_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute MCAP_CONFIGURE_OVERRIDE : string;
  attribute MCAP_CONFIGURE_OVERRIDE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_ENABLE : string;
  attribute MCAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_ENABLEMENT : string;
  attribute MCAP_ENABLEMENT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "NONE";
  attribute MCAP_EOS_DESIGN_SWITCH : string;
  attribute MCAP_EOS_DESIGN_SWITCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_FPGA_BITSTREAM_VERSION : string;
  attribute MCAP_FPGA_BITSTREAM_VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "32'b00000000000000000000000000000000";
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH : string;
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_EOS : string;
  attribute MCAP_INTERRUPT_ON_MCAP_EOS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR : string;
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_VSEC_ID : string;
  attribute MCAP_VSEC_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000001";
  attribute MCAP_VSEC_LEN : string;
  attribute MCAP_VSEC_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000101100";
  attribute MCAP_VSEC_REV : string;
  attribute MCAP_VSEC_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute MSIX_EN : string;
  attribute MSIX_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MSI_EN : string;
  attribute MSI_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute MULT_PF_DES : string;
  attribute MULT_PF_DES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute NO_DECODE_LOGIC : string;
  attribute NO_DECODE_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE3_DRP : string;
  attribute PCIE3_DRP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_CHAN_BOND : integer;
  attribute PCIE_CHAN_BOND of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PCIE_CHAN_BOND_EN : string;
  attribute PCIE_CHAN_BOND_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_CONFIGURATION : string;
  attribute PCIE_CONFIGURATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_FAST_CONFIG : string;
  attribute PCIE_FAST_CONFIG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "NONE";
  attribute PCIE_GT_DEVICE : string;
  attribute PCIE_GT_DEVICE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "GTH";
  attribute PCIE_LINK_SPEED : integer;
  attribute PCIE_LINK_SPEED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 3;
  attribute PCIE_LPM_DFE : string;
  attribute PCIE_LPM_DFE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "LPM";
  attribute PCIE_TXBUF_EN : string;
  attribute PCIE_TXBUF_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_USE_MODE : string;
  attribute PCIE_USE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2.0";
  attribute PER_FUNC_STATUS_IF : string;
  attribute PER_FUNC_STATUS_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_AER_CAP_NEXTPTR : string;
  attribute PF0_AER_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_ARI_CAP_NEXTPTR : string;
  attribute PF0_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_ARI_CAP_NEXT_FUNC : string;
  attribute PF0_ARI_CAP_NEXT_FUNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_ARI_CAP_VER : string;
  attribute PF0_ARI_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_BAR0_APERTURE_SIZE : string;
  attribute PF0_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00001001";
  attribute PF0_BAR0_CONTROL : string;
  attribute PF0_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0100";
  attribute PF0_BAR1_APERTURE_SIZE : string;
  attribute PF0_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR1_CONTROL : string;
  attribute PF0_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BAR2_APERTURE_SIZE : string;
  attribute PF0_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR2_CONTROL : string;
  attribute PF0_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BAR3_APERTURE_SIZE : string;
  attribute PF0_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR3_CONTROL : string;
  attribute PF0_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BAR4_APERTURE_SIZE : string;
  attribute PF0_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR4_CONTROL : string;
  attribute PF0_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BAR5_APERTURE_SIZE : string;
  attribute PF0_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR5_CONTROL : string;
  attribute PF0_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BIST_REGISTER : string;
  attribute PF0_BIST_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_CAPABILITY_POINTER : string;
  attribute PF0_CAPABILITY_POINTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b11000000";
  attribute PF0_CLASS_CODE : string;
  attribute PF0_CLASS_CODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "24'b000001100000101000000000";
  attribute PF0_DEVICE_ID : string;
  attribute PF0_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b1000000100100100";
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE : string;
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string;
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_DEV_CAP2_LTR_SUPPORT : string;
  attribute PF0_DEV_CAP2_LTR_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_OBFF_SUPPORT : string;
  attribute PF0_DEV_CAP2_OBFF_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED : string;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string;
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0011";
  attribute PF0_DPA_CAP_NEXTPTR : string;
  attribute PF0_DPA_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_VER : string;
  attribute PF0_DPA_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_DSN_CAP_NEXTPTR : string;
  attribute PF0_DSN_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_EXPANSION_ROM_ENABLE : string;
  attribute PF0_EXPANSION_ROM_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_INTERRUPT_LINE : string;
  attribute PF0_INTERRUPT_LINE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_INTERRUPT_PIN : string;
  attribute PF0_INTERRUPT_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_LINK_CAP_ASPM_SUPPORT : integer;
  attribute PF0_LINK_CAP_ASPM_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "10'b0000000000";
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "10'b0000000000";
  attribute PF0_LTR_CAP_NEXTPTR : string;
  attribute PF0_LTR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_LTR_CAP_VER : string;
  attribute PF0_LTR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_MSIX_CAP_NEXTPTR : string;
  attribute PF0_MSIX_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_MSIX_CAP_PBA_BIR : integer;
  attribute PF0_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF0_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_MSIX_CAP_TABLE_BIR : integer;
  attribute PF0_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF0_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_MSIX_CAP_TABLE_SIZE : string;
  attribute PF0_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF0_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_MSI_CAP_NEXTPTR : string;
  attribute PF0_MSI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_MSI_CAP_PERVECMASKCAP : string;
  attribute PF0_MSI_CAP_PERVECMASKCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PB_CAP_DATA_REG_D0 : integer;
  attribute PF0_PB_CAP_DATA_REG_D0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_DATA_REG_D1 : integer;
  attribute PF0_PB_CAP_DATA_REG_D1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF0_PB_CAP_DATA_REG_D3HOT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_NEXTPTR : string;
  attribute PF0_PB_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PB_CAP_VER : string;
  attribute PF0_PB_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_PM_CAP_ID : string;
  attribute PF0_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF0_PM_CAP_NEXTPTR : string;
  attribute PF0_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_PM_CAP_PMESUPPORT_D0 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D1 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT : string;
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_SUPP_D1_STATE : string;
  attribute PF0_PM_CAP_SUPP_D1_STATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_VER_ID : string;
  attribute PF0_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF0_PM_CSR_NOSOFTRESET : string;
  attribute PF0_PM_CSR_NOSOFTRESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_RBAR_CAP_ENABLE : string;
  attribute PF0_RBAR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_RBAR_CAP_NEXTPTR : string;
  attribute PF0_RBAR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_RBAR_CAP_SIZE0 : string;
  attribute PF0_RBAR_CAP_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE1 : string;
  attribute PF0_RBAR_CAP_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE2 : string;
  attribute PF0_RBAR_CAP_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_VER : string;
  attribute PF0_RBAR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_RBAR_CONTROL_INDEX0 : string;
  attribute PF0_RBAR_CONTROL_INDEX0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX1 : string;
  attribute PF0_RBAR_CONTROL_INDEX1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX2 : string;
  attribute PF0_RBAR_CONTROL_INDEX2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF0_RBAR_CONTROL_SIZE0 : string;
  attribute PF0_RBAR_CONTROL_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE1 : string;
  attribute PF0_RBAR_CONTROL_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE2 : string;
  attribute PF0_RBAR_CONTROL_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_RBAR_NUM : string;
  attribute PF0_RBAR_NUM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF0_REVISION_ID : string;
  attribute PF0_REVISION_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR : string;
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR0_CONTROL : string;
  attribute PF0_SRIOV_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR1_CONTROL : string;
  attribute PF0_SRIOV_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR2_CONTROL : string;
  attribute PF0_SRIOV_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR3_CONTROL : string;
  attribute PF0_SRIOV_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR4_CONTROL : string;
  attribute PF0_SRIOV_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR5_CONTROL : string;
  attribute PF0_SRIOV_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_CAP_INITIAL_VF : string;
  attribute PF0_SRIOV_CAP_INITIAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_NEXTPTR : string;
  attribute PF0_SRIOV_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_SRIOV_CAP_TOTAL_VF : string;
  attribute PF0_SRIOV_CAP_TOTAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_VER : string;
  attribute PF0_SRIOV_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF0_SRIOV_FIRST_VF_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_FUNC_DEP_LINK : string;
  attribute PF0_SRIOV_FUNC_DEP_LINK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1363;
  attribute PF0_SRIOV_VF_DEVICE_ID : string;
  attribute PF0_SRIOV_VF_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SUBSYSTEM_ID : string;
  attribute PF0_SUBSYSTEM_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000111";
  attribute PF0_SUBSYSTEM_VENDOR_ID : string;
  attribute PF0_SUBSYSTEM_VENDOR_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0001000011101110";
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_TPHR_CAP_ENABLE : string;
  attribute PF0_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF0_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_TPHR_CAP_NEXTPTR : string;
  attribute PF0_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF0_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF0_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_TPHR_CAP_VER : string;
  attribute PF0_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_VC_CAP_ENABLE : string;
  attribute PF0_VC_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_VC_CAP_NEXTPTR : string;
  attribute PF0_VC_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_VC_CAP_VER : string;
  attribute PF0_VC_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_VENDOR_ID : string;
  attribute PF0_VENDOR_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0001000011101110";
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_AER_CAP_NEXTPTR : string;
  attribute PF1_AER_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXTPTR : string;
  attribute PF1_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXT_FUNC : string;
  attribute PF1_ARI_CAP_NEXT_FUNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR0_APERTURE_SIZE : string;
  attribute PF1_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR0_CONTROL : string;
  attribute PF1_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR1_APERTURE_SIZE : string;
  attribute PF1_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR1_CONTROL : string;
  attribute PF1_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR2_APERTURE_SIZE : string;
  attribute PF1_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR2_CONTROL : string;
  attribute PF1_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR3_APERTURE_SIZE : string;
  attribute PF1_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR3_CONTROL : string;
  attribute PF1_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR4_APERTURE_SIZE : string;
  attribute PF1_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR4_CONTROL : string;
  attribute PF1_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR5_APERTURE_SIZE : string;
  attribute PF1_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR5_CONTROL : string;
  attribute PF1_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BIST_REGISTER : string;
  attribute PF1_BIST_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_CAPABILITY_POINTER : string;
  attribute PF1_CAPABILITY_POINTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b11000000";
  attribute PF1_CLASS_CODE : string;
  attribute PF1_CLASS_CODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "24'b000001100000101000000000";
  attribute PF1_DEVICE_ID : string;
  attribute PF1_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b1000000000010001";
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0010";
  attribute PF1_DPA_CAP_NEXTPTR : string;
  attribute PF1_DPA_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_VER : string;
  attribute PF1_DPA_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF1_DSN_CAP_NEXTPTR : string;
  attribute PF1_DSN_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_EXPANSION_ROM_ENABLE : string;
  attribute PF1_EXPANSION_ROM_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_INTERRUPT_LINE : string;
  attribute PF1_INTERRUPT_LINE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_INTERRUPT_PIN : string;
  attribute PF1_INTERRUPT_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_MSIX_CAP_NEXTPTR : string;
  attribute PF1_MSIX_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_MSIX_CAP_PBA_BIR : integer;
  attribute PF1_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF1_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_TABLE_BIR : integer;
  attribute PF1_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF1_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_TABLE_SIZE : string;
  attribute PF1_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF1_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSI_CAP_NEXTPTR : string;
  attribute PF1_MSI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_MSI_CAP_PERVECMASKCAP : string;
  attribute PF1_MSI_CAP_PERVECMASKCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_PB_CAP_DATA_REG_D0 : integer;
  attribute PF1_PB_CAP_DATA_REG_D0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_DATA_REG_D1 : integer;
  attribute PF1_PB_CAP_DATA_REG_D1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF1_PB_CAP_DATA_REG_D3HOT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_NEXTPTR : string;
  attribute PF1_PB_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_PB_CAP_VER : string;
  attribute PF1_PB_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF1_PM_CAP_ID : string;
  attribute PF1_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF1_PM_CAP_NEXTPTR : string;
  attribute PF1_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_PM_CAP_VER_ID : string;
  attribute PF1_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF1_RBAR_CAP_ENABLE : string;
  attribute PF1_RBAR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_RBAR_CAP_NEXTPTR : string;
  attribute PF1_RBAR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_RBAR_CAP_SIZE0 : string;
  attribute PF1_RBAR_CAP_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE1 : string;
  attribute PF1_RBAR_CAP_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE2 : string;
  attribute PF1_RBAR_CAP_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_VER : string;
  attribute PF1_RBAR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF1_RBAR_CONTROL_INDEX0 : string;
  attribute PF1_RBAR_CONTROL_INDEX0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX1 : string;
  attribute PF1_RBAR_CONTROL_INDEX1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX2 : string;
  attribute PF1_RBAR_CONTROL_INDEX2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF1_RBAR_CONTROL_SIZE0 : string;
  attribute PF1_RBAR_CONTROL_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE1 : string;
  attribute PF1_RBAR_CONTROL_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE2 : string;
  attribute PF1_RBAR_CONTROL_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_RBAR_NUM : string;
  attribute PF1_RBAR_NUM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF1_REVISION_ID : string;
  attribute PF1_REVISION_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR0_CONTROL : string;
  attribute PF1_SRIOV_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR1_CONTROL : string;
  attribute PF1_SRIOV_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR2_CONTROL : string;
  attribute PF1_SRIOV_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR3_CONTROL : string;
  attribute PF1_SRIOV_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR4_CONTROL : string;
  attribute PF1_SRIOV_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR5_CONTROL : string;
  attribute PF1_SRIOV_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_CAP_INITIAL_VF : string;
  attribute PF1_SRIOV_CAP_INITIAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_NEXTPTR : string;
  attribute PF1_SRIOV_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_SRIOV_CAP_TOTAL_VF : string;
  attribute PF1_SRIOV_CAP_TOTAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_VER : string;
  attribute PF1_SRIOV_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF1_SRIOV_FIRST_VF_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_FUNC_DEP_LINK : string;
  attribute PF1_SRIOV_FUNC_DEP_LINK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000001";
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1363;
  attribute PF1_SRIOV_VF_DEVICE_ID : string;
  attribute PF1_SRIOV_VF_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SUBSYSTEM_ID : string;
  attribute PF1_SUBSYSTEM_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000111";
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF1_TPHR_CAP_ENABLE : string;
  attribute PF1_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF1_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_TPHR_CAP_NEXTPTR : string;
  attribute PF1_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF1_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF1_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_TPHR_CAP_VER : string;
  attribute PF1_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_AER_CAP_NEXTPTR : string;
  attribute PF2_AER_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXTPTR : string;
  attribute PF2_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXT_FUNC : string;
  attribute PF2_ARI_CAP_NEXT_FUNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_BAR0_APERTURE_SIZE : string;
  attribute PF2_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "6'b000011";
  attribute PF2_BAR0_CONTROL : string;
  attribute PF2_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_BAR1_APERTURE_SIZE : string;
  attribute PF2_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "6'b000000";
  attribute PF2_BAR1_CONTROL : string;
  attribute PF2_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_BAR2_APERTURE_SIZE : string;
  attribute PF2_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR2_CONTROL : string;
  attribute PF2_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_BAR3_APERTURE_SIZE : string;
  attribute PF2_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR3_CONTROL : string;
  attribute PF2_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_BAR4_APERTURE_SIZE : string;
  attribute PF2_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR4_CONTROL : string;
  attribute PF2_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_BAR5_APERTURE_SIZE : string;
  attribute PF2_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR5_CONTROL : string;
  attribute PF2_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_BIST_REGISTER : string;
  attribute PF2_BIST_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_CAPABILITY_POINTER : string;
  attribute PF2_CAPABILITY_POINTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b01010000";
  attribute PF2_CLASS_CODE : string;
  attribute PF2_CLASS_CODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "24'b000000000000000000000000";
  attribute PF2_DEVICE_ID : string;
  attribute PF2_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF2_DPA_CAP_NEXTPTR : string;
  attribute PF2_DPA_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_VER : string;
  attribute PF2_DPA_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_DSN_CAP_NEXTPTR : string;
  attribute PF2_DSN_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000100001100";
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_EXPANSION_ROM_ENABLE : string;
  attribute PF2_EXPANSION_ROM_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_INTERRUPT_LINE : string;
  attribute PF2_INTERRUPT_LINE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_INTERRUPT_PIN : string;
  attribute PF2_INTERRUPT_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF2_MSIX_CAP_NEXTPTR : string;
  attribute PF2_MSIX_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_MSIX_CAP_PBA_BIR : integer;
  attribute PF2_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_MSIX_CAP_PBA_OFFSET : string;
  attribute PF2_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute PF2_MSIX_CAP_TABLE_BIR : integer;
  attribute PF2_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF2_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute PF2_MSIX_CAP_TABLE_SIZE : string;
  attribute PF2_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF2_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_MSI_CAP_NEXTPTR : string;
  attribute PF2_MSI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_MSI_CAP_PERVECMASKCAP : string;
  attribute PF2_MSI_CAP_PERVECMASKCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_PB_CAP_DATA_REG_D0 : integer;
  attribute PF2_PB_CAP_DATA_REG_D0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_DATA_REG_D1 : integer;
  attribute PF2_PB_CAP_DATA_REG_D1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF2_PB_CAP_DATA_REG_D3HOT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_NEXTPTR : string;
  attribute PF2_PB_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_PB_CAP_VER : string;
  attribute PF2_PB_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_PM_CAP_ID : string;
  attribute PF2_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF2_PM_CAP_NEXTPTR : string;
  attribute PF2_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_PM_CAP_VER_ID : string;
  attribute PF2_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF2_RBAR_CAP_ENABLE : string;
  attribute PF2_RBAR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_RBAR_CAP_NEXTPTR : string;
  attribute PF2_RBAR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_RBAR_CAP_SIZE0 : string;
  attribute PF2_RBAR_CAP_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE1 : string;
  attribute PF2_RBAR_CAP_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE2 : string;
  attribute PF2_RBAR_CAP_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_VER : string;
  attribute PF2_RBAR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_RBAR_CONTROL_INDEX0 : string;
  attribute PF2_RBAR_CONTROL_INDEX0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX1 : string;
  attribute PF2_RBAR_CONTROL_INDEX1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX2 : string;
  attribute PF2_RBAR_CONTROL_INDEX2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_RBAR_CONTROL_SIZE0 : string;
  attribute PF2_RBAR_CONTROL_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE1 : string;
  attribute PF2_RBAR_CONTROL_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE2 : string;
  attribute PF2_RBAR_CONTROL_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_RBAR_NUM : string;
  attribute PF2_RBAR_NUM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF2_REVISION_ID : string;
  attribute PF2_REVISION_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR0_CONTROL : string;
  attribute PF2_SRIOV_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_SRIOV_BAR1_CONTROL : string;
  attribute PF2_SRIOV_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR2_CONTROL : string;
  attribute PF2_SRIOV_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR3_CONTROL : string;
  attribute PF2_SRIOV_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR4_CONTROL : string;
  attribute PF2_SRIOV_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR5_CONTROL : string;
  attribute PF2_SRIOV_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_SRIOV_CAP_INITIAL_VF : string;
  attribute PF2_SRIOV_CAP_INITIAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_NEXTPTR : string;
  attribute PF2_SRIOV_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_SRIOV_CAP_TOTAL_VF : string;
  attribute PF2_SRIOV_CAP_TOTAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_VER : string;
  attribute PF2_SRIOV_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF2_SRIOV_FIRST_VF_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_FUNC_DEP_LINK : string;
  attribute PF2_SRIOV_FUNC_DEP_LINK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF2_SRIOV_VF_DEVICE_ID : string;
  attribute PF2_SRIOV_VF_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SUBSYSTEM_ID : string;
  attribute PF2_SUBSYSTEM_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF2_TPHR_CAP_ENABLE : string;
  attribute PF2_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF2_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF2_TPHR_CAP_NEXTPTR : string;
  attribute PF2_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF2_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF2_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2'b00";
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF2_TPHR_CAP_VER : string;
  attribute PF2_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_AER_CAP_NEXTPTR : string;
  attribute PF3_AER_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXTPTR : string;
  attribute PF3_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXT_FUNC : string;
  attribute PF3_ARI_CAP_NEXT_FUNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_BAR0_APERTURE_SIZE : string;
  attribute PF3_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "6'b000011";
  attribute PF3_BAR0_CONTROL : string;
  attribute PF3_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_BAR1_APERTURE_SIZE : string;
  attribute PF3_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "6'b000000";
  attribute PF3_BAR1_CONTROL : string;
  attribute PF3_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_BAR2_APERTURE_SIZE : string;
  attribute PF3_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR2_CONTROL : string;
  attribute PF3_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_BAR3_APERTURE_SIZE : string;
  attribute PF3_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR3_CONTROL : string;
  attribute PF3_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_BAR4_APERTURE_SIZE : string;
  attribute PF3_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR4_CONTROL : string;
  attribute PF3_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_BAR5_APERTURE_SIZE : string;
  attribute PF3_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR5_CONTROL : string;
  attribute PF3_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_BIST_REGISTER : string;
  attribute PF3_BIST_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_CAPABILITY_POINTER : string;
  attribute PF3_CAPABILITY_POINTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b01010000";
  attribute PF3_CLASS_CODE : string;
  attribute PF3_CLASS_CODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "24'b000000000000000000000000";
  attribute PF3_DEVICE_ID : string;
  attribute PF3_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF3_DPA_CAP_NEXTPTR : string;
  attribute PF3_DPA_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_VER : string;
  attribute PF3_DPA_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_DSN_CAP_NEXTPTR : string;
  attribute PF3_DSN_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000100001100";
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_EXPANSION_ROM_ENABLE : string;
  attribute PF3_EXPANSION_ROM_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_INTERRUPT_LINE : string;
  attribute PF3_INTERRUPT_LINE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_INTERRUPT_PIN : string;
  attribute PF3_INTERRUPT_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF3_MSIX_CAP_NEXTPTR : string;
  attribute PF3_MSIX_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_MSIX_CAP_PBA_BIR : integer;
  attribute PF3_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_MSIX_CAP_PBA_OFFSET : string;
  attribute PF3_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute PF3_MSIX_CAP_TABLE_BIR : integer;
  attribute PF3_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF3_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute PF3_MSIX_CAP_TABLE_SIZE : string;
  attribute PF3_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF3_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_MSI_CAP_NEXTPTR : string;
  attribute PF3_MSI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_MSI_CAP_PERVECMASKCAP : string;
  attribute PF3_MSI_CAP_PERVECMASKCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_PB_CAP_DATA_REG_D0 : integer;
  attribute PF3_PB_CAP_DATA_REG_D0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_DATA_REG_D1 : integer;
  attribute PF3_PB_CAP_DATA_REG_D1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF3_PB_CAP_DATA_REG_D3HOT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_NEXTPTR : string;
  attribute PF3_PB_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_PB_CAP_VER : string;
  attribute PF3_PB_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_PM_CAP_ID : string;
  attribute PF3_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF3_PM_CAP_NEXTPTR : string;
  attribute PF3_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_PM_CAP_VER_ID : string;
  attribute PF3_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF3_RBAR_CAP_ENABLE : string;
  attribute PF3_RBAR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_RBAR_CAP_NEXTPTR : string;
  attribute PF3_RBAR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_RBAR_CAP_SIZE0 : string;
  attribute PF3_RBAR_CAP_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE1 : string;
  attribute PF3_RBAR_CAP_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE2 : string;
  attribute PF3_RBAR_CAP_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_VER : string;
  attribute PF3_RBAR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_RBAR_CONTROL_INDEX0 : string;
  attribute PF3_RBAR_CONTROL_INDEX0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX1 : string;
  attribute PF3_RBAR_CONTROL_INDEX1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX2 : string;
  attribute PF3_RBAR_CONTROL_INDEX2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_RBAR_CONTROL_SIZE0 : string;
  attribute PF3_RBAR_CONTROL_SIZE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE1 : string;
  attribute PF3_RBAR_CONTROL_SIZE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE2 : string;
  attribute PF3_RBAR_CONTROL_SIZE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_RBAR_NUM : string;
  attribute PF3_RBAR_NUM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF3_REVISION_ID : string;
  attribute PF3_REVISION_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR0_CONTROL : string;
  attribute PF3_SRIOV_BAR0_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_SRIOV_BAR1_CONTROL : string;
  attribute PF3_SRIOV_BAR1_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR2_CONTROL : string;
  attribute PF3_SRIOV_BAR2_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR3_CONTROL : string;
  attribute PF3_SRIOV_BAR3_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR4_CONTROL : string;
  attribute PF3_SRIOV_BAR4_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR5_CONTROL : string;
  attribute PF3_SRIOV_BAR5_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_SRIOV_CAP_INITIAL_VF : string;
  attribute PF3_SRIOV_CAP_INITIAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_NEXTPTR : string;
  attribute PF3_SRIOV_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_SRIOV_CAP_TOTAL_VF : string;
  attribute PF3_SRIOV_CAP_TOTAL_VF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_VER : string;
  attribute PF3_SRIOV_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF3_SRIOV_FIRST_VF_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_FUNC_DEP_LINK : string;
  attribute PF3_SRIOV_FUNC_DEP_LINK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute PF3_SRIOV_VF_DEVICE_ID : string;
  attribute PF3_SRIOV_VF_DEVICE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SUBSYSTEM_ID : string;
  attribute PF3_SUBSYSTEM_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF3_TPHR_CAP_ENABLE : string;
  attribute PF3_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF3_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF3_TPHR_CAP_NEXTPTR : string;
  attribute PF3_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF3_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF3_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2'b00";
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF3_TPHR_CAP_VER : string;
  attribute PF3_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PHY_LP_TXPRESET : integer;
  attribute PHY_LP_TXPRESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 4;
  attribute PIPE_PIPELINE_STAGES : integer;
  attribute PIPE_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1;
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PLL_TYPE : integer;
  attribute PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 2;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 : string;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 : string;
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute PL_DISABLE_EI_INFER_IN_L0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_GEN3_DC_BALANCE : string;
  attribute PL_DISABLE_GEN3_DC_BALANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP : string;
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR : string;
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_SCRAMBLING : string;
  attribute PL_DISABLE_SCRAMBLING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR : string;
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_UPCONFIG_CAPABLE : string;
  attribute PL_DISABLE_UPCONFIG_CAPABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_ADAPT_ITER_COUNT : string;
  attribute PL_EQ_ADAPT_ITER_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "5'b00010";
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT : string;
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2'b01";
  attribute PL_EQ_BYPASS_PHASE23 : string;
  attribute PL_EQ_BYPASS_PHASE23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT : string;
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET : string;
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0100";
  attribute PL_EQ_PHASE01_RX_ADAPT : string;
  attribute PL_EQ_PHASE01_RX_ADAPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_SHORT_ADAPT_PHASE : string;
  attribute PL_EQ_SHORT_ADAPT_PHASE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_LANE0_EQ_CONTROL : string;
  attribute PL_LANE0_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE1_EQ_CONTROL : string;
  attribute PL_LANE1_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE2_EQ_CONTROL : string;
  attribute PL_LANE2_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE3_EQ_CONTROL : string;
  attribute PL_LANE3_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE4_EQ_CONTROL : string;
  attribute PL_LANE4_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE5_EQ_CONTROL : string;
  attribute PL_LANE5_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE6_EQ_CONTROL : string;
  attribute PL_LANE6_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE7_EQ_CONTROL : string;
  attribute PL_LANE7_EQ_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LINK_CAP_MAX_LINK_SPEED : integer;
  attribute PL_LINK_CAP_MAX_LINK_SPEED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 4;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 4;
  attribute PL_N_FTS_COMCLK_GEN1 : integer;
  attribute PL_N_FTS_COMCLK_GEN1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_COMCLK_GEN2 : integer;
  attribute PL_N_FTS_COMCLK_GEN2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_COMCLK_GEN3 : integer;
  attribute PL_N_FTS_COMCLK_GEN3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_GEN1 : integer;
  attribute PL_N_FTS_GEN1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_GEN2 : integer;
  attribute PL_N_FTS_GEN2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_GEN3 : integer;
  attribute PL_N_FTS_GEN3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 255;
  attribute PL_REPORT_ALL_PHY_ERRORS : string;
  attribute PL_REPORT_ALL_PHY_ERRORS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PL_SIM_FAST_LINK_TRAINING : string;
  attribute PL_SIM_FAST_LINK_TRAINING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PL_UPSTREAM_FACING : string;
  attribute PL_UPSTREAM_FACING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PM_ASPML0S_TIMEOUT : string;
  attribute PM_ASPML0S_TIMEOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000010111011100";
  attribute PM_ASPML1_ENTRY_DELAY : string;
  attribute PM_ASPML1_ENTRY_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00000001110101001100";
  attribute PM_ENABLE_L23_ENTRY : string;
  attribute PM_ENABLE_L23_ENTRY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute PM_ENABLE_SLOT_POWER_CAPTURE : string;
  attribute PM_ENABLE_SLOT_POWER_CAPTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute PM_L1_REENTRY_DELAY : integer;
  attribute PM_L1_REENTRY_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 25000;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY : string;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "20'b00011000011010100000";
  attribute PM_PME_TURNOFF_ACK_DELAY : string;
  attribute PM_PME_TURNOFF_ACK_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "16'b0000000001100100";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute REF_CLK_FREQ : integer;
  attribute REF_CLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute RX_DETECT : integer;
  attribute RX_DETECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SELECT_QUAD : string;
  attribute SELECT_QUAD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "GTH_Quad_226";
  attribute SHARED_LOGIC : integer;
  attribute SHARED_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1;
  attribute SIM_JTAG_IDCODE : integer;
  attribute SIM_JTAG_IDCODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "1.0";
  attribute SPARE_BIT0 : integer;
  attribute SPARE_BIT0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT1 : integer;
  attribute SPARE_BIT1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT2 : integer;
  attribute SPARE_BIT2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT3 : integer;
  attribute SPARE_BIT3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT4 : integer;
  attribute SPARE_BIT4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT5 : integer;
  attribute SPARE_BIT5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT6 : integer;
  attribute SPARE_BIT6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT7 : integer;
  attribute SPARE_BIT7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT8 : integer;
  attribute SPARE_BIT8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BYTE0 : string;
  attribute SPARE_BYTE0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_BYTE1 : string;
  attribute SPARE_BYTE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_BYTE2 : string;
  attribute SPARE_BYTE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_BYTE3 : string;
  attribute SPARE_BYTE3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_WORD0 : integer;
  attribute SPARE_WORD0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_WORD1 : integer;
  attribute SPARE_WORD1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_WORD2 : integer;
  attribute SPARE_WORD2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_WORD3 : integer;
  attribute SPARE_WORD3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute SRIOV_CAP_ENABLE : string;
  attribute SRIOV_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute SYS_RESET_POLARITY : integer;
  attribute SYS_RESET_POLARITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute TCQ : integer;
  attribute TCQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 100;
  attribute TL_COMPL_TIMEOUT_REG0 : string;
  attribute TL_COMPL_TIMEOUT_REG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "24'b101111101011110000100000";
  attribute TL_COMPL_TIMEOUT_REG1 : string;
  attribute TL_COMPL_TIMEOUT_REG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "28'b0010111110101111000010000000";
  attribute TL_CREDITS_CD : string;
  attribute TL_CREDITS_CD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b001111100000";
  attribute TL_CREDITS_CH : string;
  attribute TL_CREDITS_CH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00100000";
  attribute TL_CREDITS_NPD : string;
  attribute TL_CREDITS_NPD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000101000";
  attribute TL_CREDITS_NPH : string;
  attribute TL_CREDITS_NPH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00100000";
  attribute TL_CREDITS_PD : string;
  attribute TL_CREDITS_PD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000110011000";
  attribute TL_CREDITS_PH : string;
  attribute TL_CREDITS_PH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00100000";
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string;
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute TL_LEGACY_MODE_ENABLE : string;
  attribute TL_LEGACY_MODE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute TL_PF_ENABLE_REG : string;
  attribute TL_PF_ENABLE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute TL_TX_MUX_STRICT_PRIORITY : string;
  attribute TL_TX_MUX_STRICT_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE : string;
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute TWO_LAYER_MODE_ENABLE : string;
  attribute TWO_LAYER_MODE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute TWO_LAYER_MODE_WIDTH_256 : string;
  attribute TWO_LAYER_MODE_WIDTH_256 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute TX_FC_IF : string;
  attribute TX_FC_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute USER_CLK_FREQ : integer;
  attribute USER_CLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 3;
  attribute VF0_ARI_CAP_NEXTPTR : string;
  attribute VF0_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_CAPABILITY_POINTER : string;
  attribute VF0_CAPABILITY_POINTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF0_MSIX_CAP_PBA_BIR : integer;
  attribute VF0_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF0_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_TABLE_BIR : integer;
  attribute VF0_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF0_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_TABLE_SIZE : string;
  attribute VF0_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF0_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF0_PM_CAP_ID : string;
  attribute VF0_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF0_PM_CAP_NEXTPTR : string;
  attribute VF0_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF0_PM_CAP_VER_ID : string;
  attribute VF0_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF0_TPHR_CAP_ENABLE : string;
  attribute VF0_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF0_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF0_TPHR_CAP_NEXTPTR : string;
  attribute VF0_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF0_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF0_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_TPHR_CAP_VER : string;
  attribute VF0_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF1_ARI_CAP_NEXTPTR : string;
  attribute VF1_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_MSIX_CAP_PBA_BIR : integer;
  attribute VF1_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF1_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_TABLE_BIR : integer;
  attribute VF1_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF1_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_TABLE_SIZE : string;
  attribute VF1_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF1_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF1_PM_CAP_ID : string;
  attribute VF1_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF1_PM_CAP_NEXTPTR : string;
  attribute VF1_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF1_PM_CAP_VER_ID : string;
  attribute VF1_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF1_TPHR_CAP_ENABLE : string;
  attribute VF1_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF1_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF1_TPHR_CAP_NEXTPTR : string;
  attribute VF1_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF1_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF1_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_TPHR_CAP_VER : string;
  attribute VF1_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF2_ARI_CAP_NEXTPTR : string;
  attribute VF2_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_MSIX_CAP_PBA_BIR : integer;
  attribute VF2_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF2_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_TABLE_BIR : integer;
  attribute VF2_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF2_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_TABLE_SIZE : string;
  attribute VF2_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF2_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF2_PM_CAP_ID : string;
  attribute VF2_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF2_PM_CAP_NEXTPTR : string;
  attribute VF2_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF2_PM_CAP_VER_ID : string;
  attribute VF2_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF2_TPHR_CAP_ENABLE : string;
  attribute VF2_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF2_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF2_TPHR_CAP_NEXTPTR : string;
  attribute VF2_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF2_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF2_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_TPHR_CAP_VER : string;
  attribute VF2_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF3_ARI_CAP_NEXTPTR : string;
  attribute VF3_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_MSIX_CAP_PBA_BIR : integer;
  attribute VF3_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF3_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_TABLE_BIR : integer;
  attribute VF3_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF3_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_TABLE_SIZE : string;
  attribute VF3_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF3_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF3_PM_CAP_ID : string;
  attribute VF3_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF3_PM_CAP_NEXTPTR : string;
  attribute VF3_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF3_PM_CAP_VER_ID : string;
  attribute VF3_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF3_TPHR_CAP_ENABLE : string;
  attribute VF3_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF3_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF3_TPHR_CAP_NEXTPTR : string;
  attribute VF3_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF3_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF3_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_TPHR_CAP_VER : string;
  attribute VF3_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF4_ARI_CAP_NEXTPTR : string;
  attribute VF4_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_MSIX_CAP_PBA_BIR : integer;
  attribute VF4_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF4_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_TABLE_BIR : integer;
  attribute VF4_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF4_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_TABLE_SIZE : string;
  attribute VF4_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF4_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF4_PM_CAP_ID : string;
  attribute VF4_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF4_PM_CAP_NEXTPTR : string;
  attribute VF4_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF4_PM_CAP_VER_ID : string;
  attribute VF4_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF4_TPHR_CAP_ENABLE : string;
  attribute VF4_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF4_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF4_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF4_TPHR_CAP_NEXTPTR : string;
  attribute VF4_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF4_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF4_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_TPHR_CAP_VER : string;
  attribute VF4_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF5_ARI_CAP_NEXTPTR : string;
  attribute VF5_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_MSIX_CAP_PBA_BIR : integer;
  attribute VF5_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF5_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_TABLE_BIR : integer;
  attribute VF5_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF5_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_TABLE_SIZE : string;
  attribute VF5_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF5_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF5_PM_CAP_ID : string;
  attribute VF5_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF5_PM_CAP_NEXTPTR : string;
  attribute VF5_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF5_PM_CAP_VER_ID : string;
  attribute VF5_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF5_TPHR_CAP_ENABLE : string;
  attribute VF5_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF5_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF5_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF5_TPHR_CAP_NEXTPTR : string;
  attribute VF5_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF5_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF5_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_TPHR_CAP_VER : string;
  attribute VF5_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF6_ARI_CAP_NEXTPTR : string;
  attribute VF6_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF6_MSIX_CAP_PBA_BIR : integer;
  attribute VF6_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF6_MSIX_CAP_PBA_OFFSET : string;
  attribute VF6_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute VF6_MSIX_CAP_TABLE_BIR : integer;
  attribute VF6_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF6_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF6_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute VF6_MSIX_CAP_TABLE_SIZE : string;
  attribute VF6_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF6_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF6_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF6_PM_CAP_ID : string;
  attribute VF6_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF6_PM_CAP_NEXTPTR : string;
  attribute VF6_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF6_PM_CAP_VER_ID : string;
  attribute VF6_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF6_TPHR_CAP_ENABLE : string;
  attribute VF6_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF6_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF6_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF6_TPHR_CAP_NEXTPTR : string;
  attribute VF6_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF6_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF6_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute VF6_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF6_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2'b00";
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF6_TPHR_CAP_VER : string;
  attribute VF6_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF7_ARI_CAP_NEXTPTR : string;
  attribute VF7_ARI_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF7_MSIX_CAP_PBA_BIR : integer;
  attribute VF7_MSIX_CAP_PBA_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF7_MSIX_CAP_PBA_OFFSET : string;
  attribute VF7_MSIX_CAP_PBA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute VF7_MSIX_CAP_TABLE_BIR : integer;
  attribute VF7_MSIX_CAP_TABLE_BIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF7_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF7_MSIX_CAP_TABLE_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute VF7_MSIX_CAP_TABLE_SIZE : string;
  attribute VF7_MSIX_CAP_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF7_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF7_MSI_CAP_MULTIMSGCAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute VF7_PM_CAP_ID : string;
  attribute VF7_PM_CAP_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF7_PM_CAP_NEXTPTR : string;
  attribute VF7_PM_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF7_PM_CAP_VER_ID : string;
  attribute VF7_PM_CAP_VER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF7_TPHR_CAP_ENABLE : string;
  attribute VF7_TPHR_CAP_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF7_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF7_TPHR_CAP_INT_VEC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF7_TPHR_CAP_NEXTPTR : string;
  attribute VF7_TPHR_CAP_NEXTPTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF7_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF7_TPHR_CAP_ST_MODE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "3'b000";
  attribute VF7_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF7_TPHR_CAP_ST_TABLE_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "2'b00";
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF7_TPHR_CAP_VER : string;
  attribute VF7_TPHR_CAP_VER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "4'b0001";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "yes";
  attribute en_msi_per_vec_masking : string;
  attribute en_msi_per_vec_masking of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "FALSE";
  attribute gen_x0y0_xdc : integer;
  attribute gen_x0y0_xdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y1_xdc : integer;
  attribute gen_x0y1_xdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1;
  attribute gen_x0y2_xdc : integer;
  attribute gen_x0y2_xdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y3_xdc : integer;
  attribute gen_x0y3_xdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y4_xdc : integer;
  attribute gen_x0y4_xdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y5_xdc : integer;
  attribute gen_x0y5_xdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
  attribute pcie_blk_locn : integer;
  attribute pcie_blk_locn of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 1;
  attribute silicon_revision : string;
  attribute silicon_revision of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is "Production";
  attribute xlnx_ref_board : integer;
  attribute xlnx_ref_board of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top is
  signal \<const0>\ : STD_LOGIC;
  signal TXEQ_DONE : STD_LOGIC;
  signal TXEQ_NEW_COEFF : STD_LOGIC_VECTOR ( 16 downto 4 );
  signal adapt_done : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_1_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_2_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_3_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_4_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_5_n_0 : STD_LOGIC;
  signal \^cfg_ext_read_received\ : STD_LOGIC;
  signal cfg_ext_read_received_d1 : STD_LOGIC;
  signal \^cfg_ltssm_state\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cfg_ltssm_state_reg0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of cfg_ltssm_state_reg0 : signal is std.standard.true;
  signal core_clk : STD_LOGIC;
  signal \^ext_ch_gt_drpclk\ : STD_LOGIC;
  signal \^gt_phystatus\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt_qpll1lock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gt_rxstatus\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^gt_rxvalid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_top_i_n_473 : STD_LOGIC;
  signal gt_top_i_n_474 : STD_LOGIC;
  signal gt_top_i_n_475 : STD_LOGIC;
  signal gt_top_i_n_476 : STD_LOGIC;
  signal gt_top_i_n_477 : STD_LOGIC;
  signal gt_top_i_n_478 : STD_LOGIC;
  signal gt_top_i_n_479 : STD_LOGIC;
  signal gt_top_i_n_480 : STD_LOGIC;
  signal gt_top_i_n_481 : STD_LOGIC;
  signal gt_top_i_n_482 : STD_LOGIC;
  signal gt_top_i_n_483 : STD_LOGIC;
  signal gt_top_i_n_484 : STD_LOGIC;
  signal gt_top_i_n_485 : STD_LOGIC;
  signal gt_top_i_n_498 : STD_LOGIC;
  signal gt_top_i_n_499 : STD_LOGIC;
  signal gt_top_i_n_500 : STD_LOGIC;
  signal gt_top_i_n_501 : STD_LOGIC;
  signal gt_top_i_n_502 : STD_LOGIC;
  signal gt_top_i_n_503 : STD_LOGIC;
  signal \^gt_txelecidle\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lffs_sel : STD_LOGIC;
  signal \ltssm_reg1_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal ltssm_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mcap_clk : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal pcie3_uscale_top_inst_n_104 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_105 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_106 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_107 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_109 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_110 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_111 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_112 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_113 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_114 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_115 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_116 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_117 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_118 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_119 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_120 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_121 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_122 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_123 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_124 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_146 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_147 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_148 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_149 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_150 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_151 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_152 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_153 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_154 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_155 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_156 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_157 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_158 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_159 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_160 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_161 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_162 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_163 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_164 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_165 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_166 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_167 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_168 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_169 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_170 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_171 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_172 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_173 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_174 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_175 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_176 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_177 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_178 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_179 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_180 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_181 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_182 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_183 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_184 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_185 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_186 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_187 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_331 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_64 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_77 : STD_LOGIC;
  signal pcie3_uscale_top_inst_n_78 : STD_LOGIC;
  signal \^phy_rdy_out\ : STD_LOGIC;
  signal \^phy_rst_fsm\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal phy_rxcdrhold : STD_LOGIC;
  signal \^phy_txeq_ctrl\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^phy_txeq_preset\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_clk : STD_LOGIC;
  signal pipe_rx_char_is_k : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal pipe_rx_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx_elec_idle : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx_eqcontrol_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx_eqlplffs_q : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx_eqlptxpreset_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx_eqpreset_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx_polarity : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx_start_block : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx_syncheader : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_tx0_deemph : STD_LOGIC;
  signal pipe_tx0_margin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx0_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_rcvr_det : STD_LOGIC;
  signal pipe_tx0_swing : STD_LOGIC;
  signal pipe_tx_char_is_k : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_tx_compliance : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx_eqdeemph_q : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx_rate_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx_start_block : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx_syncheader : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_txdata : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal read_rcvd_watchDog_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \read_rcvd_watchDog_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[18]_i_2_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[18]_i_3_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_2_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_5_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_6_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_7_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_8_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal store_ltssm : STD_LOGIC;
  attribute MARK_DEBUG of store_ltssm : signal is std.standard.true;
  signal sync_sc_ce : STD_LOGIC;
  signal sync_sc_clr : STD_LOGIC;
  signal txeq_maincursor : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal txeq_postcursor_o : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal txeq_precursor_o : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \^user_clk\ : STD_LOGIC;
  signal user_lnk_up_cdc_o : STD_LOGIC;
  signal user_lnk_up_int : STD_LOGIC;
  signal user_reset_cdc_o : STD_LOGIC;
  signal user_reset_int : STD_LOGIC;
  signal \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_sysclk : label is "PRIMITIVE";
  attribute KEEP : string;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[0]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[1]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[2]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[3]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[4]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[5]\ : label is "yes";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ltssm_reg1_reg[0]_srl2\ : label is "U0/\ltssm_reg1_reg ";
  attribute srl_name : string;
  attribute srl_name of \ltssm_reg1_reg[0]_srl2\ : label is "U0/\ltssm_reg1_reg[0]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[1]_srl2\ : label is "U0/\ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[1]_srl2\ : label is "U0/\ltssm_reg1_reg[1]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[2]_srl2\ : label is "U0/\ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[2]_srl2\ : label is "U0/\ltssm_reg1_reg[2]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[3]_srl2\ : label is "U0/\ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[3]_srl2\ : label is "U0/\ltssm_reg1_reg[3]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[4]_srl2\ : label is "U0/\ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[4]_srl2\ : label is "U0/\ltssm_reg1_reg[4]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[5]_srl2\ : label is "U0/\ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[5]_srl2\ : label is "U0/\ltssm_reg1_reg[5]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[15]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[18]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[19]_i_8\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[9]_i_1\ : label is "soft_lutpair103";
  attribute BOX_TYPE of sync_sys_clk : label is "PRIMITIVE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of user_lnk_up_cdc : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of user_lnk_up_cdc : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of user_lnk_up_cdc : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of user_lnk_up_cdc : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of user_lnk_up_cdc : label is 0;
  attribute VERSION : integer;
  attribute VERSION of user_lnk_up_cdc : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of user_lnk_up_cdc : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of user_lnk_up_cdc : label is "TRUE";
  attribute DEF_VAL of user_reset_cdc : label is "1'b0";
  attribute DEST_SYNC_FF of user_reset_cdc : label is 2;
  attribute INIT_SYNC_FF of user_reset_cdc : label is 0;
  attribute INV_DEF_VAL of user_reset_cdc : label is "1'b1";
  attribute RST_ACTIVE_HIGH of user_reset_cdc : label is 1;
  attribute VERSION of user_reset_cdc : label is 0;
  attribute XPM_CDC of user_reset_cdc : label is "ASYNC_RST";
  attribute XPM_MODULE of user_reset_cdc : label is "TRUE";
begin
  cfg_ext_read_received <= \^cfg_ext_read_received\;
  cfg_ltssm_state(5 downto 0) <= \^cfg_ltssm_state\(5 downto 0);
  common_commands_out(25) <= \<const0>\;
  common_commands_out(24) <= \<const0>\;
  common_commands_out(23) <= \<const0>\;
  common_commands_out(22) <= \<const0>\;
  common_commands_out(21) <= \<const0>\;
  common_commands_out(20) <= \<const0>\;
  common_commands_out(19) <= \<const0>\;
  common_commands_out(18) <= \<const0>\;
  common_commands_out(17) <= \<const0>\;
  common_commands_out(16) <= \<const0>\;
  common_commands_out(15) <= \<const0>\;
  common_commands_out(14) <= \<const0>\;
  common_commands_out(13) <= \<const0>\;
  common_commands_out(12) <= \<const0>\;
  common_commands_out(11) <= \<const0>\;
  common_commands_out(10) <= \<const0>\;
  common_commands_out(9) <= \<const0>\;
  common_commands_out(8) <= \<const0>\;
  common_commands_out(7) <= \<const0>\;
  common_commands_out(6) <= \<const0>\;
  common_commands_out(5) <= \<const0>\;
  common_commands_out(4) <= \<const0>\;
  common_commands_out(3) <= \<const0>\;
  common_commands_out(2) <= \<const0>\;
  common_commands_out(1) <= \<const0>\;
  common_commands_out(0) <= \<const0>\;
  cpllpd_in(3) <= \<const0>\;
  cpllpd_in(2) <= \<const0>\;
  cpllpd_in(1) <= \<const0>\;
  cpllpd_in(0) <= \<const0>\;
  cpllreset_in(3) <= \<const0>\;
  cpllreset_in(2) <= \<const0>\;
  cpllreset_in(1) <= \<const0>\;
  cpllreset_in(0) <= \<const0>\;
  dmonfiforeset_in(3) <= \<const0>\;
  dmonfiforeset_in(2) <= \<const0>\;
  dmonfiforeset_in(1) <= \<const0>\;
  dmonfiforeset_in(0) <= \<const0>\;
  dmonitorclk_in(3) <= \<const0>\;
  dmonitorclk_in(2) <= \<const0>\;
  dmonitorclk_in(1) <= \<const0>\;
  dmonitorclk_in(0) <= \<const0>\;
  drpaddr_in(35) <= \<const0>\;
  drpaddr_in(34) <= \<const0>\;
  drpaddr_in(33) <= \<const0>\;
  drpaddr_in(32) <= \<const0>\;
  drpaddr_in(31) <= \<const0>\;
  drpaddr_in(30) <= \<const0>\;
  drpaddr_in(29) <= \<const0>\;
  drpaddr_in(28) <= \<const0>\;
  drpaddr_in(27) <= \<const0>\;
  drpaddr_in(26) <= \<const0>\;
  drpaddr_in(25) <= \<const0>\;
  drpaddr_in(24) <= \<const0>\;
  drpaddr_in(23) <= \<const0>\;
  drpaddr_in(22) <= \<const0>\;
  drpaddr_in(21) <= \<const0>\;
  drpaddr_in(20) <= \<const0>\;
  drpaddr_in(19) <= \<const0>\;
  drpaddr_in(18) <= \<const0>\;
  drpaddr_in(17) <= \<const0>\;
  drpaddr_in(16) <= \<const0>\;
  drpaddr_in(15) <= \<const0>\;
  drpaddr_in(14) <= \<const0>\;
  drpaddr_in(13) <= \<const0>\;
  drpaddr_in(12) <= \<const0>\;
  drpaddr_in(11) <= \<const0>\;
  drpaddr_in(10) <= \<const0>\;
  drpaddr_in(9) <= \<const0>\;
  drpaddr_in(8) <= \<const0>\;
  drpaddr_in(7) <= \<const0>\;
  drpaddr_in(6) <= \<const0>\;
  drpaddr_in(5) <= \<const0>\;
  drpaddr_in(4) <= \<const0>\;
  drpaddr_in(3) <= \<const0>\;
  drpaddr_in(2) <= \<const0>\;
  drpaddr_in(1) <= \<const0>\;
  drpaddr_in(0) <= \<const0>\;
  drpclk_in(3) <= \<const0>\;
  drpclk_in(2) <= \<const0>\;
  drpclk_in(1) <= \<const0>\;
  drpclk_in(0) <= \<const0>\;
  drpdi_in(63) <= \<const0>\;
  drpdi_in(62) <= \<const0>\;
  drpdi_in(61) <= \<const0>\;
  drpdi_in(60) <= \<const0>\;
  drpdi_in(59) <= \<const0>\;
  drpdi_in(58) <= \<const0>\;
  drpdi_in(57) <= \<const0>\;
  drpdi_in(56) <= \<const0>\;
  drpdi_in(55) <= \<const0>\;
  drpdi_in(54) <= \<const0>\;
  drpdi_in(53) <= \<const0>\;
  drpdi_in(52) <= \<const0>\;
  drpdi_in(51) <= \<const0>\;
  drpdi_in(50) <= \<const0>\;
  drpdi_in(49) <= \<const0>\;
  drpdi_in(48) <= \<const0>\;
  drpdi_in(47) <= \<const0>\;
  drpdi_in(46) <= \<const0>\;
  drpdi_in(45) <= \<const0>\;
  drpdi_in(44) <= \<const0>\;
  drpdi_in(43) <= \<const0>\;
  drpdi_in(42) <= \<const0>\;
  drpdi_in(41) <= \<const0>\;
  drpdi_in(40) <= \<const0>\;
  drpdi_in(39) <= \<const0>\;
  drpdi_in(38) <= \<const0>\;
  drpdi_in(37) <= \<const0>\;
  drpdi_in(36) <= \<const0>\;
  drpdi_in(35) <= \<const0>\;
  drpdi_in(34) <= \<const0>\;
  drpdi_in(33) <= \<const0>\;
  drpdi_in(32) <= \<const0>\;
  drpdi_in(31) <= \<const0>\;
  drpdi_in(30) <= \<const0>\;
  drpdi_in(29) <= \<const0>\;
  drpdi_in(28) <= \<const0>\;
  drpdi_in(27) <= \<const0>\;
  drpdi_in(26) <= \<const0>\;
  drpdi_in(25) <= \<const0>\;
  drpdi_in(24) <= \<const0>\;
  drpdi_in(23) <= \<const0>\;
  drpdi_in(22) <= \<const0>\;
  drpdi_in(21) <= \<const0>\;
  drpdi_in(20) <= \<const0>\;
  drpdi_in(19) <= \<const0>\;
  drpdi_in(18) <= \<const0>\;
  drpdi_in(17) <= \<const0>\;
  drpdi_in(16) <= \<const0>\;
  drpdi_in(15) <= \<const0>\;
  drpdi_in(14) <= \<const0>\;
  drpdi_in(13) <= \<const0>\;
  drpdi_in(12) <= \<const0>\;
  drpdi_in(11) <= \<const0>\;
  drpdi_in(10) <= \<const0>\;
  drpdi_in(9) <= \<const0>\;
  drpdi_in(8) <= \<const0>\;
  drpdi_in(7) <= \<const0>\;
  drpdi_in(6) <= \<const0>\;
  drpdi_in(5) <= \<const0>\;
  drpdi_in(4) <= \<const0>\;
  drpdi_in(3) <= \<const0>\;
  drpdi_in(2) <= \<const0>\;
  drpdi_in(1) <= \<const0>\;
  drpdi_in(0) <= \<const0>\;
  drpen_in(3) <= \<const0>\;
  drpen_in(2) <= \<const0>\;
  drpen_in(1) <= \<const0>\;
  drpen_in(0) <= \<const0>\;
  drpwe_in(3) <= \<const0>\;
  drpwe_in(2) <= \<const0>\;
  drpwe_in(1) <= \<const0>\;
  drpwe_in(0) <= \<const0>\;
  ext_ch_gt_drpclk <= \^ext_ch_gt_drpclk\;
  ext_qpll1pd(0) <= \<const0>\;
  ext_qpll1rate(2) <= \<const0>\;
  ext_qpll1rate(1) <= \<const0>\;
  ext_qpll1rate(0) <= \<const0>\;
  ext_qpll1refclk(0) <= \<const0>\;
  ext_qpll1reset(0) <= \<const0>\;
  eyescanreset_in(3) <= \<const0>\;
  eyescanreset_in(2) <= \<const0>\;
  eyescanreset_in(1) <= \<const0>\;
  eyescanreset_in(0) <= \<const0>\;
  gt_phystatus(3 downto 0) <= \^gt_phystatus\(3 downto 0);
  gt_qpll1lock(0) <= \^gt_qpll1lock\(0);
  gt_rxoutclk(3) <= \<const0>\;
  gt_rxoutclk(2) <= \<const0>\;
  gt_rxoutclk(1) <= \<const0>\;
  gt_rxoutclk(0) <= \<const0>\;
  gt_rxrecclkout(3) <= \<const0>\;
  gt_rxrecclkout(2) <= \<const0>\;
  gt_rxrecclkout(1) <= \<const0>\;
  gt_rxrecclkout(0) <= \<const0>\;
  gt_rxstatus(11 downto 0) <= \^gt_rxstatus\(11 downto 0);
  gt_rxvalid(3 downto 0) <= \^gt_rxvalid\(3 downto 0);
  gt_txelecidle(3 downto 0) <= \^gt_txelecidle\(3 downto 0);
  gthrxn_in(3) <= \<const0>\;
  gthrxn_in(2) <= \<const0>\;
  gthrxn_in(1) <= \<const0>\;
  gthrxn_in(0) <= \<const0>\;
  gthrxp_in(3) <= \<const0>\;
  gthrxp_in(2) <= \<const0>\;
  gthrxp_in(1) <= \<const0>\;
  gthrxp_in(0) <= \<const0>\;
  gtrefclk01_in(0) <= \<const0>\;
  gtrefclk0_in(3) <= \<const0>\;
  gtrefclk0_in(2) <= \<const0>\;
  gtrefclk0_in(1) <= \<const0>\;
  gtrefclk0_in(0) <= \<const0>\;
  gtrxreset_in(3) <= \<const0>\;
  gtrxreset_in(2) <= \<const0>\;
  gtrxreset_in(1) <= \<const0>\;
  gtrxreset_in(0) <= \<const0>\;
  gttxreset_in(3) <= \<const0>\;
  gttxreset_in(2) <= \<const0>\;
  gttxreset_in(1) <= \<const0>\;
  gttxreset_in(0) <= \<const0>\;
  gtwiz_reset_rx_done_in <= \<const0>\;
  gtwiz_reset_tx_done_in <= \<const0>\;
  gtwiz_userclk_rx_active_in <= \<const0>\;
  gtwiz_userclk_tx_active_in <= \<const0>\;
  gtwiz_userclk_tx_reset_in <= \<const0>\;
  int_qpll1lock_out(0) <= \^gt_qpll1lock\(0);
  loopback_in(11) <= \<const0>\;
  loopback_in(10) <= \<const0>\;
  loopback_in(9) <= \<const0>\;
  loopback_in(8) <= \<const0>\;
  loopback_in(7) <= \<const0>\;
  loopback_in(6) <= \<const0>\;
  loopback_in(5) <= \<const0>\;
  loopback_in(4) <= \<const0>\;
  loopback_in(3) <= \<const0>\;
  loopback_in(2) <= \<const0>\;
  loopback_in(1) <= \<const0>\;
  loopback_in(0) <= \<const0>\;
  pcie_perstn0_out <= \<const0>\;
  pcie_perstn1_out <= \<const0>\;
  pcieeqrxeqadaptdone_in(3) <= \<const0>\;
  pcieeqrxeqadaptdone_in(2) <= \<const0>\;
  pcieeqrxeqadaptdone_in(1) <= \<const0>\;
  pcieeqrxeqadaptdone_in(0) <= \<const0>\;
  pcierstidle_in(3) <= \<const0>\;
  pcierstidle_in(2) <= \<const0>\;
  pcierstidle_in(1) <= \<const0>\;
  pcierstidle_in(0) <= \<const0>\;
  pciersttxsyncstart_in(3) <= \<const0>\;
  pciersttxsyncstart_in(2) <= \<const0>\;
  pciersttxsyncstart_in(1) <= \<const0>\;
  pciersttxsyncstart_in(0) <= \<const0>\;
  pcieuserratedone_in(3) <= \<const0>\;
  pcieuserratedone_in(2) <= \<const0>\;
  pcieuserratedone_in(1) <= \<const0>\;
  pcieuserratedone_in(0) <= \<const0>\;
  pcsrsvdin_in(63) <= \<const0>\;
  pcsrsvdin_in(62) <= \<const0>\;
  pcsrsvdin_in(61) <= \<const0>\;
  pcsrsvdin_in(60) <= \<const0>\;
  pcsrsvdin_in(59) <= \<const0>\;
  pcsrsvdin_in(58) <= \<const0>\;
  pcsrsvdin_in(57) <= \<const0>\;
  pcsrsvdin_in(56) <= \<const0>\;
  pcsrsvdin_in(55) <= \<const0>\;
  pcsrsvdin_in(54) <= \<const0>\;
  pcsrsvdin_in(53) <= \<const0>\;
  pcsrsvdin_in(52) <= \<const0>\;
  pcsrsvdin_in(51) <= \<const0>\;
  pcsrsvdin_in(50) <= \<const0>\;
  pcsrsvdin_in(49) <= \<const0>\;
  pcsrsvdin_in(48) <= \<const0>\;
  pcsrsvdin_in(47) <= \<const0>\;
  pcsrsvdin_in(46) <= \<const0>\;
  pcsrsvdin_in(45) <= \<const0>\;
  pcsrsvdin_in(44) <= \<const0>\;
  pcsrsvdin_in(43) <= \<const0>\;
  pcsrsvdin_in(42) <= \<const0>\;
  pcsrsvdin_in(41) <= \<const0>\;
  pcsrsvdin_in(40) <= \<const0>\;
  pcsrsvdin_in(39) <= \<const0>\;
  pcsrsvdin_in(38) <= \<const0>\;
  pcsrsvdin_in(37) <= \<const0>\;
  pcsrsvdin_in(36) <= \<const0>\;
  pcsrsvdin_in(35) <= \<const0>\;
  pcsrsvdin_in(34) <= \<const0>\;
  pcsrsvdin_in(33) <= \<const0>\;
  pcsrsvdin_in(32) <= \<const0>\;
  pcsrsvdin_in(31) <= \<const0>\;
  pcsrsvdin_in(30) <= \<const0>\;
  pcsrsvdin_in(29) <= \<const0>\;
  pcsrsvdin_in(28) <= \<const0>\;
  pcsrsvdin_in(27) <= \<const0>\;
  pcsrsvdin_in(26) <= \<const0>\;
  pcsrsvdin_in(25) <= \<const0>\;
  pcsrsvdin_in(24) <= \<const0>\;
  pcsrsvdin_in(23) <= \<const0>\;
  pcsrsvdin_in(22) <= \<const0>\;
  pcsrsvdin_in(21) <= \<const0>\;
  pcsrsvdin_in(20) <= \<const0>\;
  pcsrsvdin_in(19) <= \<const0>\;
  pcsrsvdin_in(18) <= \<const0>\;
  pcsrsvdin_in(17) <= \<const0>\;
  pcsrsvdin_in(16) <= \<const0>\;
  pcsrsvdin_in(15) <= \<const0>\;
  pcsrsvdin_in(14) <= \<const0>\;
  pcsrsvdin_in(13) <= \<const0>\;
  pcsrsvdin_in(12) <= \<const0>\;
  pcsrsvdin_in(11) <= \<const0>\;
  pcsrsvdin_in(10) <= \<const0>\;
  pcsrsvdin_in(9) <= \<const0>\;
  pcsrsvdin_in(8) <= \<const0>\;
  pcsrsvdin_in(7) <= \<const0>\;
  pcsrsvdin_in(6) <= \<const0>\;
  pcsrsvdin_in(5) <= \<const0>\;
  pcsrsvdin_in(4) <= \<const0>\;
  pcsrsvdin_in(3) <= \<const0>\;
  pcsrsvdin_in(2) <= \<const0>\;
  pcsrsvdin_in(1) <= \<const0>\;
  pcsrsvdin_in(0) <= \<const0>\;
  phy_rdy_out <= \^phy_rdy_out\;
  phy_rst_fsm(3) <= \<const0>\;
  phy_rst_fsm(2 downto 0) <= \^phy_rst_fsm\(2 downto 0);
  phy_rst_idle <= \^phy_rdy_out\;
  phy_txeq_ctrl(7 downto 0) <= \^phy_txeq_ctrl\(7 downto 0);
  phy_txeq_preset(15 downto 0) <= \^phy_txeq_preset\(15 downto 0);
  pipe_tx_0_sigs(83) <= \<const0>\;
  pipe_tx_0_sigs(82) <= \<const0>\;
  pipe_tx_0_sigs(81) <= \<const0>\;
  pipe_tx_0_sigs(80) <= \<const0>\;
  pipe_tx_0_sigs(79) <= \<const0>\;
  pipe_tx_0_sigs(78) <= \<const0>\;
  pipe_tx_0_sigs(77) <= \<const0>\;
  pipe_tx_0_sigs(76) <= \<const0>\;
  pipe_tx_0_sigs(75) <= \<const0>\;
  pipe_tx_0_sigs(74) <= \<const0>\;
  pipe_tx_0_sigs(73) <= \<const0>\;
  pipe_tx_0_sigs(72) <= \<const0>\;
  pipe_tx_0_sigs(71) <= \<const0>\;
  pipe_tx_0_sigs(70) <= \<const0>\;
  pipe_tx_0_sigs(69) <= \<const0>\;
  pipe_tx_0_sigs(68) <= \<const0>\;
  pipe_tx_0_sigs(67) <= \<const0>\;
  pipe_tx_0_sigs(66) <= \<const0>\;
  pipe_tx_0_sigs(65) <= \<const0>\;
  pipe_tx_0_sigs(64) <= \<const0>\;
  pipe_tx_0_sigs(63) <= \<const0>\;
  pipe_tx_0_sigs(62) <= \<const0>\;
  pipe_tx_0_sigs(61) <= \<const0>\;
  pipe_tx_0_sigs(60) <= \<const0>\;
  pipe_tx_0_sigs(59) <= \<const0>\;
  pipe_tx_0_sigs(58) <= \<const0>\;
  pipe_tx_0_sigs(57) <= \<const0>\;
  pipe_tx_0_sigs(56) <= \<const0>\;
  pipe_tx_0_sigs(55) <= \<const0>\;
  pipe_tx_0_sigs(54) <= \<const0>\;
  pipe_tx_0_sigs(53) <= \<const0>\;
  pipe_tx_0_sigs(52) <= \<const0>\;
  pipe_tx_0_sigs(51) <= \<const0>\;
  pipe_tx_0_sigs(50) <= \<const0>\;
  pipe_tx_0_sigs(49) <= \<const0>\;
  pipe_tx_0_sigs(48) <= \<const0>\;
  pipe_tx_0_sigs(47) <= \<const0>\;
  pipe_tx_0_sigs(46) <= \<const0>\;
  pipe_tx_0_sigs(45) <= \<const0>\;
  pipe_tx_0_sigs(44) <= \<const0>\;
  pipe_tx_0_sigs(43) <= \<const0>\;
  pipe_tx_0_sigs(42) <= \<const0>\;
  pipe_tx_0_sigs(41) <= \<const0>\;
  pipe_tx_0_sigs(40) <= \<const0>\;
  pipe_tx_0_sigs(39) <= \<const0>\;
  pipe_tx_0_sigs(38) <= \<const0>\;
  pipe_tx_0_sigs(37) <= \<const0>\;
  pipe_tx_0_sigs(36) <= \<const0>\;
  pipe_tx_0_sigs(35) <= \<const0>\;
  pipe_tx_0_sigs(34) <= \<const0>\;
  pipe_tx_0_sigs(33) <= \<const0>\;
  pipe_tx_0_sigs(32) <= \<const0>\;
  pipe_tx_0_sigs(31) <= \<const0>\;
  pipe_tx_0_sigs(30) <= \<const0>\;
  pipe_tx_0_sigs(29) <= \<const0>\;
  pipe_tx_0_sigs(28) <= \<const0>\;
  pipe_tx_0_sigs(27) <= \<const0>\;
  pipe_tx_0_sigs(26) <= \<const0>\;
  pipe_tx_0_sigs(25) <= \<const0>\;
  pipe_tx_0_sigs(24) <= \<const0>\;
  pipe_tx_0_sigs(23) <= \<const0>\;
  pipe_tx_0_sigs(22) <= \<const0>\;
  pipe_tx_0_sigs(21) <= \<const0>\;
  pipe_tx_0_sigs(20) <= \<const0>\;
  pipe_tx_0_sigs(19) <= \<const0>\;
  pipe_tx_0_sigs(18) <= \<const0>\;
  pipe_tx_0_sigs(17) <= \<const0>\;
  pipe_tx_0_sigs(16) <= \<const0>\;
  pipe_tx_0_sigs(15) <= \<const0>\;
  pipe_tx_0_sigs(14) <= \<const0>\;
  pipe_tx_0_sigs(13) <= \<const0>\;
  pipe_tx_0_sigs(12) <= \<const0>\;
  pipe_tx_0_sigs(11) <= \<const0>\;
  pipe_tx_0_sigs(10) <= \<const0>\;
  pipe_tx_0_sigs(9) <= \<const0>\;
  pipe_tx_0_sigs(8) <= \<const0>\;
  pipe_tx_0_sigs(7) <= \<const0>\;
  pipe_tx_0_sigs(6) <= \<const0>\;
  pipe_tx_0_sigs(5) <= \<const0>\;
  pipe_tx_0_sigs(4) <= \<const0>\;
  pipe_tx_0_sigs(3) <= \<const0>\;
  pipe_tx_0_sigs(2) <= \<const0>\;
  pipe_tx_0_sigs(1) <= \<const0>\;
  pipe_tx_0_sigs(0) <= \<const0>\;
  pipe_tx_1_sigs(83) <= \<const0>\;
  pipe_tx_1_sigs(82) <= \<const0>\;
  pipe_tx_1_sigs(81) <= \<const0>\;
  pipe_tx_1_sigs(80) <= \<const0>\;
  pipe_tx_1_sigs(79) <= \<const0>\;
  pipe_tx_1_sigs(78) <= \<const0>\;
  pipe_tx_1_sigs(77) <= \<const0>\;
  pipe_tx_1_sigs(76) <= \<const0>\;
  pipe_tx_1_sigs(75) <= \<const0>\;
  pipe_tx_1_sigs(74) <= \<const0>\;
  pipe_tx_1_sigs(73) <= \<const0>\;
  pipe_tx_1_sigs(72) <= \<const0>\;
  pipe_tx_1_sigs(71) <= \<const0>\;
  pipe_tx_1_sigs(70) <= \<const0>\;
  pipe_tx_1_sigs(69) <= \<const0>\;
  pipe_tx_1_sigs(68) <= \<const0>\;
  pipe_tx_1_sigs(67) <= \<const0>\;
  pipe_tx_1_sigs(66) <= \<const0>\;
  pipe_tx_1_sigs(65) <= \<const0>\;
  pipe_tx_1_sigs(64) <= \<const0>\;
  pipe_tx_1_sigs(63) <= \<const0>\;
  pipe_tx_1_sigs(62) <= \<const0>\;
  pipe_tx_1_sigs(61) <= \<const0>\;
  pipe_tx_1_sigs(60) <= \<const0>\;
  pipe_tx_1_sigs(59) <= \<const0>\;
  pipe_tx_1_sigs(58) <= \<const0>\;
  pipe_tx_1_sigs(57) <= \<const0>\;
  pipe_tx_1_sigs(56) <= \<const0>\;
  pipe_tx_1_sigs(55) <= \<const0>\;
  pipe_tx_1_sigs(54) <= \<const0>\;
  pipe_tx_1_sigs(53) <= \<const0>\;
  pipe_tx_1_sigs(52) <= \<const0>\;
  pipe_tx_1_sigs(51) <= \<const0>\;
  pipe_tx_1_sigs(50) <= \<const0>\;
  pipe_tx_1_sigs(49) <= \<const0>\;
  pipe_tx_1_sigs(48) <= \<const0>\;
  pipe_tx_1_sigs(47) <= \<const0>\;
  pipe_tx_1_sigs(46) <= \<const0>\;
  pipe_tx_1_sigs(45) <= \<const0>\;
  pipe_tx_1_sigs(44) <= \<const0>\;
  pipe_tx_1_sigs(43) <= \<const0>\;
  pipe_tx_1_sigs(42) <= \<const0>\;
  pipe_tx_1_sigs(41) <= \<const0>\;
  pipe_tx_1_sigs(40) <= \<const0>\;
  pipe_tx_1_sigs(39) <= \<const0>\;
  pipe_tx_1_sigs(38) <= \<const0>\;
  pipe_tx_1_sigs(37) <= \<const0>\;
  pipe_tx_1_sigs(36) <= \<const0>\;
  pipe_tx_1_sigs(35) <= \<const0>\;
  pipe_tx_1_sigs(34) <= \<const0>\;
  pipe_tx_1_sigs(33) <= \<const0>\;
  pipe_tx_1_sigs(32) <= \<const0>\;
  pipe_tx_1_sigs(31) <= \<const0>\;
  pipe_tx_1_sigs(30) <= \<const0>\;
  pipe_tx_1_sigs(29) <= \<const0>\;
  pipe_tx_1_sigs(28) <= \<const0>\;
  pipe_tx_1_sigs(27) <= \<const0>\;
  pipe_tx_1_sigs(26) <= \<const0>\;
  pipe_tx_1_sigs(25) <= \<const0>\;
  pipe_tx_1_sigs(24) <= \<const0>\;
  pipe_tx_1_sigs(23) <= \<const0>\;
  pipe_tx_1_sigs(22) <= \<const0>\;
  pipe_tx_1_sigs(21) <= \<const0>\;
  pipe_tx_1_sigs(20) <= \<const0>\;
  pipe_tx_1_sigs(19) <= \<const0>\;
  pipe_tx_1_sigs(18) <= \<const0>\;
  pipe_tx_1_sigs(17) <= \<const0>\;
  pipe_tx_1_sigs(16) <= \<const0>\;
  pipe_tx_1_sigs(15) <= \<const0>\;
  pipe_tx_1_sigs(14) <= \<const0>\;
  pipe_tx_1_sigs(13) <= \<const0>\;
  pipe_tx_1_sigs(12) <= \<const0>\;
  pipe_tx_1_sigs(11) <= \<const0>\;
  pipe_tx_1_sigs(10) <= \<const0>\;
  pipe_tx_1_sigs(9) <= \<const0>\;
  pipe_tx_1_sigs(8) <= \<const0>\;
  pipe_tx_1_sigs(7) <= \<const0>\;
  pipe_tx_1_sigs(6) <= \<const0>\;
  pipe_tx_1_sigs(5) <= \<const0>\;
  pipe_tx_1_sigs(4) <= \<const0>\;
  pipe_tx_1_sigs(3) <= \<const0>\;
  pipe_tx_1_sigs(2) <= \<const0>\;
  pipe_tx_1_sigs(1) <= \<const0>\;
  pipe_tx_1_sigs(0) <= \<const0>\;
  pipe_tx_2_sigs(83) <= \<const0>\;
  pipe_tx_2_sigs(82) <= \<const0>\;
  pipe_tx_2_sigs(81) <= \<const0>\;
  pipe_tx_2_sigs(80) <= \<const0>\;
  pipe_tx_2_sigs(79) <= \<const0>\;
  pipe_tx_2_sigs(78) <= \<const0>\;
  pipe_tx_2_sigs(77) <= \<const0>\;
  pipe_tx_2_sigs(76) <= \<const0>\;
  pipe_tx_2_sigs(75) <= \<const0>\;
  pipe_tx_2_sigs(74) <= \<const0>\;
  pipe_tx_2_sigs(73) <= \<const0>\;
  pipe_tx_2_sigs(72) <= \<const0>\;
  pipe_tx_2_sigs(71) <= \<const0>\;
  pipe_tx_2_sigs(70) <= \<const0>\;
  pipe_tx_2_sigs(69) <= \<const0>\;
  pipe_tx_2_sigs(68) <= \<const0>\;
  pipe_tx_2_sigs(67) <= \<const0>\;
  pipe_tx_2_sigs(66) <= \<const0>\;
  pipe_tx_2_sigs(65) <= \<const0>\;
  pipe_tx_2_sigs(64) <= \<const0>\;
  pipe_tx_2_sigs(63) <= \<const0>\;
  pipe_tx_2_sigs(62) <= \<const0>\;
  pipe_tx_2_sigs(61) <= \<const0>\;
  pipe_tx_2_sigs(60) <= \<const0>\;
  pipe_tx_2_sigs(59) <= \<const0>\;
  pipe_tx_2_sigs(58) <= \<const0>\;
  pipe_tx_2_sigs(57) <= \<const0>\;
  pipe_tx_2_sigs(56) <= \<const0>\;
  pipe_tx_2_sigs(55) <= \<const0>\;
  pipe_tx_2_sigs(54) <= \<const0>\;
  pipe_tx_2_sigs(53) <= \<const0>\;
  pipe_tx_2_sigs(52) <= \<const0>\;
  pipe_tx_2_sigs(51) <= \<const0>\;
  pipe_tx_2_sigs(50) <= \<const0>\;
  pipe_tx_2_sigs(49) <= \<const0>\;
  pipe_tx_2_sigs(48) <= \<const0>\;
  pipe_tx_2_sigs(47) <= \<const0>\;
  pipe_tx_2_sigs(46) <= \<const0>\;
  pipe_tx_2_sigs(45) <= \<const0>\;
  pipe_tx_2_sigs(44) <= \<const0>\;
  pipe_tx_2_sigs(43) <= \<const0>\;
  pipe_tx_2_sigs(42) <= \<const0>\;
  pipe_tx_2_sigs(41) <= \<const0>\;
  pipe_tx_2_sigs(40) <= \<const0>\;
  pipe_tx_2_sigs(39) <= \<const0>\;
  pipe_tx_2_sigs(38) <= \<const0>\;
  pipe_tx_2_sigs(37) <= \<const0>\;
  pipe_tx_2_sigs(36) <= \<const0>\;
  pipe_tx_2_sigs(35) <= \<const0>\;
  pipe_tx_2_sigs(34) <= \<const0>\;
  pipe_tx_2_sigs(33) <= \<const0>\;
  pipe_tx_2_sigs(32) <= \<const0>\;
  pipe_tx_2_sigs(31) <= \<const0>\;
  pipe_tx_2_sigs(30) <= \<const0>\;
  pipe_tx_2_sigs(29) <= \<const0>\;
  pipe_tx_2_sigs(28) <= \<const0>\;
  pipe_tx_2_sigs(27) <= \<const0>\;
  pipe_tx_2_sigs(26) <= \<const0>\;
  pipe_tx_2_sigs(25) <= \<const0>\;
  pipe_tx_2_sigs(24) <= \<const0>\;
  pipe_tx_2_sigs(23) <= \<const0>\;
  pipe_tx_2_sigs(22) <= \<const0>\;
  pipe_tx_2_sigs(21) <= \<const0>\;
  pipe_tx_2_sigs(20) <= \<const0>\;
  pipe_tx_2_sigs(19) <= \<const0>\;
  pipe_tx_2_sigs(18) <= \<const0>\;
  pipe_tx_2_sigs(17) <= \<const0>\;
  pipe_tx_2_sigs(16) <= \<const0>\;
  pipe_tx_2_sigs(15) <= \<const0>\;
  pipe_tx_2_sigs(14) <= \<const0>\;
  pipe_tx_2_sigs(13) <= \<const0>\;
  pipe_tx_2_sigs(12) <= \<const0>\;
  pipe_tx_2_sigs(11) <= \<const0>\;
  pipe_tx_2_sigs(10) <= \<const0>\;
  pipe_tx_2_sigs(9) <= \<const0>\;
  pipe_tx_2_sigs(8) <= \<const0>\;
  pipe_tx_2_sigs(7) <= \<const0>\;
  pipe_tx_2_sigs(6) <= \<const0>\;
  pipe_tx_2_sigs(5) <= \<const0>\;
  pipe_tx_2_sigs(4) <= \<const0>\;
  pipe_tx_2_sigs(3) <= \<const0>\;
  pipe_tx_2_sigs(2) <= \<const0>\;
  pipe_tx_2_sigs(1) <= \<const0>\;
  pipe_tx_2_sigs(0) <= \<const0>\;
  pipe_tx_3_sigs(83) <= \<const0>\;
  pipe_tx_3_sigs(82) <= \<const0>\;
  pipe_tx_3_sigs(81) <= \<const0>\;
  pipe_tx_3_sigs(80) <= \<const0>\;
  pipe_tx_3_sigs(79) <= \<const0>\;
  pipe_tx_3_sigs(78) <= \<const0>\;
  pipe_tx_3_sigs(77) <= \<const0>\;
  pipe_tx_3_sigs(76) <= \<const0>\;
  pipe_tx_3_sigs(75) <= \<const0>\;
  pipe_tx_3_sigs(74) <= \<const0>\;
  pipe_tx_3_sigs(73) <= \<const0>\;
  pipe_tx_3_sigs(72) <= \<const0>\;
  pipe_tx_3_sigs(71) <= \<const0>\;
  pipe_tx_3_sigs(70) <= \<const0>\;
  pipe_tx_3_sigs(69) <= \<const0>\;
  pipe_tx_3_sigs(68) <= \<const0>\;
  pipe_tx_3_sigs(67) <= \<const0>\;
  pipe_tx_3_sigs(66) <= \<const0>\;
  pipe_tx_3_sigs(65) <= \<const0>\;
  pipe_tx_3_sigs(64) <= \<const0>\;
  pipe_tx_3_sigs(63) <= \<const0>\;
  pipe_tx_3_sigs(62) <= \<const0>\;
  pipe_tx_3_sigs(61) <= \<const0>\;
  pipe_tx_3_sigs(60) <= \<const0>\;
  pipe_tx_3_sigs(59) <= \<const0>\;
  pipe_tx_3_sigs(58) <= \<const0>\;
  pipe_tx_3_sigs(57) <= \<const0>\;
  pipe_tx_3_sigs(56) <= \<const0>\;
  pipe_tx_3_sigs(55) <= \<const0>\;
  pipe_tx_3_sigs(54) <= \<const0>\;
  pipe_tx_3_sigs(53) <= \<const0>\;
  pipe_tx_3_sigs(52) <= \<const0>\;
  pipe_tx_3_sigs(51) <= \<const0>\;
  pipe_tx_3_sigs(50) <= \<const0>\;
  pipe_tx_3_sigs(49) <= \<const0>\;
  pipe_tx_3_sigs(48) <= \<const0>\;
  pipe_tx_3_sigs(47) <= \<const0>\;
  pipe_tx_3_sigs(46) <= \<const0>\;
  pipe_tx_3_sigs(45) <= \<const0>\;
  pipe_tx_3_sigs(44) <= \<const0>\;
  pipe_tx_3_sigs(43) <= \<const0>\;
  pipe_tx_3_sigs(42) <= \<const0>\;
  pipe_tx_3_sigs(41) <= \<const0>\;
  pipe_tx_3_sigs(40) <= \<const0>\;
  pipe_tx_3_sigs(39) <= \<const0>\;
  pipe_tx_3_sigs(38) <= \<const0>\;
  pipe_tx_3_sigs(37) <= \<const0>\;
  pipe_tx_3_sigs(36) <= \<const0>\;
  pipe_tx_3_sigs(35) <= \<const0>\;
  pipe_tx_3_sigs(34) <= \<const0>\;
  pipe_tx_3_sigs(33) <= \<const0>\;
  pipe_tx_3_sigs(32) <= \<const0>\;
  pipe_tx_3_sigs(31) <= \<const0>\;
  pipe_tx_3_sigs(30) <= \<const0>\;
  pipe_tx_3_sigs(29) <= \<const0>\;
  pipe_tx_3_sigs(28) <= \<const0>\;
  pipe_tx_3_sigs(27) <= \<const0>\;
  pipe_tx_3_sigs(26) <= \<const0>\;
  pipe_tx_3_sigs(25) <= \<const0>\;
  pipe_tx_3_sigs(24) <= \<const0>\;
  pipe_tx_3_sigs(23) <= \<const0>\;
  pipe_tx_3_sigs(22) <= \<const0>\;
  pipe_tx_3_sigs(21) <= \<const0>\;
  pipe_tx_3_sigs(20) <= \<const0>\;
  pipe_tx_3_sigs(19) <= \<const0>\;
  pipe_tx_3_sigs(18) <= \<const0>\;
  pipe_tx_3_sigs(17) <= \<const0>\;
  pipe_tx_3_sigs(16) <= \<const0>\;
  pipe_tx_3_sigs(15) <= \<const0>\;
  pipe_tx_3_sigs(14) <= \<const0>\;
  pipe_tx_3_sigs(13) <= \<const0>\;
  pipe_tx_3_sigs(12) <= \<const0>\;
  pipe_tx_3_sigs(11) <= \<const0>\;
  pipe_tx_3_sigs(10) <= \<const0>\;
  pipe_tx_3_sigs(9) <= \<const0>\;
  pipe_tx_3_sigs(8) <= \<const0>\;
  pipe_tx_3_sigs(7) <= \<const0>\;
  pipe_tx_3_sigs(6) <= \<const0>\;
  pipe_tx_3_sigs(5) <= \<const0>\;
  pipe_tx_3_sigs(4) <= \<const0>\;
  pipe_tx_3_sigs(3) <= \<const0>\;
  pipe_tx_3_sigs(2) <= \<const0>\;
  pipe_tx_3_sigs(1) <= \<const0>\;
  pipe_tx_3_sigs(0) <= \<const0>\;
  pipe_tx_4_sigs(83) <= \<const0>\;
  pipe_tx_4_sigs(82) <= \<const0>\;
  pipe_tx_4_sigs(81) <= \<const0>\;
  pipe_tx_4_sigs(80) <= \<const0>\;
  pipe_tx_4_sigs(79) <= \<const0>\;
  pipe_tx_4_sigs(78) <= \<const0>\;
  pipe_tx_4_sigs(77) <= \<const0>\;
  pipe_tx_4_sigs(76) <= \<const0>\;
  pipe_tx_4_sigs(75) <= \<const0>\;
  pipe_tx_4_sigs(74) <= \<const0>\;
  pipe_tx_4_sigs(73) <= \<const0>\;
  pipe_tx_4_sigs(72) <= \<const0>\;
  pipe_tx_4_sigs(71) <= \<const0>\;
  pipe_tx_4_sigs(70) <= \<const0>\;
  pipe_tx_4_sigs(69) <= \<const0>\;
  pipe_tx_4_sigs(68) <= \<const0>\;
  pipe_tx_4_sigs(67) <= \<const0>\;
  pipe_tx_4_sigs(66) <= \<const0>\;
  pipe_tx_4_sigs(65) <= \<const0>\;
  pipe_tx_4_sigs(64) <= \<const0>\;
  pipe_tx_4_sigs(63) <= \<const0>\;
  pipe_tx_4_sigs(62) <= \<const0>\;
  pipe_tx_4_sigs(61) <= \<const0>\;
  pipe_tx_4_sigs(60) <= \<const0>\;
  pipe_tx_4_sigs(59) <= \<const0>\;
  pipe_tx_4_sigs(58) <= \<const0>\;
  pipe_tx_4_sigs(57) <= \<const0>\;
  pipe_tx_4_sigs(56) <= \<const0>\;
  pipe_tx_4_sigs(55) <= \<const0>\;
  pipe_tx_4_sigs(54) <= \<const0>\;
  pipe_tx_4_sigs(53) <= \<const0>\;
  pipe_tx_4_sigs(52) <= \<const0>\;
  pipe_tx_4_sigs(51) <= \<const0>\;
  pipe_tx_4_sigs(50) <= \<const0>\;
  pipe_tx_4_sigs(49) <= \<const0>\;
  pipe_tx_4_sigs(48) <= \<const0>\;
  pipe_tx_4_sigs(47) <= \<const0>\;
  pipe_tx_4_sigs(46) <= \<const0>\;
  pipe_tx_4_sigs(45) <= \<const0>\;
  pipe_tx_4_sigs(44) <= \<const0>\;
  pipe_tx_4_sigs(43) <= \<const0>\;
  pipe_tx_4_sigs(42) <= \<const0>\;
  pipe_tx_4_sigs(41) <= \<const0>\;
  pipe_tx_4_sigs(40) <= \<const0>\;
  pipe_tx_4_sigs(39) <= \<const0>\;
  pipe_tx_4_sigs(38) <= \<const0>\;
  pipe_tx_4_sigs(37) <= \<const0>\;
  pipe_tx_4_sigs(36) <= \<const0>\;
  pipe_tx_4_sigs(35) <= \<const0>\;
  pipe_tx_4_sigs(34) <= \<const0>\;
  pipe_tx_4_sigs(33) <= \<const0>\;
  pipe_tx_4_sigs(32) <= \<const0>\;
  pipe_tx_4_sigs(31) <= \<const0>\;
  pipe_tx_4_sigs(30) <= \<const0>\;
  pipe_tx_4_sigs(29) <= \<const0>\;
  pipe_tx_4_sigs(28) <= \<const0>\;
  pipe_tx_4_sigs(27) <= \<const0>\;
  pipe_tx_4_sigs(26) <= \<const0>\;
  pipe_tx_4_sigs(25) <= \<const0>\;
  pipe_tx_4_sigs(24) <= \<const0>\;
  pipe_tx_4_sigs(23) <= \<const0>\;
  pipe_tx_4_sigs(22) <= \<const0>\;
  pipe_tx_4_sigs(21) <= \<const0>\;
  pipe_tx_4_sigs(20) <= \<const0>\;
  pipe_tx_4_sigs(19) <= \<const0>\;
  pipe_tx_4_sigs(18) <= \<const0>\;
  pipe_tx_4_sigs(17) <= \<const0>\;
  pipe_tx_4_sigs(16) <= \<const0>\;
  pipe_tx_4_sigs(15) <= \<const0>\;
  pipe_tx_4_sigs(14) <= \<const0>\;
  pipe_tx_4_sigs(13) <= \<const0>\;
  pipe_tx_4_sigs(12) <= \<const0>\;
  pipe_tx_4_sigs(11) <= \<const0>\;
  pipe_tx_4_sigs(10) <= \<const0>\;
  pipe_tx_4_sigs(9) <= \<const0>\;
  pipe_tx_4_sigs(8) <= \<const0>\;
  pipe_tx_4_sigs(7) <= \<const0>\;
  pipe_tx_4_sigs(6) <= \<const0>\;
  pipe_tx_4_sigs(5) <= \<const0>\;
  pipe_tx_4_sigs(4) <= \<const0>\;
  pipe_tx_4_sigs(3) <= \<const0>\;
  pipe_tx_4_sigs(2) <= \<const0>\;
  pipe_tx_4_sigs(1) <= \<const0>\;
  pipe_tx_4_sigs(0) <= \<const0>\;
  pipe_tx_5_sigs(83) <= \<const0>\;
  pipe_tx_5_sigs(82) <= \<const0>\;
  pipe_tx_5_sigs(81) <= \<const0>\;
  pipe_tx_5_sigs(80) <= \<const0>\;
  pipe_tx_5_sigs(79) <= \<const0>\;
  pipe_tx_5_sigs(78) <= \<const0>\;
  pipe_tx_5_sigs(77) <= \<const0>\;
  pipe_tx_5_sigs(76) <= \<const0>\;
  pipe_tx_5_sigs(75) <= \<const0>\;
  pipe_tx_5_sigs(74) <= \<const0>\;
  pipe_tx_5_sigs(73) <= \<const0>\;
  pipe_tx_5_sigs(72) <= \<const0>\;
  pipe_tx_5_sigs(71) <= \<const0>\;
  pipe_tx_5_sigs(70) <= \<const0>\;
  pipe_tx_5_sigs(69) <= \<const0>\;
  pipe_tx_5_sigs(68) <= \<const0>\;
  pipe_tx_5_sigs(67) <= \<const0>\;
  pipe_tx_5_sigs(66) <= \<const0>\;
  pipe_tx_5_sigs(65) <= \<const0>\;
  pipe_tx_5_sigs(64) <= \<const0>\;
  pipe_tx_5_sigs(63) <= \<const0>\;
  pipe_tx_5_sigs(62) <= \<const0>\;
  pipe_tx_5_sigs(61) <= \<const0>\;
  pipe_tx_5_sigs(60) <= \<const0>\;
  pipe_tx_5_sigs(59) <= \<const0>\;
  pipe_tx_5_sigs(58) <= \<const0>\;
  pipe_tx_5_sigs(57) <= \<const0>\;
  pipe_tx_5_sigs(56) <= \<const0>\;
  pipe_tx_5_sigs(55) <= \<const0>\;
  pipe_tx_5_sigs(54) <= \<const0>\;
  pipe_tx_5_sigs(53) <= \<const0>\;
  pipe_tx_5_sigs(52) <= \<const0>\;
  pipe_tx_5_sigs(51) <= \<const0>\;
  pipe_tx_5_sigs(50) <= \<const0>\;
  pipe_tx_5_sigs(49) <= \<const0>\;
  pipe_tx_5_sigs(48) <= \<const0>\;
  pipe_tx_5_sigs(47) <= \<const0>\;
  pipe_tx_5_sigs(46) <= \<const0>\;
  pipe_tx_5_sigs(45) <= \<const0>\;
  pipe_tx_5_sigs(44) <= \<const0>\;
  pipe_tx_5_sigs(43) <= \<const0>\;
  pipe_tx_5_sigs(42) <= \<const0>\;
  pipe_tx_5_sigs(41) <= \<const0>\;
  pipe_tx_5_sigs(40) <= \<const0>\;
  pipe_tx_5_sigs(39) <= \<const0>\;
  pipe_tx_5_sigs(38) <= \<const0>\;
  pipe_tx_5_sigs(37) <= \<const0>\;
  pipe_tx_5_sigs(36) <= \<const0>\;
  pipe_tx_5_sigs(35) <= \<const0>\;
  pipe_tx_5_sigs(34) <= \<const0>\;
  pipe_tx_5_sigs(33) <= \<const0>\;
  pipe_tx_5_sigs(32) <= \<const0>\;
  pipe_tx_5_sigs(31) <= \<const0>\;
  pipe_tx_5_sigs(30) <= \<const0>\;
  pipe_tx_5_sigs(29) <= \<const0>\;
  pipe_tx_5_sigs(28) <= \<const0>\;
  pipe_tx_5_sigs(27) <= \<const0>\;
  pipe_tx_5_sigs(26) <= \<const0>\;
  pipe_tx_5_sigs(25) <= \<const0>\;
  pipe_tx_5_sigs(24) <= \<const0>\;
  pipe_tx_5_sigs(23) <= \<const0>\;
  pipe_tx_5_sigs(22) <= \<const0>\;
  pipe_tx_5_sigs(21) <= \<const0>\;
  pipe_tx_5_sigs(20) <= \<const0>\;
  pipe_tx_5_sigs(19) <= \<const0>\;
  pipe_tx_5_sigs(18) <= \<const0>\;
  pipe_tx_5_sigs(17) <= \<const0>\;
  pipe_tx_5_sigs(16) <= \<const0>\;
  pipe_tx_5_sigs(15) <= \<const0>\;
  pipe_tx_5_sigs(14) <= \<const0>\;
  pipe_tx_5_sigs(13) <= \<const0>\;
  pipe_tx_5_sigs(12) <= \<const0>\;
  pipe_tx_5_sigs(11) <= \<const0>\;
  pipe_tx_5_sigs(10) <= \<const0>\;
  pipe_tx_5_sigs(9) <= \<const0>\;
  pipe_tx_5_sigs(8) <= \<const0>\;
  pipe_tx_5_sigs(7) <= \<const0>\;
  pipe_tx_5_sigs(6) <= \<const0>\;
  pipe_tx_5_sigs(5) <= \<const0>\;
  pipe_tx_5_sigs(4) <= \<const0>\;
  pipe_tx_5_sigs(3) <= \<const0>\;
  pipe_tx_5_sigs(2) <= \<const0>\;
  pipe_tx_5_sigs(1) <= \<const0>\;
  pipe_tx_5_sigs(0) <= \<const0>\;
  pipe_tx_6_sigs(83) <= \<const0>\;
  pipe_tx_6_sigs(82) <= \<const0>\;
  pipe_tx_6_sigs(81) <= \<const0>\;
  pipe_tx_6_sigs(80) <= \<const0>\;
  pipe_tx_6_sigs(79) <= \<const0>\;
  pipe_tx_6_sigs(78) <= \<const0>\;
  pipe_tx_6_sigs(77) <= \<const0>\;
  pipe_tx_6_sigs(76) <= \<const0>\;
  pipe_tx_6_sigs(75) <= \<const0>\;
  pipe_tx_6_sigs(74) <= \<const0>\;
  pipe_tx_6_sigs(73) <= \<const0>\;
  pipe_tx_6_sigs(72) <= \<const0>\;
  pipe_tx_6_sigs(71) <= \<const0>\;
  pipe_tx_6_sigs(70) <= \<const0>\;
  pipe_tx_6_sigs(69) <= \<const0>\;
  pipe_tx_6_sigs(68) <= \<const0>\;
  pipe_tx_6_sigs(67) <= \<const0>\;
  pipe_tx_6_sigs(66) <= \<const0>\;
  pipe_tx_6_sigs(65) <= \<const0>\;
  pipe_tx_6_sigs(64) <= \<const0>\;
  pipe_tx_6_sigs(63) <= \<const0>\;
  pipe_tx_6_sigs(62) <= \<const0>\;
  pipe_tx_6_sigs(61) <= \<const0>\;
  pipe_tx_6_sigs(60) <= \<const0>\;
  pipe_tx_6_sigs(59) <= \<const0>\;
  pipe_tx_6_sigs(58) <= \<const0>\;
  pipe_tx_6_sigs(57) <= \<const0>\;
  pipe_tx_6_sigs(56) <= \<const0>\;
  pipe_tx_6_sigs(55) <= \<const0>\;
  pipe_tx_6_sigs(54) <= \<const0>\;
  pipe_tx_6_sigs(53) <= \<const0>\;
  pipe_tx_6_sigs(52) <= \<const0>\;
  pipe_tx_6_sigs(51) <= \<const0>\;
  pipe_tx_6_sigs(50) <= \<const0>\;
  pipe_tx_6_sigs(49) <= \<const0>\;
  pipe_tx_6_sigs(48) <= \<const0>\;
  pipe_tx_6_sigs(47) <= \<const0>\;
  pipe_tx_6_sigs(46) <= \<const0>\;
  pipe_tx_6_sigs(45) <= \<const0>\;
  pipe_tx_6_sigs(44) <= \<const0>\;
  pipe_tx_6_sigs(43) <= \<const0>\;
  pipe_tx_6_sigs(42) <= \<const0>\;
  pipe_tx_6_sigs(41) <= \<const0>\;
  pipe_tx_6_sigs(40) <= \<const0>\;
  pipe_tx_6_sigs(39) <= \<const0>\;
  pipe_tx_6_sigs(38) <= \<const0>\;
  pipe_tx_6_sigs(37) <= \<const0>\;
  pipe_tx_6_sigs(36) <= \<const0>\;
  pipe_tx_6_sigs(35) <= \<const0>\;
  pipe_tx_6_sigs(34) <= \<const0>\;
  pipe_tx_6_sigs(33) <= \<const0>\;
  pipe_tx_6_sigs(32) <= \<const0>\;
  pipe_tx_6_sigs(31) <= \<const0>\;
  pipe_tx_6_sigs(30) <= \<const0>\;
  pipe_tx_6_sigs(29) <= \<const0>\;
  pipe_tx_6_sigs(28) <= \<const0>\;
  pipe_tx_6_sigs(27) <= \<const0>\;
  pipe_tx_6_sigs(26) <= \<const0>\;
  pipe_tx_6_sigs(25) <= \<const0>\;
  pipe_tx_6_sigs(24) <= \<const0>\;
  pipe_tx_6_sigs(23) <= \<const0>\;
  pipe_tx_6_sigs(22) <= \<const0>\;
  pipe_tx_6_sigs(21) <= \<const0>\;
  pipe_tx_6_sigs(20) <= \<const0>\;
  pipe_tx_6_sigs(19) <= \<const0>\;
  pipe_tx_6_sigs(18) <= \<const0>\;
  pipe_tx_6_sigs(17) <= \<const0>\;
  pipe_tx_6_sigs(16) <= \<const0>\;
  pipe_tx_6_sigs(15) <= \<const0>\;
  pipe_tx_6_sigs(14) <= \<const0>\;
  pipe_tx_6_sigs(13) <= \<const0>\;
  pipe_tx_6_sigs(12) <= \<const0>\;
  pipe_tx_6_sigs(11) <= \<const0>\;
  pipe_tx_6_sigs(10) <= \<const0>\;
  pipe_tx_6_sigs(9) <= \<const0>\;
  pipe_tx_6_sigs(8) <= \<const0>\;
  pipe_tx_6_sigs(7) <= \<const0>\;
  pipe_tx_6_sigs(6) <= \<const0>\;
  pipe_tx_6_sigs(5) <= \<const0>\;
  pipe_tx_6_sigs(4) <= \<const0>\;
  pipe_tx_6_sigs(3) <= \<const0>\;
  pipe_tx_6_sigs(2) <= \<const0>\;
  pipe_tx_6_sigs(1) <= \<const0>\;
  pipe_tx_6_sigs(0) <= \<const0>\;
  pipe_tx_7_sigs(83) <= \<const0>\;
  pipe_tx_7_sigs(82) <= \<const0>\;
  pipe_tx_7_sigs(81) <= \<const0>\;
  pipe_tx_7_sigs(80) <= \<const0>\;
  pipe_tx_7_sigs(79) <= \<const0>\;
  pipe_tx_7_sigs(78) <= \<const0>\;
  pipe_tx_7_sigs(77) <= \<const0>\;
  pipe_tx_7_sigs(76) <= \<const0>\;
  pipe_tx_7_sigs(75) <= \<const0>\;
  pipe_tx_7_sigs(74) <= \<const0>\;
  pipe_tx_7_sigs(73) <= \<const0>\;
  pipe_tx_7_sigs(72) <= \<const0>\;
  pipe_tx_7_sigs(71) <= \<const0>\;
  pipe_tx_7_sigs(70) <= \<const0>\;
  pipe_tx_7_sigs(69) <= \<const0>\;
  pipe_tx_7_sigs(68) <= \<const0>\;
  pipe_tx_7_sigs(67) <= \<const0>\;
  pipe_tx_7_sigs(66) <= \<const0>\;
  pipe_tx_7_sigs(65) <= \<const0>\;
  pipe_tx_7_sigs(64) <= \<const0>\;
  pipe_tx_7_sigs(63) <= \<const0>\;
  pipe_tx_7_sigs(62) <= \<const0>\;
  pipe_tx_7_sigs(61) <= \<const0>\;
  pipe_tx_7_sigs(60) <= \<const0>\;
  pipe_tx_7_sigs(59) <= \<const0>\;
  pipe_tx_7_sigs(58) <= \<const0>\;
  pipe_tx_7_sigs(57) <= \<const0>\;
  pipe_tx_7_sigs(56) <= \<const0>\;
  pipe_tx_7_sigs(55) <= \<const0>\;
  pipe_tx_7_sigs(54) <= \<const0>\;
  pipe_tx_7_sigs(53) <= \<const0>\;
  pipe_tx_7_sigs(52) <= \<const0>\;
  pipe_tx_7_sigs(51) <= \<const0>\;
  pipe_tx_7_sigs(50) <= \<const0>\;
  pipe_tx_7_sigs(49) <= \<const0>\;
  pipe_tx_7_sigs(48) <= \<const0>\;
  pipe_tx_7_sigs(47) <= \<const0>\;
  pipe_tx_7_sigs(46) <= \<const0>\;
  pipe_tx_7_sigs(45) <= \<const0>\;
  pipe_tx_7_sigs(44) <= \<const0>\;
  pipe_tx_7_sigs(43) <= \<const0>\;
  pipe_tx_7_sigs(42) <= \<const0>\;
  pipe_tx_7_sigs(41) <= \<const0>\;
  pipe_tx_7_sigs(40) <= \<const0>\;
  pipe_tx_7_sigs(39) <= \<const0>\;
  pipe_tx_7_sigs(38) <= \<const0>\;
  pipe_tx_7_sigs(37) <= \<const0>\;
  pipe_tx_7_sigs(36) <= \<const0>\;
  pipe_tx_7_sigs(35) <= \<const0>\;
  pipe_tx_7_sigs(34) <= \<const0>\;
  pipe_tx_7_sigs(33) <= \<const0>\;
  pipe_tx_7_sigs(32) <= \<const0>\;
  pipe_tx_7_sigs(31) <= \<const0>\;
  pipe_tx_7_sigs(30) <= \<const0>\;
  pipe_tx_7_sigs(29) <= \<const0>\;
  pipe_tx_7_sigs(28) <= \<const0>\;
  pipe_tx_7_sigs(27) <= \<const0>\;
  pipe_tx_7_sigs(26) <= \<const0>\;
  pipe_tx_7_sigs(25) <= \<const0>\;
  pipe_tx_7_sigs(24) <= \<const0>\;
  pipe_tx_7_sigs(23) <= \<const0>\;
  pipe_tx_7_sigs(22) <= \<const0>\;
  pipe_tx_7_sigs(21) <= \<const0>\;
  pipe_tx_7_sigs(20) <= \<const0>\;
  pipe_tx_7_sigs(19) <= \<const0>\;
  pipe_tx_7_sigs(18) <= \<const0>\;
  pipe_tx_7_sigs(17) <= \<const0>\;
  pipe_tx_7_sigs(16) <= \<const0>\;
  pipe_tx_7_sigs(15) <= \<const0>\;
  pipe_tx_7_sigs(14) <= \<const0>\;
  pipe_tx_7_sigs(13) <= \<const0>\;
  pipe_tx_7_sigs(12) <= \<const0>\;
  pipe_tx_7_sigs(11) <= \<const0>\;
  pipe_tx_7_sigs(10) <= \<const0>\;
  pipe_tx_7_sigs(9) <= \<const0>\;
  pipe_tx_7_sigs(8) <= \<const0>\;
  pipe_tx_7_sigs(7) <= \<const0>\;
  pipe_tx_7_sigs(6) <= \<const0>\;
  pipe_tx_7_sigs(5) <= \<const0>\;
  pipe_tx_7_sigs(4) <= \<const0>\;
  pipe_tx_7_sigs(3) <= \<const0>\;
  pipe_tx_7_sigs(2) <= \<const0>\;
  pipe_tx_7_sigs(1) <= \<const0>\;
  pipe_tx_7_sigs(0) <= \<const0>\;
  qpll0clk_in(3) <= \<const0>\;
  qpll0clk_in(2) <= \<const0>\;
  qpll0clk_in(1) <= \<const0>\;
  qpll0clk_in(0) <= \<const0>\;
  qpll0refclk_in(3) <= \<const0>\;
  qpll0refclk_in(2) <= \<const0>\;
  qpll0refclk_in(1) <= \<const0>\;
  qpll0refclk_in(0) <= \<const0>\;
  qpll1clk_in(3) <= \<const0>\;
  qpll1clk_in(2) <= \<const0>\;
  qpll1clk_in(1) <= \<const0>\;
  qpll1clk_in(0) <= \<const0>\;
  qpll1pd_in(0) <= \<const0>\;
  qpll1refclk_in(3) <= \<const0>\;
  qpll1refclk_in(2) <= \<const0>\;
  qpll1refclk_in(1) <= \<const0>\;
  qpll1refclk_in(0) <= \<const0>\;
  qpll1reset_in(0) <= \<const0>\;
  qpllrsvd2_in(4) <= \<const0>\;
  qpllrsvd2_in(3) <= \<const0>\;
  qpllrsvd2_in(2) <= \<const0>\;
  qpllrsvd2_in(1) <= \<const0>\;
  qpllrsvd2_in(0) <= \<const0>\;
  qpllrsvd3_in(4) <= \<const0>\;
  qpllrsvd3_in(3) <= \<const0>\;
  qpllrsvd3_in(2) <= \<const0>\;
  qpllrsvd3_in(1) <= \<const0>\;
  qpllrsvd3_in(0) <= \<const0>\;
  rx8b10ben_in(3) <= \<const0>\;
  rx8b10ben_in(2) <= \<const0>\;
  rx8b10ben_in(1) <= \<const0>\;
  rx8b10ben_in(0) <= \<const0>\;
  rxbufreset_in(3) <= \<const0>\;
  rxbufreset_in(2) <= \<const0>\;
  rxbufreset_in(1) <= \<const0>\;
  rxbufreset_in(0) <= \<const0>\;
  rxcdrhold_in(3) <= \<const0>\;
  rxcdrhold_in(2) <= \<const0>\;
  rxcdrhold_in(1) <= \<const0>\;
  rxcdrhold_in(0) <= \<const0>\;
  rxcommadeten_in(3) <= \<const0>\;
  rxcommadeten_in(2) <= \<const0>\;
  rxcommadeten_in(1) <= \<const0>\;
  rxcommadeten_in(0) <= \<const0>\;
  rxdfeagchold_in(3) <= \<const0>\;
  rxdfeagchold_in(2) <= \<const0>\;
  rxdfeagchold_in(1) <= \<const0>\;
  rxdfeagchold_in(0) <= \<const0>\;
  rxdfecfokhold_in(3) <= \<const0>\;
  rxdfecfokhold_in(2) <= \<const0>\;
  rxdfecfokhold_in(1) <= \<const0>\;
  rxdfecfokhold_in(0) <= \<const0>\;
  rxdfekhhold_in(3) <= \<const0>\;
  rxdfekhhold_in(2) <= \<const0>\;
  rxdfekhhold_in(1) <= \<const0>\;
  rxdfekhhold_in(0) <= \<const0>\;
  rxdfelfhold_in(3) <= \<const0>\;
  rxdfelfhold_in(2) <= \<const0>\;
  rxdfelfhold_in(1) <= \<const0>\;
  rxdfelfhold_in(0) <= \<const0>\;
  rxdfetap10hold_in(3) <= \<const0>\;
  rxdfetap10hold_in(2) <= \<const0>\;
  rxdfetap10hold_in(1) <= \<const0>\;
  rxdfetap10hold_in(0) <= \<const0>\;
  rxdfetap11hold_in(3) <= \<const0>\;
  rxdfetap11hold_in(2) <= \<const0>\;
  rxdfetap11hold_in(1) <= \<const0>\;
  rxdfetap11hold_in(0) <= \<const0>\;
  rxdfetap12hold_in(3) <= \<const0>\;
  rxdfetap12hold_in(2) <= \<const0>\;
  rxdfetap12hold_in(1) <= \<const0>\;
  rxdfetap12hold_in(0) <= \<const0>\;
  rxdfetap13hold_in(3) <= \<const0>\;
  rxdfetap13hold_in(2) <= \<const0>\;
  rxdfetap13hold_in(1) <= \<const0>\;
  rxdfetap13hold_in(0) <= \<const0>\;
  rxdfetap14hold_in(3) <= \<const0>\;
  rxdfetap14hold_in(2) <= \<const0>\;
  rxdfetap14hold_in(1) <= \<const0>\;
  rxdfetap14hold_in(0) <= \<const0>\;
  rxdfetap15hold_in(3) <= \<const0>\;
  rxdfetap15hold_in(2) <= \<const0>\;
  rxdfetap15hold_in(1) <= \<const0>\;
  rxdfetap15hold_in(0) <= \<const0>\;
  rxdfetap2hold_in(3) <= \<const0>\;
  rxdfetap2hold_in(2) <= \<const0>\;
  rxdfetap2hold_in(1) <= \<const0>\;
  rxdfetap2hold_in(0) <= \<const0>\;
  rxdfetap3hold_in(3) <= \<const0>\;
  rxdfetap3hold_in(2) <= \<const0>\;
  rxdfetap3hold_in(1) <= \<const0>\;
  rxdfetap3hold_in(0) <= \<const0>\;
  rxdfetap4hold_in(3) <= \<const0>\;
  rxdfetap4hold_in(2) <= \<const0>\;
  rxdfetap4hold_in(1) <= \<const0>\;
  rxdfetap4hold_in(0) <= \<const0>\;
  rxdfetap5hold_in(3) <= \<const0>\;
  rxdfetap5hold_in(2) <= \<const0>\;
  rxdfetap5hold_in(1) <= \<const0>\;
  rxdfetap5hold_in(0) <= \<const0>\;
  rxdfetap6hold_in(3) <= \<const0>\;
  rxdfetap6hold_in(2) <= \<const0>\;
  rxdfetap6hold_in(1) <= \<const0>\;
  rxdfetap6hold_in(0) <= \<const0>\;
  rxdfetap7hold_in(3) <= \<const0>\;
  rxdfetap7hold_in(2) <= \<const0>\;
  rxdfetap7hold_in(1) <= \<const0>\;
  rxdfetap7hold_in(0) <= \<const0>\;
  rxdfetap8hold_in(3) <= \<const0>\;
  rxdfetap8hold_in(2) <= \<const0>\;
  rxdfetap8hold_in(1) <= \<const0>\;
  rxdfetap8hold_in(0) <= \<const0>\;
  rxdfetap9hold_in(3) <= \<const0>\;
  rxdfetap9hold_in(2) <= \<const0>\;
  rxdfetap9hold_in(1) <= \<const0>\;
  rxdfetap9hold_in(0) <= \<const0>\;
  rxdfeuthold_in(3) <= \<const0>\;
  rxdfeuthold_in(2) <= \<const0>\;
  rxdfeuthold_in(1) <= \<const0>\;
  rxdfeuthold_in(0) <= \<const0>\;
  rxdfevphold_in(3) <= \<const0>\;
  rxdfevphold_in(2) <= \<const0>\;
  rxdfevphold_in(1) <= \<const0>\;
  rxdfevphold_in(0) <= \<const0>\;
  rxlpmen_in(3) <= \<const0>\;
  rxlpmen_in(2) <= \<const0>\;
  rxlpmen_in(1) <= \<const0>\;
  rxlpmen_in(0) <= \<const0>\;
  rxlpmgchold_in(3) <= \<const0>\;
  rxlpmgchold_in(2) <= \<const0>\;
  rxlpmgchold_in(1) <= \<const0>\;
  rxlpmgchold_in(0) <= \<const0>\;
  rxlpmhfhold_in(3) <= \<const0>\;
  rxlpmhfhold_in(2) <= \<const0>\;
  rxlpmhfhold_in(1) <= \<const0>\;
  rxlpmhfhold_in(0) <= \<const0>\;
  rxlpmlfhold_in(3) <= \<const0>\;
  rxlpmlfhold_in(2) <= \<const0>\;
  rxlpmlfhold_in(1) <= \<const0>\;
  rxlpmlfhold_in(0) <= \<const0>\;
  rxlpmoshold_in(3) <= \<const0>\;
  rxlpmoshold_in(2) <= \<const0>\;
  rxlpmoshold_in(1) <= \<const0>\;
  rxlpmoshold_in(0) <= \<const0>\;
  rxmcommaalignen_in(3) <= \<const0>\;
  rxmcommaalignen_in(2) <= \<const0>\;
  rxmcommaalignen_in(1) <= \<const0>\;
  rxmcommaalignen_in(0) <= \<const0>\;
  rxoshold_in(3) <= \<const0>\;
  rxoshold_in(2) <= \<const0>\;
  rxoshold_in(1) <= \<const0>\;
  rxoshold_in(0) <= \<const0>\;
  rxpcommaalignen_in(3) <= \<const0>\;
  rxpcommaalignen_in(2) <= \<const0>\;
  rxpcommaalignen_in(1) <= \<const0>\;
  rxpcommaalignen_in(0) <= \<const0>\;
  rxpd_in(7) <= \<const0>\;
  rxpd_in(6) <= \<const0>\;
  rxpd_in(5) <= \<const0>\;
  rxpd_in(4) <= \<const0>\;
  rxpd_in(3) <= \<const0>\;
  rxpd_in(2) <= \<const0>\;
  rxpd_in(1) <= \<const0>\;
  rxpd_in(0) <= \<const0>\;
  rxpolarity_in(3) <= \<const0>\;
  rxpolarity_in(2) <= \<const0>\;
  rxpolarity_in(1) <= \<const0>\;
  rxpolarity_in(0) <= \<const0>\;
  rxprbscntreset_in(3) <= \<const0>\;
  rxprbscntreset_in(2) <= \<const0>\;
  rxprbscntreset_in(1) <= \<const0>\;
  rxprbscntreset_in(0) <= \<const0>\;
  rxprbssel_in(15) <= \<const0>\;
  rxprbssel_in(14) <= \<const0>\;
  rxprbssel_in(13) <= \<const0>\;
  rxprbssel_in(12) <= \<const0>\;
  rxprbssel_in(11) <= \<const0>\;
  rxprbssel_in(10) <= \<const0>\;
  rxprbssel_in(9) <= \<const0>\;
  rxprbssel_in(8) <= \<const0>\;
  rxprbssel_in(7) <= \<const0>\;
  rxprbssel_in(6) <= \<const0>\;
  rxprbssel_in(5) <= \<const0>\;
  rxprbssel_in(4) <= \<const0>\;
  rxprbssel_in(3) <= \<const0>\;
  rxprbssel_in(2) <= \<const0>\;
  rxprbssel_in(1) <= \<const0>\;
  rxprbssel_in(0) <= \<const0>\;
  rxprogdivreset_in(3) <= \<const0>\;
  rxprogdivreset_in(2) <= \<const0>\;
  rxprogdivreset_in(1) <= \<const0>\;
  rxprogdivreset_in(0) <= \<const0>\;
  rxrate_in(11) <= \<const0>\;
  rxrate_in(10) <= \<const0>\;
  rxrate_in(9) <= \<const0>\;
  rxrate_in(8) <= \<const0>\;
  rxrate_in(7) <= \<const0>\;
  rxrate_in(6) <= \<const0>\;
  rxrate_in(5) <= \<const0>\;
  rxrate_in(4) <= \<const0>\;
  rxrate_in(3) <= \<const0>\;
  rxrate_in(2) <= \<const0>\;
  rxrate_in(1) <= \<const0>\;
  rxrate_in(0) <= \<const0>\;
  rxratemode_in(3) <= \<const0>\;
  rxratemode_in(2) <= \<const0>\;
  rxratemode_in(1) <= \<const0>\;
  rxratemode_in(0) <= \<const0>\;
  rxslide_in(3) <= \<const0>\;
  rxslide_in(2) <= \<const0>\;
  rxslide_in(1) <= \<const0>\;
  rxslide_in(0) <= \<const0>\;
  rxuserrdy_in(3) <= \<const0>\;
  rxuserrdy_in(2) <= \<const0>\;
  rxuserrdy_in(1) <= \<const0>\;
  rxuserrdy_in(0) <= \<const0>\;
  rxusrclk2_in(3) <= \<const0>\;
  rxusrclk2_in(2) <= \<const0>\;
  rxusrclk2_in(1) <= \<const0>\;
  rxusrclk2_in(0) <= \<const0>\;
  rxusrclk_in(3) <= \<const0>\;
  rxusrclk_in(2) <= \<const0>\;
  rxusrclk_in(1) <= \<const0>\;
  rxusrclk_in(0) <= \<const0>\;
  startup_cfgclk <= \<const0>\;
  startup_cfgmclk <= \<const0>\;
  startup_di(3) <= \<const0>\;
  startup_di(2) <= \<const0>\;
  startup_di(1) <= \<const0>\;
  startup_di(0) <= \<const0>\;
  startup_eos <= \<const0>\;
  startup_preq <= \<const0>\;
  tx8b10ben_in(3) <= \<const0>\;
  tx8b10ben_in(2) <= \<const0>\;
  tx8b10ben_in(1) <= \<const0>\;
  tx8b10ben_in(0) <= \<const0>\;
  txctrl0_in(63) <= \<const0>\;
  txctrl0_in(62) <= \<const0>\;
  txctrl0_in(61) <= \<const0>\;
  txctrl0_in(60) <= \<const0>\;
  txctrl0_in(59) <= \<const0>\;
  txctrl0_in(58) <= \<const0>\;
  txctrl0_in(57) <= \<const0>\;
  txctrl0_in(56) <= \<const0>\;
  txctrl0_in(55) <= \<const0>\;
  txctrl0_in(54) <= \<const0>\;
  txctrl0_in(53) <= \<const0>\;
  txctrl0_in(52) <= \<const0>\;
  txctrl0_in(51) <= \<const0>\;
  txctrl0_in(50) <= \<const0>\;
  txctrl0_in(49) <= \<const0>\;
  txctrl0_in(48) <= \<const0>\;
  txctrl0_in(47) <= \<const0>\;
  txctrl0_in(46) <= \<const0>\;
  txctrl0_in(45) <= \<const0>\;
  txctrl0_in(44) <= \<const0>\;
  txctrl0_in(43) <= \<const0>\;
  txctrl0_in(42) <= \<const0>\;
  txctrl0_in(41) <= \<const0>\;
  txctrl0_in(40) <= \<const0>\;
  txctrl0_in(39) <= \<const0>\;
  txctrl0_in(38) <= \<const0>\;
  txctrl0_in(37) <= \<const0>\;
  txctrl0_in(36) <= \<const0>\;
  txctrl0_in(35) <= \<const0>\;
  txctrl0_in(34) <= \<const0>\;
  txctrl0_in(33) <= \<const0>\;
  txctrl0_in(32) <= \<const0>\;
  txctrl0_in(31) <= \<const0>\;
  txctrl0_in(30) <= \<const0>\;
  txctrl0_in(29) <= \<const0>\;
  txctrl0_in(28) <= \<const0>\;
  txctrl0_in(27) <= \<const0>\;
  txctrl0_in(26) <= \<const0>\;
  txctrl0_in(25) <= \<const0>\;
  txctrl0_in(24) <= \<const0>\;
  txctrl0_in(23) <= \<const0>\;
  txctrl0_in(22) <= \<const0>\;
  txctrl0_in(21) <= \<const0>\;
  txctrl0_in(20) <= \<const0>\;
  txctrl0_in(19) <= \<const0>\;
  txctrl0_in(18) <= \<const0>\;
  txctrl0_in(17) <= \<const0>\;
  txctrl0_in(16) <= \<const0>\;
  txctrl0_in(15) <= \<const0>\;
  txctrl0_in(14) <= \<const0>\;
  txctrl0_in(13) <= \<const0>\;
  txctrl0_in(12) <= \<const0>\;
  txctrl0_in(11) <= \<const0>\;
  txctrl0_in(10) <= \<const0>\;
  txctrl0_in(9) <= \<const0>\;
  txctrl0_in(8) <= \<const0>\;
  txctrl0_in(7) <= \<const0>\;
  txctrl0_in(6) <= \<const0>\;
  txctrl0_in(5) <= \<const0>\;
  txctrl0_in(4) <= \<const0>\;
  txctrl0_in(3) <= \<const0>\;
  txctrl0_in(2) <= \<const0>\;
  txctrl0_in(1) <= \<const0>\;
  txctrl0_in(0) <= \<const0>\;
  txctrl1_in(63) <= \<const0>\;
  txctrl1_in(62) <= \<const0>\;
  txctrl1_in(61) <= \<const0>\;
  txctrl1_in(60) <= \<const0>\;
  txctrl1_in(59) <= \<const0>\;
  txctrl1_in(58) <= \<const0>\;
  txctrl1_in(57) <= \<const0>\;
  txctrl1_in(56) <= \<const0>\;
  txctrl1_in(55) <= \<const0>\;
  txctrl1_in(54) <= \<const0>\;
  txctrl1_in(53) <= \<const0>\;
  txctrl1_in(52) <= \<const0>\;
  txctrl1_in(51) <= \<const0>\;
  txctrl1_in(50) <= \<const0>\;
  txctrl1_in(49) <= \<const0>\;
  txctrl1_in(48) <= \<const0>\;
  txctrl1_in(47) <= \<const0>\;
  txctrl1_in(46) <= \<const0>\;
  txctrl1_in(45) <= \<const0>\;
  txctrl1_in(44) <= \<const0>\;
  txctrl1_in(43) <= \<const0>\;
  txctrl1_in(42) <= \<const0>\;
  txctrl1_in(41) <= \<const0>\;
  txctrl1_in(40) <= \<const0>\;
  txctrl1_in(39) <= \<const0>\;
  txctrl1_in(38) <= \<const0>\;
  txctrl1_in(37) <= \<const0>\;
  txctrl1_in(36) <= \<const0>\;
  txctrl1_in(35) <= \<const0>\;
  txctrl1_in(34) <= \<const0>\;
  txctrl1_in(33) <= \<const0>\;
  txctrl1_in(32) <= \<const0>\;
  txctrl1_in(31) <= \<const0>\;
  txctrl1_in(30) <= \<const0>\;
  txctrl1_in(29) <= \<const0>\;
  txctrl1_in(28) <= \<const0>\;
  txctrl1_in(27) <= \<const0>\;
  txctrl1_in(26) <= \<const0>\;
  txctrl1_in(25) <= \<const0>\;
  txctrl1_in(24) <= \<const0>\;
  txctrl1_in(23) <= \<const0>\;
  txctrl1_in(22) <= \<const0>\;
  txctrl1_in(21) <= \<const0>\;
  txctrl1_in(20) <= \<const0>\;
  txctrl1_in(19) <= \<const0>\;
  txctrl1_in(18) <= \<const0>\;
  txctrl1_in(17) <= \<const0>\;
  txctrl1_in(16) <= \<const0>\;
  txctrl1_in(15) <= \<const0>\;
  txctrl1_in(14) <= \<const0>\;
  txctrl1_in(13) <= \<const0>\;
  txctrl1_in(12) <= \<const0>\;
  txctrl1_in(11) <= \<const0>\;
  txctrl1_in(10) <= \<const0>\;
  txctrl1_in(9) <= \<const0>\;
  txctrl1_in(8) <= \<const0>\;
  txctrl1_in(7) <= \<const0>\;
  txctrl1_in(6) <= \<const0>\;
  txctrl1_in(5) <= \<const0>\;
  txctrl1_in(4) <= \<const0>\;
  txctrl1_in(3) <= \<const0>\;
  txctrl1_in(2) <= \<const0>\;
  txctrl1_in(1) <= \<const0>\;
  txctrl1_in(0) <= \<const0>\;
  txctrl2_in(31) <= \<const0>\;
  txctrl2_in(30) <= \<const0>\;
  txctrl2_in(29) <= \<const0>\;
  txctrl2_in(28) <= \<const0>\;
  txctrl2_in(27) <= \<const0>\;
  txctrl2_in(26) <= \<const0>\;
  txctrl2_in(25) <= \<const0>\;
  txctrl2_in(24) <= \<const0>\;
  txctrl2_in(23) <= \<const0>\;
  txctrl2_in(22) <= \<const0>\;
  txctrl2_in(21) <= \<const0>\;
  txctrl2_in(20) <= \<const0>\;
  txctrl2_in(19) <= \<const0>\;
  txctrl2_in(18) <= \<const0>\;
  txctrl2_in(17) <= \<const0>\;
  txctrl2_in(16) <= \<const0>\;
  txctrl2_in(15) <= \<const0>\;
  txctrl2_in(14) <= \<const0>\;
  txctrl2_in(13) <= \<const0>\;
  txctrl2_in(12) <= \<const0>\;
  txctrl2_in(11) <= \<const0>\;
  txctrl2_in(10) <= \<const0>\;
  txctrl2_in(9) <= \<const0>\;
  txctrl2_in(8) <= \<const0>\;
  txctrl2_in(7) <= \<const0>\;
  txctrl2_in(6) <= \<const0>\;
  txctrl2_in(5) <= \<const0>\;
  txctrl2_in(4) <= \<const0>\;
  txctrl2_in(3) <= \<const0>\;
  txctrl2_in(2) <= \<const0>\;
  txctrl2_in(1) <= \<const0>\;
  txctrl2_in(0) <= \<const0>\;
  txdata_in(511) <= \<const0>\;
  txdata_in(510) <= \<const0>\;
  txdata_in(509) <= \<const0>\;
  txdata_in(508) <= \<const0>\;
  txdata_in(507) <= \<const0>\;
  txdata_in(506) <= \<const0>\;
  txdata_in(505) <= \<const0>\;
  txdata_in(504) <= \<const0>\;
  txdata_in(503) <= \<const0>\;
  txdata_in(502) <= \<const0>\;
  txdata_in(501) <= \<const0>\;
  txdata_in(500) <= \<const0>\;
  txdata_in(499) <= \<const0>\;
  txdata_in(498) <= \<const0>\;
  txdata_in(497) <= \<const0>\;
  txdata_in(496) <= \<const0>\;
  txdata_in(495) <= \<const0>\;
  txdata_in(494) <= \<const0>\;
  txdata_in(493) <= \<const0>\;
  txdata_in(492) <= \<const0>\;
  txdata_in(491) <= \<const0>\;
  txdata_in(490) <= \<const0>\;
  txdata_in(489) <= \<const0>\;
  txdata_in(488) <= \<const0>\;
  txdata_in(487) <= \<const0>\;
  txdata_in(486) <= \<const0>\;
  txdata_in(485) <= \<const0>\;
  txdata_in(484) <= \<const0>\;
  txdata_in(483) <= \<const0>\;
  txdata_in(482) <= \<const0>\;
  txdata_in(481) <= \<const0>\;
  txdata_in(480) <= \<const0>\;
  txdata_in(479) <= \<const0>\;
  txdata_in(478) <= \<const0>\;
  txdata_in(477) <= \<const0>\;
  txdata_in(476) <= \<const0>\;
  txdata_in(475) <= \<const0>\;
  txdata_in(474) <= \<const0>\;
  txdata_in(473) <= \<const0>\;
  txdata_in(472) <= \<const0>\;
  txdata_in(471) <= \<const0>\;
  txdata_in(470) <= \<const0>\;
  txdata_in(469) <= \<const0>\;
  txdata_in(468) <= \<const0>\;
  txdata_in(467) <= \<const0>\;
  txdata_in(466) <= \<const0>\;
  txdata_in(465) <= \<const0>\;
  txdata_in(464) <= \<const0>\;
  txdata_in(463) <= \<const0>\;
  txdata_in(462) <= \<const0>\;
  txdata_in(461) <= \<const0>\;
  txdata_in(460) <= \<const0>\;
  txdata_in(459) <= \<const0>\;
  txdata_in(458) <= \<const0>\;
  txdata_in(457) <= \<const0>\;
  txdata_in(456) <= \<const0>\;
  txdata_in(455) <= \<const0>\;
  txdata_in(454) <= \<const0>\;
  txdata_in(453) <= \<const0>\;
  txdata_in(452) <= \<const0>\;
  txdata_in(451) <= \<const0>\;
  txdata_in(450) <= \<const0>\;
  txdata_in(449) <= \<const0>\;
  txdata_in(448) <= \<const0>\;
  txdata_in(447) <= \<const0>\;
  txdata_in(446) <= \<const0>\;
  txdata_in(445) <= \<const0>\;
  txdata_in(444) <= \<const0>\;
  txdata_in(443) <= \<const0>\;
  txdata_in(442) <= \<const0>\;
  txdata_in(441) <= \<const0>\;
  txdata_in(440) <= \<const0>\;
  txdata_in(439) <= \<const0>\;
  txdata_in(438) <= \<const0>\;
  txdata_in(437) <= \<const0>\;
  txdata_in(436) <= \<const0>\;
  txdata_in(435) <= \<const0>\;
  txdata_in(434) <= \<const0>\;
  txdata_in(433) <= \<const0>\;
  txdata_in(432) <= \<const0>\;
  txdata_in(431) <= \<const0>\;
  txdata_in(430) <= \<const0>\;
  txdata_in(429) <= \<const0>\;
  txdata_in(428) <= \<const0>\;
  txdata_in(427) <= \<const0>\;
  txdata_in(426) <= \<const0>\;
  txdata_in(425) <= \<const0>\;
  txdata_in(424) <= \<const0>\;
  txdata_in(423) <= \<const0>\;
  txdata_in(422) <= \<const0>\;
  txdata_in(421) <= \<const0>\;
  txdata_in(420) <= \<const0>\;
  txdata_in(419) <= \<const0>\;
  txdata_in(418) <= \<const0>\;
  txdata_in(417) <= \<const0>\;
  txdata_in(416) <= \<const0>\;
  txdata_in(415) <= \<const0>\;
  txdata_in(414) <= \<const0>\;
  txdata_in(413) <= \<const0>\;
  txdata_in(412) <= \<const0>\;
  txdata_in(411) <= \<const0>\;
  txdata_in(410) <= \<const0>\;
  txdata_in(409) <= \<const0>\;
  txdata_in(408) <= \<const0>\;
  txdata_in(407) <= \<const0>\;
  txdata_in(406) <= \<const0>\;
  txdata_in(405) <= \<const0>\;
  txdata_in(404) <= \<const0>\;
  txdata_in(403) <= \<const0>\;
  txdata_in(402) <= \<const0>\;
  txdata_in(401) <= \<const0>\;
  txdata_in(400) <= \<const0>\;
  txdata_in(399) <= \<const0>\;
  txdata_in(398) <= \<const0>\;
  txdata_in(397) <= \<const0>\;
  txdata_in(396) <= \<const0>\;
  txdata_in(395) <= \<const0>\;
  txdata_in(394) <= \<const0>\;
  txdata_in(393) <= \<const0>\;
  txdata_in(392) <= \<const0>\;
  txdata_in(391) <= \<const0>\;
  txdata_in(390) <= \<const0>\;
  txdata_in(389) <= \<const0>\;
  txdata_in(388) <= \<const0>\;
  txdata_in(387) <= \<const0>\;
  txdata_in(386) <= \<const0>\;
  txdata_in(385) <= \<const0>\;
  txdata_in(384) <= \<const0>\;
  txdata_in(383) <= \<const0>\;
  txdata_in(382) <= \<const0>\;
  txdata_in(381) <= \<const0>\;
  txdata_in(380) <= \<const0>\;
  txdata_in(379) <= \<const0>\;
  txdata_in(378) <= \<const0>\;
  txdata_in(377) <= \<const0>\;
  txdata_in(376) <= \<const0>\;
  txdata_in(375) <= \<const0>\;
  txdata_in(374) <= \<const0>\;
  txdata_in(373) <= \<const0>\;
  txdata_in(372) <= \<const0>\;
  txdata_in(371) <= \<const0>\;
  txdata_in(370) <= \<const0>\;
  txdata_in(369) <= \<const0>\;
  txdata_in(368) <= \<const0>\;
  txdata_in(367) <= \<const0>\;
  txdata_in(366) <= \<const0>\;
  txdata_in(365) <= \<const0>\;
  txdata_in(364) <= \<const0>\;
  txdata_in(363) <= \<const0>\;
  txdata_in(362) <= \<const0>\;
  txdata_in(361) <= \<const0>\;
  txdata_in(360) <= \<const0>\;
  txdata_in(359) <= \<const0>\;
  txdata_in(358) <= \<const0>\;
  txdata_in(357) <= \<const0>\;
  txdata_in(356) <= \<const0>\;
  txdata_in(355) <= \<const0>\;
  txdata_in(354) <= \<const0>\;
  txdata_in(353) <= \<const0>\;
  txdata_in(352) <= \<const0>\;
  txdata_in(351) <= \<const0>\;
  txdata_in(350) <= \<const0>\;
  txdata_in(349) <= \<const0>\;
  txdata_in(348) <= \<const0>\;
  txdata_in(347) <= \<const0>\;
  txdata_in(346) <= \<const0>\;
  txdata_in(345) <= \<const0>\;
  txdata_in(344) <= \<const0>\;
  txdata_in(343) <= \<const0>\;
  txdata_in(342) <= \<const0>\;
  txdata_in(341) <= \<const0>\;
  txdata_in(340) <= \<const0>\;
  txdata_in(339) <= \<const0>\;
  txdata_in(338) <= \<const0>\;
  txdata_in(337) <= \<const0>\;
  txdata_in(336) <= \<const0>\;
  txdata_in(335) <= \<const0>\;
  txdata_in(334) <= \<const0>\;
  txdata_in(333) <= \<const0>\;
  txdata_in(332) <= \<const0>\;
  txdata_in(331) <= \<const0>\;
  txdata_in(330) <= \<const0>\;
  txdata_in(329) <= \<const0>\;
  txdata_in(328) <= \<const0>\;
  txdata_in(327) <= \<const0>\;
  txdata_in(326) <= \<const0>\;
  txdata_in(325) <= \<const0>\;
  txdata_in(324) <= \<const0>\;
  txdata_in(323) <= \<const0>\;
  txdata_in(322) <= \<const0>\;
  txdata_in(321) <= \<const0>\;
  txdata_in(320) <= \<const0>\;
  txdata_in(319) <= \<const0>\;
  txdata_in(318) <= \<const0>\;
  txdata_in(317) <= \<const0>\;
  txdata_in(316) <= \<const0>\;
  txdata_in(315) <= \<const0>\;
  txdata_in(314) <= \<const0>\;
  txdata_in(313) <= \<const0>\;
  txdata_in(312) <= \<const0>\;
  txdata_in(311) <= \<const0>\;
  txdata_in(310) <= \<const0>\;
  txdata_in(309) <= \<const0>\;
  txdata_in(308) <= \<const0>\;
  txdata_in(307) <= \<const0>\;
  txdata_in(306) <= \<const0>\;
  txdata_in(305) <= \<const0>\;
  txdata_in(304) <= \<const0>\;
  txdata_in(303) <= \<const0>\;
  txdata_in(302) <= \<const0>\;
  txdata_in(301) <= \<const0>\;
  txdata_in(300) <= \<const0>\;
  txdata_in(299) <= \<const0>\;
  txdata_in(298) <= \<const0>\;
  txdata_in(297) <= \<const0>\;
  txdata_in(296) <= \<const0>\;
  txdata_in(295) <= \<const0>\;
  txdata_in(294) <= \<const0>\;
  txdata_in(293) <= \<const0>\;
  txdata_in(292) <= \<const0>\;
  txdata_in(291) <= \<const0>\;
  txdata_in(290) <= \<const0>\;
  txdata_in(289) <= \<const0>\;
  txdata_in(288) <= \<const0>\;
  txdata_in(287) <= \<const0>\;
  txdata_in(286) <= \<const0>\;
  txdata_in(285) <= \<const0>\;
  txdata_in(284) <= \<const0>\;
  txdata_in(283) <= \<const0>\;
  txdata_in(282) <= \<const0>\;
  txdata_in(281) <= \<const0>\;
  txdata_in(280) <= \<const0>\;
  txdata_in(279) <= \<const0>\;
  txdata_in(278) <= \<const0>\;
  txdata_in(277) <= \<const0>\;
  txdata_in(276) <= \<const0>\;
  txdata_in(275) <= \<const0>\;
  txdata_in(274) <= \<const0>\;
  txdata_in(273) <= \<const0>\;
  txdata_in(272) <= \<const0>\;
  txdata_in(271) <= \<const0>\;
  txdata_in(270) <= \<const0>\;
  txdata_in(269) <= \<const0>\;
  txdata_in(268) <= \<const0>\;
  txdata_in(267) <= \<const0>\;
  txdata_in(266) <= \<const0>\;
  txdata_in(265) <= \<const0>\;
  txdata_in(264) <= \<const0>\;
  txdata_in(263) <= \<const0>\;
  txdata_in(262) <= \<const0>\;
  txdata_in(261) <= \<const0>\;
  txdata_in(260) <= \<const0>\;
  txdata_in(259) <= \<const0>\;
  txdata_in(258) <= \<const0>\;
  txdata_in(257) <= \<const0>\;
  txdata_in(256) <= \<const0>\;
  txdata_in(255) <= \<const0>\;
  txdata_in(254) <= \<const0>\;
  txdata_in(253) <= \<const0>\;
  txdata_in(252) <= \<const0>\;
  txdata_in(251) <= \<const0>\;
  txdata_in(250) <= \<const0>\;
  txdata_in(249) <= \<const0>\;
  txdata_in(248) <= \<const0>\;
  txdata_in(247) <= \<const0>\;
  txdata_in(246) <= \<const0>\;
  txdata_in(245) <= \<const0>\;
  txdata_in(244) <= \<const0>\;
  txdata_in(243) <= \<const0>\;
  txdata_in(242) <= \<const0>\;
  txdata_in(241) <= \<const0>\;
  txdata_in(240) <= \<const0>\;
  txdata_in(239) <= \<const0>\;
  txdata_in(238) <= \<const0>\;
  txdata_in(237) <= \<const0>\;
  txdata_in(236) <= \<const0>\;
  txdata_in(235) <= \<const0>\;
  txdata_in(234) <= \<const0>\;
  txdata_in(233) <= \<const0>\;
  txdata_in(232) <= \<const0>\;
  txdata_in(231) <= \<const0>\;
  txdata_in(230) <= \<const0>\;
  txdata_in(229) <= \<const0>\;
  txdata_in(228) <= \<const0>\;
  txdata_in(227) <= \<const0>\;
  txdata_in(226) <= \<const0>\;
  txdata_in(225) <= \<const0>\;
  txdata_in(224) <= \<const0>\;
  txdata_in(223) <= \<const0>\;
  txdata_in(222) <= \<const0>\;
  txdata_in(221) <= \<const0>\;
  txdata_in(220) <= \<const0>\;
  txdata_in(219) <= \<const0>\;
  txdata_in(218) <= \<const0>\;
  txdata_in(217) <= \<const0>\;
  txdata_in(216) <= \<const0>\;
  txdata_in(215) <= \<const0>\;
  txdata_in(214) <= \<const0>\;
  txdata_in(213) <= \<const0>\;
  txdata_in(212) <= \<const0>\;
  txdata_in(211) <= \<const0>\;
  txdata_in(210) <= \<const0>\;
  txdata_in(209) <= \<const0>\;
  txdata_in(208) <= \<const0>\;
  txdata_in(207) <= \<const0>\;
  txdata_in(206) <= \<const0>\;
  txdata_in(205) <= \<const0>\;
  txdata_in(204) <= \<const0>\;
  txdata_in(203) <= \<const0>\;
  txdata_in(202) <= \<const0>\;
  txdata_in(201) <= \<const0>\;
  txdata_in(200) <= \<const0>\;
  txdata_in(199) <= \<const0>\;
  txdata_in(198) <= \<const0>\;
  txdata_in(197) <= \<const0>\;
  txdata_in(196) <= \<const0>\;
  txdata_in(195) <= \<const0>\;
  txdata_in(194) <= \<const0>\;
  txdata_in(193) <= \<const0>\;
  txdata_in(192) <= \<const0>\;
  txdata_in(191) <= \<const0>\;
  txdata_in(190) <= \<const0>\;
  txdata_in(189) <= \<const0>\;
  txdata_in(188) <= \<const0>\;
  txdata_in(187) <= \<const0>\;
  txdata_in(186) <= \<const0>\;
  txdata_in(185) <= \<const0>\;
  txdata_in(184) <= \<const0>\;
  txdata_in(183) <= \<const0>\;
  txdata_in(182) <= \<const0>\;
  txdata_in(181) <= \<const0>\;
  txdata_in(180) <= \<const0>\;
  txdata_in(179) <= \<const0>\;
  txdata_in(178) <= \<const0>\;
  txdata_in(177) <= \<const0>\;
  txdata_in(176) <= \<const0>\;
  txdata_in(175) <= \<const0>\;
  txdata_in(174) <= \<const0>\;
  txdata_in(173) <= \<const0>\;
  txdata_in(172) <= \<const0>\;
  txdata_in(171) <= \<const0>\;
  txdata_in(170) <= \<const0>\;
  txdata_in(169) <= \<const0>\;
  txdata_in(168) <= \<const0>\;
  txdata_in(167) <= \<const0>\;
  txdata_in(166) <= \<const0>\;
  txdata_in(165) <= \<const0>\;
  txdata_in(164) <= \<const0>\;
  txdata_in(163) <= \<const0>\;
  txdata_in(162) <= \<const0>\;
  txdata_in(161) <= \<const0>\;
  txdata_in(160) <= \<const0>\;
  txdata_in(159) <= \<const0>\;
  txdata_in(158) <= \<const0>\;
  txdata_in(157) <= \<const0>\;
  txdata_in(156) <= \<const0>\;
  txdata_in(155) <= \<const0>\;
  txdata_in(154) <= \<const0>\;
  txdata_in(153) <= \<const0>\;
  txdata_in(152) <= \<const0>\;
  txdata_in(151) <= \<const0>\;
  txdata_in(150) <= \<const0>\;
  txdata_in(149) <= \<const0>\;
  txdata_in(148) <= \<const0>\;
  txdata_in(147) <= \<const0>\;
  txdata_in(146) <= \<const0>\;
  txdata_in(145) <= \<const0>\;
  txdata_in(144) <= \<const0>\;
  txdata_in(143) <= \<const0>\;
  txdata_in(142) <= \<const0>\;
  txdata_in(141) <= \<const0>\;
  txdata_in(140) <= \<const0>\;
  txdata_in(139) <= \<const0>\;
  txdata_in(138) <= \<const0>\;
  txdata_in(137) <= \<const0>\;
  txdata_in(136) <= \<const0>\;
  txdata_in(135) <= \<const0>\;
  txdata_in(134) <= \<const0>\;
  txdata_in(133) <= \<const0>\;
  txdata_in(132) <= \<const0>\;
  txdata_in(131) <= \<const0>\;
  txdata_in(130) <= \<const0>\;
  txdata_in(129) <= \<const0>\;
  txdata_in(128) <= \<const0>\;
  txdata_in(127) <= \<const0>\;
  txdata_in(126) <= \<const0>\;
  txdata_in(125) <= \<const0>\;
  txdata_in(124) <= \<const0>\;
  txdata_in(123) <= \<const0>\;
  txdata_in(122) <= \<const0>\;
  txdata_in(121) <= \<const0>\;
  txdata_in(120) <= \<const0>\;
  txdata_in(119) <= \<const0>\;
  txdata_in(118) <= \<const0>\;
  txdata_in(117) <= \<const0>\;
  txdata_in(116) <= \<const0>\;
  txdata_in(115) <= \<const0>\;
  txdata_in(114) <= \<const0>\;
  txdata_in(113) <= \<const0>\;
  txdata_in(112) <= \<const0>\;
  txdata_in(111) <= \<const0>\;
  txdata_in(110) <= \<const0>\;
  txdata_in(109) <= \<const0>\;
  txdata_in(108) <= \<const0>\;
  txdata_in(107) <= \<const0>\;
  txdata_in(106) <= \<const0>\;
  txdata_in(105) <= \<const0>\;
  txdata_in(104) <= \<const0>\;
  txdata_in(103) <= \<const0>\;
  txdata_in(102) <= \<const0>\;
  txdata_in(101) <= \<const0>\;
  txdata_in(100) <= \<const0>\;
  txdata_in(99) <= \<const0>\;
  txdata_in(98) <= \<const0>\;
  txdata_in(97) <= \<const0>\;
  txdata_in(96) <= \<const0>\;
  txdata_in(95) <= \<const0>\;
  txdata_in(94) <= \<const0>\;
  txdata_in(93) <= \<const0>\;
  txdata_in(92) <= \<const0>\;
  txdata_in(91) <= \<const0>\;
  txdata_in(90) <= \<const0>\;
  txdata_in(89) <= \<const0>\;
  txdata_in(88) <= \<const0>\;
  txdata_in(87) <= \<const0>\;
  txdata_in(86) <= \<const0>\;
  txdata_in(85) <= \<const0>\;
  txdata_in(84) <= \<const0>\;
  txdata_in(83) <= \<const0>\;
  txdata_in(82) <= \<const0>\;
  txdata_in(81) <= \<const0>\;
  txdata_in(80) <= \<const0>\;
  txdata_in(79) <= \<const0>\;
  txdata_in(78) <= \<const0>\;
  txdata_in(77) <= \<const0>\;
  txdata_in(76) <= \<const0>\;
  txdata_in(75) <= \<const0>\;
  txdata_in(74) <= \<const0>\;
  txdata_in(73) <= \<const0>\;
  txdata_in(72) <= \<const0>\;
  txdata_in(71) <= \<const0>\;
  txdata_in(70) <= \<const0>\;
  txdata_in(69) <= \<const0>\;
  txdata_in(68) <= \<const0>\;
  txdata_in(67) <= \<const0>\;
  txdata_in(66) <= \<const0>\;
  txdata_in(65) <= \<const0>\;
  txdata_in(64) <= \<const0>\;
  txdata_in(63) <= \<const0>\;
  txdata_in(62) <= \<const0>\;
  txdata_in(61) <= \<const0>\;
  txdata_in(60) <= \<const0>\;
  txdata_in(59) <= \<const0>\;
  txdata_in(58) <= \<const0>\;
  txdata_in(57) <= \<const0>\;
  txdata_in(56) <= \<const0>\;
  txdata_in(55) <= \<const0>\;
  txdata_in(54) <= \<const0>\;
  txdata_in(53) <= \<const0>\;
  txdata_in(52) <= \<const0>\;
  txdata_in(51) <= \<const0>\;
  txdata_in(50) <= \<const0>\;
  txdata_in(49) <= \<const0>\;
  txdata_in(48) <= \<const0>\;
  txdata_in(47) <= \<const0>\;
  txdata_in(46) <= \<const0>\;
  txdata_in(45) <= \<const0>\;
  txdata_in(44) <= \<const0>\;
  txdata_in(43) <= \<const0>\;
  txdata_in(42) <= \<const0>\;
  txdata_in(41) <= \<const0>\;
  txdata_in(40) <= \<const0>\;
  txdata_in(39) <= \<const0>\;
  txdata_in(38) <= \<const0>\;
  txdata_in(37) <= \<const0>\;
  txdata_in(36) <= \<const0>\;
  txdata_in(35) <= \<const0>\;
  txdata_in(34) <= \<const0>\;
  txdata_in(33) <= \<const0>\;
  txdata_in(32) <= \<const0>\;
  txdata_in(31) <= \<const0>\;
  txdata_in(30) <= \<const0>\;
  txdata_in(29) <= \<const0>\;
  txdata_in(28) <= \<const0>\;
  txdata_in(27) <= \<const0>\;
  txdata_in(26) <= \<const0>\;
  txdata_in(25) <= \<const0>\;
  txdata_in(24) <= \<const0>\;
  txdata_in(23) <= \<const0>\;
  txdata_in(22) <= \<const0>\;
  txdata_in(21) <= \<const0>\;
  txdata_in(20) <= \<const0>\;
  txdata_in(19) <= \<const0>\;
  txdata_in(18) <= \<const0>\;
  txdata_in(17) <= \<const0>\;
  txdata_in(16) <= \<const0>\;
  txdata_in(15) <= \<const0>\;
  txdata_in(14) <= \<const0>\;
  txdata_in(13) <= \<const0>\;
  txdata_in(12) <= \<const0>\;
  txdata_in(11) <= \<const0>\;
  txdata_in(10) <= \<const0>\;
  txdata_in(9) <= \<const0>\;
  txdata_in(8) <= \<const0>\;
  txdata_in(7) <= \<const0>\;
  txdata_in(6) <= \<const0>\;
  txdata_in(5) <= \<const0>\;
  txdata_in(4) <= \<const0>\;
  txdata_in(3) <= \<const0>\;
  txdata_in(2) <= \<const0>\;
  txdata_in(1) <= \<const0>\;
  txdata_in(0) <= \<const0>\;
  txdeemph_in(3) <= \<const0>\;
  txdeemph_in(2) <= \<const0>\;
  txdeemph_in(1) <= \<const0>\;
  txdeemph_in(0) <= \<const0>\;
  txdetectrx_in(3) <= \<const0>\;
  txdetectrx_in(2) <= \<const0>\;
  txdetectrx_in(1) <= \<const0>\;
  txdetectrx_in(0) <= \<const0>\;
  txdiffctrl_in(15) <= \<const0>\;
  txdiffctrl_in(14) <= \<const0>\;
  txdiffctrl_in(13) <= \<const0>\;
  txdiffctrl_in(12) <= \<const0>\;
  txdiffctrl_in(11) <= \<const0>\;
  txdiffctrl_in(10) <= \<const0>\;
  txdiffctrl_in(9) <= \<const0>\;
  txdiffctrl_in(8) <= \<const0>\;
  txdiffctrl_in(7) <= \<const0>\;
  txdiffctrl_in(6) <= \<const0>\;
  txdiffctrl_in(5) <= \<const0>\;
  txdiffctrl_in(4) <= \<const0>\;
  txdiffctrl_in(3) <= \<const0>\;
  txdiffctrl_in(2) <= \<const0>\;
  txdiffctrl_in(1) <= \<const0>\;
  txdiffctrl_in(0) <= \<const0>\;
  txdlybypass_in(3) <= \<const0>\;
  txdlybypass_in(2) <= \<const0>\;
  txdlybypass_in(1) <= \<const0>\;
  txdlybypass_in(0) <= \<const0>\;
  txdlyen_in(3) <= \<const0>\;
  txdlyen_in(2) <= \<const0>\;
  txdlyen_in(1) <= \<const0>\;
  txdlyen_in(0) <= \<const0>\;
  txdlyhold_in(3) <= \<const0>\;
  txdlyhold_in(2) <= \<const0>\;
  txdlyhold_in(1) <= \<const0>\;
  txdlyhold_in(0) <= \<const0>\;
  txdlyovrden_in(3) <= \<const0>\;
  txdlyovrden_in(2) <= \<const0>\;
  txdlyovrden_in(1) <= \<const0>\;
  txdlyovrden_in(0) <= \<const0>\;
  txdlysreset_in(3) <= \<const0>\;
  txdlysreset_in(2) <= \<const0>\;
  txdlysreset_in(1) <= \<const0>\;
  txdlysreset_in(0) <= \<const0>\;
  txdlyupdown_in(3) <= \<const0>\;
  txdlyupdown_in(2) <= \<const0>\;
  txdlyupdown_in(1) <= \<const0>\;
  txdlyupdown_in(0) <= \<const0>\;
  txelecidle_in(3) <= \<const0>\;
  txelecidle_in(2) <= \<const0>\;
  txelecidle_in(1) <= \<const0>\;
  txelecidle_in(0) <= \<const0>\;
  txinhibit_in(3) <= \<const0>\;
  txinhibit_in(2) <= \<const0>\;
  txinhibit_in(1) <= \<const0>\;
  txinhibit_in(0) <= \<const0>\;
  txmaincursor_in(27) <= \<const0>\;
  txmaincursor_in(26) <= \<const0>\;
  txmaincursor_in(25) <= \<const0>\;
  txmaincursor_in(24) <= \<const0>\;
  txmaincursor_in(23) <= \<const0>\;
  txmaincursor_in(22) <= \<const0>\;
  txmaincursor_in(21) <= \<const0>\;
  txmaincursor_in(20) <= \<const0>\;
  txmaincursor_in(19) <= \<const0>\;
  txmaincursor_in(18) <= \<const0>\;
  txmaincursor_in(17) <= \<const0>\;
  txmaincursor_in(16) <= \<const0>\;
  txmaincursor_in(15) <= \<const0>\;
  txmaincursor_in(14) <= \<const0>\;
  txmaincursor_in(13) <= \<const0>\;
  txmaincursor_in(12) <= \<const0>\;
  txmaincursor_in(11) <= \<const0>\;
  txmaincursor_in(10) <= \<const0>\;
  txmaincursor_in(9) <= \<const0>\;
  txmaincursor_in(8) <= \<const0>\;
  txmaincursor_in(7) <= \<const0>\;
  txmaincursor_in(6) <= \<const0>\;
  txmaincursor_in(5) <= \<const0>\;
  txmaincursor_in(4) <= \<const0>\;
  txmaincursor_in(3) <= \<const0>\;
  txmaincursor_in(2) <= \<const0>\;
  txmaincursor_in(1) <= \<const0>\;
  txmaincursor_in(0) <= \<const0>\;
  txmargin_in(11) <= \<const0>\;
  txmargin_in(10) <= \<const0>\;
  txmargin_in(9) <= \<const0>\;
  txmargin_in(8) <= \<const0>\;
  txmargin_in(7) <= \<const0>\;
  txmargin_in(6) <= \<const0>\;
  txmargin_in(5) <= \<const0>\;
  txmargin_in(4) <= \<const0>\;
  txmargin_in(3) <= \<const0>\;
  txmargin_in(2) <= \<const0>\;
  txmargin_in(1) <= \<const0>\;
  txmargin_in(0) <= \<const0>\;
  txoutclksel_in(11) <= \<const0>\;
  txoutclksel_in(10) <= \<const0>\;
  txoutclksel_in(9) <= \<const0>\;
  txoutclksel_in(8) <= \<const0>\;
  txoutclksel_in(7) <= \<const0>\;
  txoutclksel_in(6) <= \<const0>\;
  txoutclksel_in(5) <= \<const0>\;
  txoutclksel_in(4) <= \<const0>\;
  txoutclksel_in(3) <= \<const0>\;
  txoutclksel_in(2) <= \<const0>\;
  txoutclksel_in(1) <= \<const0>\;
  txoutclksel_in(0) <= \<const0>\;
  txpd_in(7) <= \<const0>\;
  txpd_in(6) <= \<const0>\;
  txpd_in(5) <= \<const0>\;
  txpd_in(4) <= \<const0>\;
  txpd_in(3) <= \<const0>\;
  txpd_in(2) <= \<const0>\;
  txpd_in(1) <= \<const0>\;
  txpd_in(0) <= \<const0>\;
  txphalign_in(3) <= \<const0>\;
  txphalign_in(2) <= \<const0>\;
  txphalign_in(1) <= \<const0>\;
  txphalign_in(0) <= \<const0>\;
  txphalignen_in(3) <= \<const0>\;
  txphalignen_in(2) <= \<const0>\;
  txphalignen_in(1) <= \<const0>\;
  txphalignen_in(0) <= \<const0>\;
  txphdlypd_in(3) <= \<const0>\;
  txphdlypd_in(2) <= \<const0>\;
  txphdlypd_in(1) <= \<const0>\;
  txphdlypd_in(0) <= \<const0>\;
  txphdlyreset_in(3) <= \<const0>\;
  txphdlyreset_in(2) <= \<const0>\;
  txphdlyreset_in(1) <= \<const0>\;
  txphdlyreset_in(0) <= \<const0>\;
  txphdlytstclk_in(3) <= \<const0>\;
  txphdlytstclk_in(2) <= \<const0>\;
  txphdlytstclk_in(1) <= \<const0>\;
  txphdlytstclk_in(0) <= \<const0>\;
  txphinit_in(3) <= \<const0>\;
  txphinit_in(2) <= \<const0>\;
  txphinit_in(1) <= \<const0>\;
  txphinit_in(0) <= \<const0>\;
  txphovrden_in(3) <= \<const0>\;
  txphovrden_in(2) <= \<const0>\;
  txphovrden_in(1) <= \<const0>\;
  txphovrden_in(0) <= \<const0>\;
  txpostcursor_in(19) <= \<const0>\;
  txpostcursor_in(18) <= \<const0>\;
  txpostcursor_in(17) <= \<const0>\;
  txpostcursor_in(16) <= \<const0>\;
  txpostcursor_in(15) <= \<const0>\;
  txpostcursor_in(14) <= \<const0>\;
  txpostcursor_in(13) <= \<const0>\;
  txpostcursor_in(12) <= \<const0>\;
  txpostcursor_in(11) <= \<const0>\;
  txpostcursor_in(10) <= \<const0>\;
  txpostcursor_in(9) <= \<const0>\;
  txpostcursor_in(8) <= \<const0>\;
  txpostcursor_in(7) <= \<const0>\;
  txpostcursor_in(6) <= \<const0>\;
  txpostcursor_in(5) <= \<const0>\;
  txpostcursor_in(4) <= \<const0>\;
  txpostcursor_in(3) <= \<const0>\;
  txpostcursor_in(2) <= \<const0>\;
  txpostcursor_in(1) <= \<const0>\;
  txpostcursor_in(0) <= \<const0>\;
  txprbsforceerr_in(3) <= \<const0>\;
  txprbsforceerr_in(2) <= \<const0>\;
  txprbsforceerr_in(1) <= \<const0>\;
  txprbsforceerr_in(0) <= \<const0>\;
  txprbssel_in(15) <= \<const0>\;
  txprbssel_in(14) <= \<const0>\;
  txprbssel_in(13) <= \<const0>\;
  txprbssel_in(12) <= \<const0>\;
  txprbssel_in(11) <= \<const0>\;
  txprbssel_in(10) <= \<const0>\;
  txprbssel_in(9) <= \<const0>\;
  txprbssel_in(8) <= \<const0>\;
  txprbssel_in(7) <= \<const0>\;
  txprbssel_in(6) <= \<const0>\;
  txprbssel_in(5) <= \<const0>\;
  txprbssel_in(4) <= \<const0>\;
  txprbssel_in(3) <= \<const0>\;
  txprbssel_in(2) <= \<const0>\;
  txprbssel_in(1) <= \<const0>\;
  txprbssel_in(0) <= \<const0>\;
  txprecursor_in(19) <= \<const0>\;
  txprecursor_in(18) <= \<const0>\;
  txprecursor_in(17) <= \<const0>\;
  txprecursor_in(16) <= \<const0>\;
  txprecursor_in(15) <= \<const0>\;
  txprecursor_in(14) <= \<const0>\;
  txprecursor_in(13) <= \<const0>\;
  txprecursor_in(12) <= \<const0>\;
  txprecursor_in(11) <= \<const0>\;
  txprecursor_in(10) <= \<const0>\;
  txprecursor_in(9) <= \<const0>\;
  txprecursor_in(8) <= \<const0>\;
  txprecursor_in(7) <= \<const0>\;
  txprecursor_in(6) <= \<const0>\;
  txprecursor_in(5) <= \<const0>\;
  txprecursor_in(4) <= \<const0>\;
  txprecursor_in(3) <= \<const0>\;
  txprecursor_in(2) <= \<const0>\;
  txprecursor_in(1) <= \<const0>\;
  txprecursor_in(0) <= \<const0>\;
  txprogdivreset_in(3) <= \<const0>\;
  txprogdivreset_in(2) <= \<const0>\;
  txprogdivreset_in(1) <= \<const0>\;
  txprogdivreset_in(0) <= \<const0>\;
  txrate_in(11) <= \<const0>\;
  txrate_in(10) <= \<const0>\;
  txrate_in(9) <= \<const0>\;
  txrate_in(8) <= \<const0>\;
  txrate_in(7) <= \<const0>\;
  txrate_in(6) <= \<const0>\;
  txrate_in(5) <= \<const0>\;
  txrate_in(4) <= \<const0>\;
  txrate_in(3) <= \<const0>\;
  txrate_in(2) <= \<const0>\;
  txrate_in(1) <= \<const0>\;
  txrate_in(0) <= \<const0>\;
  txswing_in(3) <= \<const0>\;
  txswing_in(2) <= \<const0>\;
  txswing_in(1) <= \<const0>\;
  txswing_in(0) <= \<const0>\;
  txsyncallin_in(3) <= \<const0>\;
  txsyncallin_in(2) <= \<const0>\;
  txsyncallin_in(1) <= \<const0>\;
  txsyncallin_in(0) <= \<const0>\;
  txsyncin_in(3) <= \<const0>\;
  txsyncin_in(2) <= \<const0>\;
  txsyncin_in(1) <= \<const0>\;
  txsyncin_in(0) <= \<const0>\;
  txsyncmode_in(3) <= \<const0>\;
  txsyncmode_in(2) <= \<const0>\;
  txsyncmode_in(1) <= \<const0>\;
  txsyncmode_in(0) <= \<const0>\;
  txuserrdy_in(3) <= \<const0>\;
  txuserrdy_in(2) <= \<const0>\;
  txuserrdy_in(1) <= \<const0>\;
  txuserrdy_in(0) <= \<const0>\;
  txusrclk2_in(3) <= \<const0>\;
  txusrclk2_in(2) <= \<const0>\;
  txusrclk2_in(1) <= \<const0>\;
  txusrclk2_in(0) <= \<const0>\;
  txusrclk_in(3) <= \<const0>\;
  txusrclk_in(2) <= \<const0>\;
  txusrclk_in(1) <= \<const0>\;
  txusrclk_in(0) <= \<const0>\;
  user_clk <= \^user_clk\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
bufg_gt_sysclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => sync_sc_ce,
      CEMASK => '0',
      CLR => sync_sc_clr,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => sys_clk,
      O => \^ext_ch_gt_drpclk\
    );
cfg_ext_read_data_valid_dummy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(17),
      I1 => read_rcvd_watchDog_cnt(16),
      I2 => read_rcvd_watchDog_cnt(0),
      I3 => read_rcvd_watchDog_cnt(19),
      I4 => cfg_ext_read_data_valid_dummy_i_2_n_0,
      I5 => cfg_ext_read_data_valid_dummy_i_3_n_0,
      O => cfg_ext_read_data_valid_dummy_i_1_n_0
    );
cfg_ext_read_data_valid_dummy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(5),
      I1 => read_rcvd_watchDog_cnt(4),
      I2 => read_rcvd_watchDog_cnt(7),
      I3 => read_rcvd_watchDog_cnt(6),
      I4 => cfg_ext_read_data_valid_dummy_i_4_n_0,
      O => cfg_ext_read_data_valid_dummy_i_2_n_0
    );
cfg_ext_read_data_valid_dummy_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(13),
      I1 => read_rcvd_watchDog_cnt(12),
      I2 => read_rcvd_watchDog_cnt(15),
      I3 => read_rcvd_watchDog_cnt(14),
      I4 => cfg_ext_read_data_valid_dummy_i_5_n_0,
      O => cfg_ext_read_data_valid_dummy_i_3_n_0
    );
cfg_ext_read_data_valid_dummy_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(2),
      I1 => read_rcvd_watchDog_cnt(3),
      I2 => read_rcvd_watchDog_cnt(18),
      I3 => read_rcvd_watchDog_cnt(1),
      O => cfg_ext_read_data_valid_dummy_i_4_n_0
    );
cfg_ext_read_data_valid_dummy_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(10),
      I1 => read_rcvd_watchDog_cnt(11),
      I2 => read_rcvd_watchDog_cnt(8),
      I3 => read_rcvd_watchDog_cnt(9),
      O => cfg_ext_read_data_valid_dummy_i_5_n_0
    );
cfg_ext_read_data_valid_dummy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => cfg_ext_read_data_valid_dummy_i_1_n_0,
      Q => cfg_ext_read_data_valid_dummy,
      R => '0'
    );
cfg_ext_read_received_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ext_read_received\,
      Q => cfg_ext_read_received_d1,
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(0),
      Q => cfg_ltssm_state_reg0(0),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(1),
      Q => cfg_ltssm_state_reg0(1),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(2),
      Q => cfg_ltssm_state_reg0(2),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(3),
      Q => cfg_ltssm_state_reg0(3),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(4),
      Q => cfg_ltssm_state_reg0(4),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(5),
      Q => cfg_ltssm_state_reg0(5),
      R => '0'
    );
gt_top_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_phy_wrapper
     port map (
      CLK_CORECLK => core_clk,
      CLK_PCLK => pipe_clk,
      CLK_USERCLK => \^user_clk\,
      \FSM_onehot_fsm_reg[4]\(0) => phy_rxeq_fsm(2),
      \FSM_onehot_fsm_reg[4]_0\(0) => phy_rxeq_fsm(5),
      \FSM_onehot_fsm_reg[4]_1\(0) => phy_rxeq_fsm(8),
      \FSM_onehot_fsm_reg[4]_2\(0) => phy_rxeq_fsm(11),
      MCAPCLK => mcap_clk,
      Q(1 downto 0) => pipe_tx_rate_o(1 downto 0),
      TXEQ_DONE => TXEQ_DONE,
      TXEQ_DONE_reg => gt_top_i_n_476,
      TXEQ_DONE_reg_0 => gt_top_i_n_480,
      TXEQ_DONE_reg_1 => gt_top_i_n_484,
      \TXEQ_NEW_COEFF_reg[16]\(1) => gt_top_i_n_498,
      \TXEQ_NEW_COEFF_reg[16]\(0) => gt_top_i_n_499,
      \TXEQ_NEW_COEFF_reg[16]_0\(1) => gt_top_i_n_500,
      \TXEQ_NEW_COEFF_reg[16]_0\(0) => gt_top_i_n_501,
      \TXEQ_NEW_COEFF_reg[16]_1\(1) => gt_top_i_n_502,
      \TXEQ_NEW_COEFF_reg[16]_1\(0) => gt_top_i_n_503,
      \TXEQ_NEW_COEFF_reg[16]_2\(1) => TXEQ_NEW_COEFF(16),
      \TXEQ_NEW_COEFF_reg[16]_2\(0) => TXEQ_NEW_COEFF(4),
      adapt_done => adapt_done,
      adapt_done_reg => gt_top_i_n_474,
      adapt_done_reg_0 => gt_top_i_n_478,
      adapt_done_reg_1 => gt_top_i_n_482,
      done_reg => gt_top_i_n_473,
      done_reg_0 => gt_top_i_n_477,
      done_reg_1 => gt_top_i_n_481,
      done_reg_2 => gt_top_i_n_485,
      ext_ch_gt_drpaddr(35 downto 0) => ext_ch_gt_drpaddr(35 downto 0),
      ext_ch_gt_drpdi(63 downto 0) => ext_ch_gt_drpdi(63 downto 0),
      ext_ch_gt_drpdo(63 downto 0) => ext_ch_gt_drpdo(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => ext_ch_gt_drpen(3 downto 0),
      ext_ch_gt_drprdy(3 downto 0) => ext_ch_gt_drprdy(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => ext_ch_gt_drpwe(3 downto 0),
      \fsm_reg[2]\(2 downto 0) => \^phy_rst_fsm\(2 downto 0),
      gt_bufgtdiv(8 downto 0) => gt_bufgtdiv(8 downto 0),
      gt_cplllock(2 downto 0) => gt_cplllock(3 downto 1),
      gt_dmonitorout(67 downto 0) => gt_dmonitorout(67 downto 0),
      gt_eyescandataerror(3 downto 0) => gt_eyescandataerror(3 downto 0),
      gt_gtpowergood(3 downto 0) => gt_gtpowergood(3 downto 0),
      gt_loopback(11 downto 0) => gt_loopback(11 downto 0),
      gt_pcierateidle(3 downto 0) => gt_pcierateidle(3 downto 0),
      gt_pcieuserratedone(3 downto 0) => gt_pcieuserratedone(3 downto 0),
      gt_pcieuserratestart(3 downto 0) => gt_pcieuserratestart(3 downto 0),
      gt_phystatus(3 downto 0) => \^gt_phystatus\(3 downto 0),
      gt_rxbufstatus(11 downto 0) => gt_rxbufstatus(11 downto 0),
      gt_rxcdrlock(3 downto 0) => gt_rxcdrlock(3 downto 0),
      gt_rxcommadet(3 downto 0) => gt_rxcommadet(3 downto 0),
      gt_rxdlysresetdone(3 downto 0) => gt_rxdlysresetdone(3 downto 0),
      gt_rxphaligndone(3 downto 0) => gt_rxphaligndone(3 downto 0),
      gt_rxpmaresetdone(3 downto 0) => gt_rxpmaresetdone(3 downto 0),
      gt_rxprbscntreset(3 downto 0) => gt_rxprbscntreset(3 downto 0),
      gt_rxprbserr(3 downto 0) => gt_rxprbserr(3 downto 0),
      gt_rxresetdone(3 downto 0) => gt_rxresetdone(3 downto 0),
      gt_rxstatus(11 downto 0) => \^gt_rxstatus\(11 downto 0),
      gt_rxsyncdone(3 downto 0) => gt_rxsyncdone(3 downto 0),
      gt_rxvalid(3 downto 0) => \^gt_rxvalid\(3 downto 0),
      gt_txdlysresetdone(3 downto 0) => gt_txdlysresetdone(3 downto 0),
      gt_txelecidle(3 downto 0) => \^gt_txelecidle\(3 downto 0),
      gt_txinhibit(3 downto 0) => gt_txinhibit(3 downto 0),
      gt_txphaligndone(3 downto 0) => gt_txphaligndone(3 downto 0),
      gt_txphinitdone(3 downto 0) => gt_txphinitdone(3 downto 0),
      gt_txprbsforceerr(3 downto 0) => gt_txprbsforceerr(3 downto 0),
      gt_txprbssel(15 downto 0) => gt_txprbssel(15 downto 0),
      gt_txresetdone(3 downto 0) => gt_txresetdone(3 downto 0),
      int_qpll1outclk_out(0) => int_qpll1outclk_out(0),
      int_qpll1outrefclk_out(0) => int_qpll1outrefclk_out(0),
      lffs_sel => lffs_sel,
      lffs_sel_reg => gt_top_i_n_475,
      lffs_sel_reg_0 => gt_top_i_n_479,
      lffs_sel_reg_1 => gt_top_i_n_483,
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pcsrsvdin_in(1) => gt_cplllock(0),
      pcsrsvdin_in(0) => \^gt_qpll1lock\(0),
      phy_prst_n => phy_prst_n,
      phy_rdy_out => \^phy_rdy_out\,
      phy_rrst_n => phy_rrst_n,
      phy_rxeq_fsm(7 downto 6) => phy_rxeq_fsm(10 downto 9),
      phy_rxeq_fsm(5 downto 4) => phy_rxeq_fsm(7 downto 6),
      phy_rxeq_fsm(3 downto 2) => phy_rxeq_fsm(4 downto 3),
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(1 downto 0),
      phy_txeq_ctrl(7 downto 0) => \^phy_txeq_ctrl\(7 downto 0),
      phy_txeq_fsm(11 downto 0) => phy_txeq_fsm(11 downto 0),
      phy_txeq_preset(15 downto 0) => \^phy_txeq_preset\(15 downto 0),
      rxcdrhold_in(0) => phy_rxcdrhold,
      rxctrl0_out(23 downto 22) => pipe_rx_syncheader(1 downto 0),
      rxctrl0_out(21) => pipe_rx_start_block(0),
      rxctrl0_out(20) => pipe_rx_data_valid(0),
      rxctrl0_out(19 downto 18) => pipe_rx_char_is_k(1 downto 0),
      rxctrl0_out(17 downto 16) => pipe_rx_syncheader(3 downto 2),
      rxctrl0_out(15) => pipe_rx_start_block(1),
      rxctrl0_out(14) => pipe_rx_data_valid(1),
      rxctrl0_out(13 downto 12) => pipe_rx_char_is_k(3 downto 2),
      rxctrl0_out(11 downto 10) => pipe_rx_syncheader(5 downto 4),
      rxctrl0_out(9) => pipe_rx_start_block(2),
      rxctrl0_out(8) => pipe_rx_data_valid(2),
      rxctrl0_out(7 downto 6) => pipe_rx_char_is_k(5 downto 4),
      rxctrl0_out(5 downto 4) => pipe_rx_syncheader(7 downto 6),
      rxctrl0_out(3) => pipe_rx_start_block(3),
      rxctrl0_out(2) => pipe_rx_data_valid(3),
      rxctrl0_out(1 downto 0) => pipe_rx_char_is_k(7 downto 6),
      rxdata_out(127 downto 96) => pipe_rx_data(31 downto 0),
      rxdata_out(95 downto 64) => pipe_rx_data(63 downto 32),
      rxdata_out(63 downto 32) => pipe_rx_data(95 downto 64),
      rxdata_out(31 downto 0) => pipe_rx_data(127 downto 96),
      rxelecidle_out(3) => pipe_rx_elec_idle(0),
      rxelecidle_out(2) => pipe_rx_elec_idle(1),
      rxelecidle_out(1) => pipe_rx_elec_idle(2),
      rxelecidle_out(0) => pipe_rx_elec_idle(3),
      rxpolarity_in(3) => pipe_rx_polarity(0),
      rxpolarity_in(2) => pipe_rx_polarity(1),
      rxpolarity_in(1) => pipe_rx_polarity(2),
      rxpolarity_in(0) => pipe_rx_polarity(3),
      \sync_reg[0]\ => \^ext_ch_gt_drpclk\,
      \sync_reg[0]_0\(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      \sync_reg[0]_1\(2 downto 0) => pipe_tx0_margin(2 downto 0),
      \sync_reg[0]_10\(3 downto 0) => pipe_rx_eqlptxpreset_q(3 downto 0),
      \sync_reg[0]_11\(5 downto 0) => pipe_rx_eqlplffs_q(5 downto 0),
      \sync_reg[0]_12\(5) => pcie3_uscale_top_inst_n_146,
      \sync_reg[0]_12\(4) => pcie3_uscale_top_inst_n_147,
      \sync_reg[0]_12\(3) => pcie3_uscale_top_inst_n_148,
      \sync_reg[0]_12\(2) => pcie3_uscale_top_inst_n_149,
      \sync_reg[0]_12\(1) => pcie3_uscale_top_inst_n_150,
      \sync_reg[0]_12\(0) => pcie3_uscale_top_inst_n_151,
      \sync_reg[0]_13\(1) => pcie3_uscale_top_inst_n_152,
      \sync_reg[0]_13\(0) => pcie3_uscale_top_inst_n_153,
      \sync_reg[0]_14\(2) => pcie3_uscale_top_inst_n_154,
      \sync_reg[0]_14\(1) => pcie3_uscale_top_inst_n_155,
      \sync_reg[0]_14\(0) => pcie3_uscale_top_inst_n_156,
      \sync_reg[0]_15\(3) => pcie3_uscale_top_inst_n_157,
      \sync_reg[0]_15\(2) => pcie3_uscale_top_inst_n_158,
      \sync_reg[0]_15\(1) => pcie3_uscale_top_inst_n_159,
      \sync_reg[0]_15\(0) => pcie3_uscale_top_inst_n_160,
      \sync_reg[0]_16\(5) => pcie3_uscale_top_inst_n_161,
      \sync_reg[0]_16\(4) => pcie3_uscale_top_inst_n_162,
      \sync_reg[0]_16\(3) => pcie3_uscale_top_inst_n_163,
      \sync_reg[0]_16\(2) => pcie3_uscale_top_inst_n_164,
      \sync_reg[0]_16\(1) => pcie3_uscale_top_inst_n_165,
      \sync_reg[0]_16\(0) => pcie3_uscale_top_inst_n_166,
      \sync_reg[0]_17\(5) => pcie3_uscale_top_inst_n_167,
      \sync_reg[0]_17\(4) => pcie3_uscale_top_inst_n_168,
      \sync_reg[0]_17\(3) => pcie3_uscale_top_inst_n_169,
      \sync_reg[0]_17\(2) => pcie3_uscale_top_inst_n_170,
      \sync_reg[0]_17\(1) => pcie3_uscale_top_inst_n_171,
      \sync_reg[0]_17\(0) => pcie3_uscale_top_inst_n_172,
      \sync_reg[0]_18\(1) => pcie3_uscale_top_inst_n_173,
      \sync_reg[0]_18\(0) => pcie3_uscale_top_inst_n_174,
      \sync_reg[0]_19\(2) => pcie3_uscale_top_inst_n_175,
      \sync_reg[0]_19\(1) => pcie3_uscale_top_inst_n_176,
      \sync_reg[0]_19\(0) => pcie3_uscale_top_inst_n_177,
      \sync_reg[0]_2\(5) => pcie3_uscale_top_inst_n_104,
      \sync_reg[0]_2\(4) => pcie3_uscale_top_inst_n_105,
      \sync_reg[0]_2\(3) => pcie3_uscale_top_inst_n_106,
      \sync_reg[0]_2\(2) => pcie3_uscale_top_inst_n_107,
      \sync_reg[0]_2\(1) => p_0_in0,
      \sync_reg[0]_2\(0) => pcie3_uscale_top_inst_n_109,
      \sync_reg[0]_20\(3) => pcie3_uscale_top_inst_n_178,
      \sync_reg[0]_20\(2) => pcie3_uscale_top_inst_n_179,
      \sync_reg[0]_20\(1) => pcie3_uscale_top_inst_n_180,
      \sync_reg[0]_20\(0) => pcie3_uscale_top_inst_n_181,
      \sync_reg[0]_21\(5) => pcie3_uscale_top_inst_n_182,
      \sync_reg[0]_21\(4) => pcie3_uscale_top_inst_n_183,
      \sync_reg[0]_21\(3) => pcie3_uscale_top_inst_n_184,
      \sync_reg[0]_21\(2) => pcie3_uscale_top_inst_n_185,
      \sync_reg[0]_21\(1) => pcie3_uscale_top_inst_n_186,
      \sync_reg[0]_21\(0) => pcie3_uscale_top_inst_n_187,
      \sync_reg[0]_3\(1) => pcie3_uscale_top_inst_n_110,
      \sync_reg[0]_3\(0) => pcie3_uscale_top_inst_n_111,
      \sync_reg[0]_4\(2) => pcie3_uscale_top_inst_n_112,
      \sync_reg[0]_4\(1) => pcie3_uscale_top_inst_n_113,
      \sync_reg[0]_4\(0) => pcie3_uscale_top_inst_n_114,
      \sync_reg[0]_5\(3) => pcie3_uscale_top_inst_n_115,
      \sync_reg[0]_5\(2) => pcie3_uscale_top_inst_n_116,
      \sync_reg[0]_5\(1) => pcie3_uscale_top_inst_n_117,
      \sync_reg[0]_5\(0) => pcie3_uscale_top_inst_n_118,
      \sync_reg[0]_6\(5) => pcie3_uscale_top_inst_n_119,
      \sync_reg[0]_6\(4) => pcie3_uscale_top_inst_n_120,
      \sync_reg[0]_6\(3) => pcie3_uscale_top_inst_n_121,
      \sync_reg[0]_6\(2) => pcie3_uscale_top_inst_n_122,
      \sync_reg[0]_6\(1) => pcie3_uscale_top_inst_n_123,
      \sync_reg[0]_6\(0) => pcie3_uscale_top_inst_n_124,
      \sync_reg[0]_7\(5 downto 0) => pipe_tx_eqdeemph_q(5 downto 0),
      \sync_reg[0]_8\(1 downto 0) => pipe_rx_eqcontrol_q(1 downto 0),
      \sync_reg[0]_9\(2 downto 0) => pipe_rx_eqpreset_q(2 downto 0),
      sys_clk_gt => sys_clk_gt,
      sys_reset => sys_reset,
      txctrl0_in(15 downto 14) => pipe_tx_syncheader(1 downto 0),
      txctrl0_in(13) => pipe_tx_start_block(0),
      txctrl0_in(12) => pipe_tx_data_valid(0),
      txctrl0_in(11 downto 10) => pipe_tx_syncheader(3 downto 2),
      txctrl0_in(9) => pipe_tx_start_block(1),
      txctrl0_in(8) => pipe_tx_data_valid(1),
      txctrl0_in(7 downto 6) => pipe_tx_syncheader(5 downto 4),
      txctrl0_in(5) => pipe_tx_start_block(2),
      txctrl0_in(4) => pipe_tx_data_valid(2),
      txctrl0_in(3 downto 2) => pipe_tx_syncheader(7 downto 6),
      txctrl0_in(1) => pipe_tx_start_block(3),
      txctrl0_in(0) => pipe_tx_data_valid(3),
      txctrl1_in(3) => pipe_tx_compliance(0),
      txctrl1_in(2) => pipe_tx_compliance(1),
      txctrl1_in(1) => pipe_tx_compliance(2),
      txctrl1_in(0) => pipe_tx_compliance(3),
      txctrl2_in(7 downto 6) => pipe_tx_char_is_k(1 downto 0),
      txctrl2_in(5 downto 4) => pipe_tx_char_is_k(3 downto 2),
      txctrl2_in(3 downto 2) => pipe_tx_char_is_k(5 downto 4),
      txctrl2_in(1 downto 0) => pipe_tx_char_is_k(7 downto 6),
      txdata_in(127 downto 96) => pipe_txdata(31 downto 0),
      txdata_in(95 downto 64) => pipe_txdata(63 downto 32),
      txdata_in(63 downto 32) => pipe_txdata(95 downto 64),
      txdata_in(31 downto 0) => pipe_txdata(127 downto 96),
      txdeemph_in(0) => pipe_tx0_deemph,
      txdetectrx_in(0) => pipe_tx0_rcvr_det,
      txmaincursor_in(23 downto 18) => txeq_maincursor(6 downto 1),
      txmaincursor_in(17 downto 12) => txeq_maincursor(13 downto 8),
      txmaincursor_in(11 downto 6) => txeq_maincursor(20 downto 15),
      txmaincursor_in(5 downto 0) => txeq_maincursor(27 downto 22),
      txpostcursor_in(15 downto 12) => txeq_postcursor_o(4 downto 1),
      txpostcursor_in(11 downto 8) => txeq_postcursor_o(9 downto 6),
      txpostcursor_in(7 downto 4) => txeq_postcursor_o(14 downto 11),
      txpostcursor_in(3 downto 0) => txeq_postcursor_o(19 downto 16),
      txprecursor_in(15 downto 12) => txeq_precursor_o(4 downto 1),
      txprecursor_in(11 downto 8) => txeq_precursor_o(9 downto 6),
      txprecursor_in(7 downto 4) => txeq_precursor_o(14 downto 11),
      txprecursor_in(3 downto 0) => txeq_precursor_o(19 downto 16),
      txswing_in(0) => pipe_tx0_swing
    );
\ltssm_reg1_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^user_clk\,
      D => \^cfg_ltssm_state\(0),
      Q => \ltssm_reg1_reg[0]_srl2_n_0\
    );
\ltssm_reg1_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^user_clk\,
      D => \^cfg_ltssm_state\(1),
      Q => \ltssm_reg1_reg[1]_srl2_n_0\
    );
\ltssm_reg1_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^user_clk\,
      D => \^cfg_ltssm_state\(2),
      Q => \ltssm_reg1_reg[2]_srl2_n_0\
    );
\ltssm_reg1_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^user_clk\,
      D => \^cfg_ltssm_state\(3),
      Q => \ltssm_reg1_reg[3]_srl2_n_0\
    );
\ltssm_reg1_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^user_clk\,
      D => \^cfg_ltssm_state\(4),
      Q => \ltssm_reg1_reg[4]_srl2_n_0\
    );
\ltssm_reg1_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^user_clk\,
      D => \^cfg_ltssm_state\(5),
      Q => \ltssm_reg1_reg[5]_srl2_n_0\
    );
\ltssm_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \ltssm_reg1_reg[0]_srl2_n_0\,
      Q => ltssm_reg2(0),
      R => '0'
    );
\ltssm_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \ltssm_reg1_reg[1]_srl2_n_0\,
      Q => ltssm_reg2(1),
      R => '0'
    );
\ltssm_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \ltssm_reg1_reg[2]_srl2_n_0\,
      Q => ltssm_reg2(2),
      R => '0'
    );
\ltssm_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \ltssm_reg1_reg[3]_srl2_n_0\,
      Q => ltssm_reg2(3),
      R => '0'
    );
\ltssm_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \ltssm_reg1_reg[4]_srl2_n_0\,
      Q => ltssm_reg2(4),
      R => '0'
    );
\ltssm_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \ltssm_reg1_reg[5]_srl2_n_0\,
      Q => ltssm_reg2(5),
      R => '0'
    );
pcie3_uscale_top_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_top
     port map (
      CFGLTSSMSTATE(5 downto 0) => \^cfg_ltssm_state\(5 downto 0),
      CLK_CORECLK => core_clk,
      CLK_PCLK => pipe_clk,
      CLK_USERCLK => \^user_clk\,
      D(15) => gt_top_i_n_498,
      D(14 downto 11) => txeq_postcursor_o(9 downto 6),
      D(10 downto 5) => txeq_maincursor(13 downto 8),
      D(4) => gt_top_i_n_499,
      D(3 downto 0) => txeq_precursor_o(9 downto 6),
      MCAPCLK => mcap_clk,
      Q(5) => pcie3_uscale_top_inst_n_104,
      Q(4) => pcie3_uscale_top_inst_n_105,
      Q(3) => pcie3_uscale_top_inst_n_106,
      Q(2) => pcie3_uscale_top_inst_n_107,
      Q(1) => p_0_in0,
      Q(0) => pcie3_uscale_top_inst_n_109,
      SR(1) => pcie3_uscale_top_inst_n_77,
      SR(0) => pcie3_uscale_top_inst_n_78,
      TXEQ_DONE => TXEQ_DONE,
      adapt_done => adapt_done,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      cfg_config_space_enable => cfg_config_space_enable,
      cfg_current_speed(2 downto 0) => cfg_current_speed(2 downto 0),
      cfg_dpa_substate_change(3 downto 0) => cfg_dpa_substate_change(3 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_ds_port_number(7 downto 0) => cfg_ds_port_number(7 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_err_cor_in => cfg_err_cor_in,
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => cfg_err_uncor_in,
      cfg_ext_function_number(7 downto 0) => cfg_ext_function_number(7 downto 0),
      cfg_ext_read_data(31 downto 0) => cfg_ext_read_data(31 downto 0),
      cfg_ext_read_data_valid => cfg_ext_read_data_valid,
      cfg_ext_read_data_valid_dummy => cfg_ext_read_data_valid_dummy,
      cfg_ext_read_received => \^cfg_ext_read_received\,
      cfg_ext_read_received_d1 => cfg_ext_read_received_d1,
      cfg_ext_register_number(9 downto 0) => cfg_ext_register_number(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      cfg_ext_write_data(31 downto 0) => cfg_ext_write_data(31 downto 0),
      cfg_ext_write_received => cfg_ext_write_received,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(3 downto 0) => cfg_flr_done(3 downto 0),
      cfg_flr_in_process(3 downto 0) => cfg_flr_in_process(3 downto 0),
      cfg_function_power_state(11 downto 0) => cfg_function_power_state(11 downto 0),
      cfg_function_status(15 downto 0) => cfg_function_status(15 downto 0),
      cfg_hot_reset_in => cfg_hot_reset_in,
      cfg_hot_reset_out => cfg_hot_reset_out,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      cfg_interrupt_msi_data(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      cfg_interrupt_msi_enable(3 downto 0) => cfg_interrupt_msi_enable(3 downto 0),
      cfg_interrupt_msi_fail => cfg_interrupt_msi_fail,
      cfg_interrupt_msi_function_number(3 downto 0) => cfg_interrupt_msi_function_number(3 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      cfg_interrupt_msi_mask_update => cfg_interrupt_msi_mask_update,
      cfg_interrupt_msi_mmenable(11 downto 0) => cfg_interrupt_msi_mmenable(11 downto 0),
      cfg_interrupt_msi_pending_status(31 downto 0) => cfg_interrupt_msi_pending_status(31 downto 0),
      cfg_interrupt_msi_pending_status_data_enable => cfg_interrupt_msi_pending_status_data_enable,
      cfg_interrupt_msi_pending_status_function_num(3 downto 0) => cfg_interrupt_msi_pending_status_function_num(3 downto 0),
      cfg_interrupt_msi_select(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      cfg_interrupt_msi_sent => cfg_interrupt_msi_sent,
      cfg_interrupt_msi_tph_present => cfg_interrupt_msi_tph_present,
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      cfg_interrupt_msi_tph_type(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      cfg_interrupt_msi_vf_enable(7 downto 0) => cfg_interrupt_msi_vf_enable(7 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      cfg_interrupt_msix_data(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      cfg_interrupt_msix_enable(3 downto 0) => cfg_interrupt_msix_enable(3 downto 0),
      cfg_interrupt_msix_fail => cfg_interrupt_msix_fail,
      cfg_interrupt_msix_int => cfg_interrupt_msix_int,
      cfg_interrupt_msix_mask(3 downto 0) => cfg_interrupt_msix_mask(3 downto 0),
      cfg_interrupt_msix_sent => cfg_interrupt_msix_sent,
      cfg_interrupt_msix_vf_enable(7 downto 0) => cfg_interrupt_msix_vf_enable(7 downto 0),
      cfg_interrupt_msix_vf_mask(7 downto 0) => cfg_interrupt_msix_vf_mask(7 downto 0),
      cfg_interrupt_pending(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => cfg_link_training_enable,
      cfg_local_error => cfg_local_error,
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mgmt_addr(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      cfg_mgmt_byte_enable(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      cfg_mgmt_read => cfg_mgmt_read,
      cfg_mgmt_read_data(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      cfg_mgmt_read_write_done => cfg_mgmt_read_write_done,
      cfg_mgmt_type1_cfg_reg_access => cfg_mgmt_type1_cfg_reg_access,
      cfg_mgmt_write => cfg_mgmt_write,
      cfg_mgmt_write_data(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_data(7 downto 0) => cfg_msg_received_data(7 downto 0),
      cfg_msg_received_type(4 downto 0) => cfg_msg_received_type(4 downto 0),
      cfg_msg_transmit => cfg_msg_transmit,
      cfg_msg_transmit_data(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      cfg_msg_transmit_done => cfg_msg_transmit_done,
      cfg_msg_transmit_type(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      cfg_per_func_status_data(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      cfg_per_function_number(3 downto 0) => cfg_per_function_number(3 downto 0),
      cfg_per_function_output_request => cfg_per_function_output_request,
      cfg_per_function_update_done => cfg_per_function_update_done,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_phy_link_status(1 downto 0) => cfg_phy_link_status(1 downto 0),
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => cfg_power_state_change_ack,
      cfg_power_state_change_interrupt => cfg_power_state_change_interrupt,
      cfg_rcb_status(3 downto 0) => cfg_rcb_status(3 downto 0),
      cfg_req_pm_transition_l23_ready => cfg_req_pm_transition_l23_ready,
      cfg_subsys_vend_id(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      cfg_tph_requester_enable(3 downto 0) => cfg_tph_requester_enable(3 downto 0),
      cfg_tph_st_mode(11 downto 0) => cfg_tph_st_mode(11 downto 0),
      cfg_vf_flr_done(7 downto 0) => cfg_vf_flr_done(7 downto 0),
      cfg_vf_flr_in_process(7 downto 0) => cfg_vf_flr_in_process(7 downto 0),
      cfg_vf_power_state(23 downto 0) => cfg_vf_power_state(23 downto 0),
      cfg_vf_status(15 downto 0) => cfg_vf_status(15 downto 0),
      cfg_vf_tph_requester_enable(7 downto 0) => cfg_vf_tph_requester_enable(7 downto 0),
      cfg_vf_tph_st_mode(23 downto 0) => cfg_vf_tph_st_mode(23 downto 0),
      conf_req_data(31 downto 0) => conf_req_data(31 downto 0),
      conf_req_ready => conf_req_ready,
      conf_req_reg_num(3 downto 0) => conf_req_reg_num(3 downto 0),
      conf_req_type(1 downto 0) => conf_req_type(1 downto 0),
      conf_req_valid => conf_req_valid,
      conf_resp_rdata(31 downto 0) => conf_resp_rdata(31 downto 0),
      conf_resp_valid => conf_resp_valid,
      drp_addr(9 downto 0) => drp_addr(9 downto 0),
      drp_clk => drp_clk,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_do(15 downto 0) => drp_do(15 downto 0),
      drp_en => drp_en,
      drp_rdy => drp_rdy,
      drp_we => drp_we,
      gt_phystatus(3 downto 0) => \^gt_phystatus\(3 downto 0),
      gt_rxstatus(11 downto 0) => \^gt_rxstatus\(11 downto 0),
      gt_rxvalid(3 downto 0) => \^gt_rxvalid\(3 downto 0),
      gt_txelecidle(3 downto 0) => \^gt_txelecidle\(3 downto 0),
      in0 => store_ltssm,
      lffs_sel => lffs_sel,
      ltssm_reg2(5 downto 0) => ltssm_reg2(5 downto 0),
      m_axis_cq_tdata(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      m_axis_cq_tkeep(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready => m_axis_cq_tready,
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      m_axis_rc_tkeep(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready => m_axis_rc_tready,
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mcap_design_switch => mcap_design_switch,
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_av(1 downto 0) => pcie_rq_tag_av(1 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      phy_rdy_out => \^phy_rdy_out\,
      phy_txeq_ctrl(7 downto 0) => \^phy_txeq_ctrl\(7 downto 0),
      phy_txeq_preset(15 downto 0) => \^phy_txeq_preset\(15 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\(1) => pcie3_uscale_top_inst_n_110,
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\(0) => pcie3_uscale_top_inst_n_111,
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => pipe_rx_eqcontrol_q(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1) => pcie3_uscale_top_inst_n_152,
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(0) => pcie3_uscale_top_inst_n_153,
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\(1) => pcie3_uscale_top_inst_n_173,
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\(0) => pcie3_uscale_top_inst_n_174,
      \pipe_stages_1.pipe_rx_eqdone_q_reg\ => gt_top_i_n_473,
      \pipe_stages_1.pipe_rx_eqdone_q_reg_0\ => gt_top_i_n_477,
      \pipe_stages_1.pipe_rx_eqdone_q_reg_1\ => gt_top_i_n_481,
      \pipe_stages_1.pipe_rx_eqdone_q_reg_2\ => gt_top_i_n_485,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\ => gt_top_i_n_474,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_0\ => gt_top_i_n_478,
      \pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg_1\ => gt_top_i_n_482,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(5) => pcie3_uscale_top_inst_n_119,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(4) => pcie3_uscale_top_inst_n_120,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(3) => pcie3_uscale_top_inst_n_121,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(2) => pcie3_uscale_top_inst_n_122,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(1) => pcie3_uscale_top_inst_n_123,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(0) => pcie3_uscale_top_inst_n_124,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => pipe_rx_eqlplffs_q(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5) => pcie3_uscale_top_inst_n_161,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(4) => pcie3_uscale_top_inst_n_162,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(3) => pcie3_uscale_top_inst_n_163,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(2) => pcie3_uscale_top_inst_n_164,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(1) => pcie3_uscale_top_inst_n_165,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(0) => pcie3_uscale_top_inst_n_166,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(5) => pcie3_uscale_top_inst_n_182,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(4) => pcie3_uscale_top_inst_n_183,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(3) => pcie3_uscale_top_inst_n_184,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(2) => pcie3_uscale_top_inst_n_185,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(1) => pcie3_uscale_top_inst_n_186,
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(0) => pcie3_uscale_top_inst_n_187,
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg\ => gt_top_i_n_475,
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_0\ => gt_top_i_n_479,
      \pipe_stages_1.pipe_rx_eqlplffssel_q_reg_1\ => gt_top_i_n_483,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(3) => pcie3_uscale_top_inst_n_115,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(2) => pcie3_uscale_top_inst_n_116,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(1) => pcie3_uscale_top_inst_n_117,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(0) => pcie3_uscale_top_inst_n_118,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => pipe_rx_eqlptxpreset_q(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3) => pcie3_uscale_top_inst_n_157,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(2) => pcie3_uscale_top_inst_n_158,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(1) => pcie3_uscale_top_inst_n_159,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(0) => pcie3_uscale_top_inst_n_160,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(3) => pcie3_uscale_top_inst_n_178,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(2) => pcie3_uscale_top_inst_n_179,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(1) => pcie3_uscale_top_inst_n_180,
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(0) => pcie3_uscale_top_inst_n_181,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(2) => pcie3_uscale_top_inst_n_112,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(1) => pcie3_uscale_top_inst_n_113,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(0) => pcie3_uscale_top_inst_n_114,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => pipe_rx_eqpreset_q(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2) => pcie3_uscale_top_inst_n_154,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(1) => pcie3_uscale_top_inst_n_155,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(0) => pcie3_uscale_top_inst_n_156,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(2) => pcie3_uscale_top_inst_n_175,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(1) => pcie3_uscale_top_inst_n_176,
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(0) => pcie3_uscale_top_inst_n_177,
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15) => gt_top_i_n_500,
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(14 downto 11) => txeq_postcursor_o(14 downto 11),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(10 downto 5) => txeq_maincursor(20 downto 15),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(4) => gt_top_i_n_501,
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(3 downto 0) => txeq_precursor_o(14 downto 11),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15) => gt_top_i_n_502,
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14 downto 11) => txeq_postcursor_o(19 downto 16),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10 downto 5) => txeq_maincursor(27 downto 22),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4) => gt_top_i_n_503,
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3 downto 0) => txeq_precursor_o(19 downto 16),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15) => TXEQ_NEW_COEFF(16),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14 downto 11) => txeq_postcursor_o(4 downto 1),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10 downto 5) => txeq_maincursor(6 downto 1),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4) => TXEQ_NEW_COEFF(4),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3 downto 0) => txeq_precursor_o(4 downto 1),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\(5 downto 0) => pipe_tx_eqdeemph_q(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5) => pcie3_uscale_top_inst_n_146,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4) => pcie3_uscale_top_inst_n_147,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3) => pcie3_uscale_top_inst_n_148,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2) => pcie3_uscale_top_inst_n_149,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1) => pcie3_uscale_top_inst_n_150,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0) => pcie3_uscale_top_inst_n_151,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5) => pcie3_uscale_top_inst_n_167,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(4) => pcie3_uscale_top_inst_n_168,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(3) => pcie3_uscale_top_inst_n_169,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(2) => pcie3_uscale_top_inst_n_170,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(1) => pcie3_uscale_top_inst_n_171,
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(0) => pcie3_uscale_top_inst_n_172,
      \pipe_stages_1.pipe_tx_eqdone_q_reg\ => gt_top_i_n_476,
      \pipe_stages_1.pipe_tx_eqdone_q_reg_0\ => gt_top_i_n_480,
      \pipe_stages_1.pipe_tx_eqdone_q_reg_1\ => gt_top_i_n_484,
      \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0) => pipe_tx0_margin(2 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]\(1 downto 0) => pipe_tx_rate_o(1 downto 0),
      pl_eq_in_progress => pl_eq_in_progress,
      pl_eq_phase(1 downto 0) => pl_eq_phase(1 downto 0),
      pl_eq_reset_eieos_count => pl_eq_reset_eieos_count,
      pl_gen2_upstream_prefer_deemph => pl_gen2_upstream_prefer_deemph,
      reg_cfg_tph_stt_read_data_valid_o_reg => pcie3_uscale_top_inst_n_331,
      rxctrl0_out(23 downto 22) => pipe_rx_syncheader(1 downto 0),
      rxctrl0_out(21) => pipe_rx_start_block(0),
      rxctrl0_out(20) => pipe_rx_data_valid(0),
      rxctrl0_out(19 downto 18) => pipe_rx_char_is_k(1 downto 0),
      rxctrl0_out(17 downto 16) => pipe_rx_syncheader(3 downto 2),
      rxctrl0_out(15) => pipe_rx_start_block(1),
      rxctrl0_out(14) => pipe_rx_data_valid(1),
      rxctrl0_out(13 downto 12) => pipe_rx_char_is_k(3 downto 2),
      rxctrl0_out(11 downto 10) => pipe_rx_syncheader(5 downto 4),
      rxctrl0_out(9) => pipe_rx_start_block(2),
      rxctrl0_out(8) => pipe_rx_data_valid(2),
      rxctrl0_out(7 downto 6) => pipe_rx_char_is_k(5 downto 4),
      rxctrl0_out(5 downto 4) => pipe_rx_syncheader(7 downto 6),
      rxctrl0_out(3) => pipe_rx_start_block(3),
      rxctrl0_out(2) => pipe_rx_data_valid(3),
      rxctrl0_out(1 downto 0) => pipe_rx_char_is_k(7 downto 6),
      rxdata_out(127 downto 96) => pipe_rx_data(31 downto 0),
      rxdata_out(95 downto 64) => pipe_rx_data(63 downto 32),
      rxdata_out(63 downto 32) => pipe_rx_data(95 downto 64),
      rxdata_out(31 downto 0) => pipe_rx_data(127 downto 96),
      rxelecidle_out(3) => pipe_rx_elec_idle(0),
      rxelecidle_out(2) => pipe_rx_elec_idle(1),
      rxelecidle_out(1) => pipe_rx_elec_idle(2),
      rxelecidle_out(0) => pipe_rx_elec_idle(3),
      rxpolarity_in(3) => pipe_rx_polarity(0),
      rxpolarity_in(2) => pipe_rx_polarity(1),
      rxpolarity_in(1) => pipe_rx_polarity(2),
      rxpolarity_in(0) => pipe_rx_polarity(3),
      s_axis_cc_tdata(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      s_axis_cc_tkeep(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      s_axis_rq_tkeep(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      src_arst => user_reset_int,
      sys_reset => sys_reset,
      sys_reset_0 => pcie3_uscale_top_inst_n_64,
      sys_reset_1 => user_lnk_up_int,
      txctrl0_in(15 downto 14) => pipe_tx_syncheader(1 downto 0),
      txctrl0_in(13) => pipe_tx_start_block(0),
      txctrl0_in(12) => pipe_tx_data_valid(0),
      txctrl0_in(11 downto 10) => pipe_tx_syncheader(3 downto 2),
      txctrl0_in(9) => pipe_tx_start_block(1),
      txctrl0_in(8) => pipe_tx_data_valid(1),
      txctrl0_in(7 downto 6) => pipe_tx_syncheader(5 downto 4),
      txctrl0_in(5) => pipe_tx_start_block(2),
      txctrl0_in(4) => pipe_tx_data_valid(2),
      txctrl0_in(3 downto 2) => pipe_tx_syncheader(7 downto 6),
      txctrl0_in(1) => pipe_tx_start_block(3),
      txctrl0_in(0) => pipe_tx_data_valid(3),
      txctrl1_in(3) => pipe_tx_compliance(0),
      txctrl1_in(2) => pipe_tx_compliance(1),
      txctrl1_in(1) => pipe_tx_compliance(2),
      txctrl1_in(0) => pipe_tx_compliance(3),
      txctrl2_in(7 downto 6) => pipe_tx_char_is_k(1 downto 0),
      txctrl2_in(5 downto 4) => pipe_tx_char_is_k(3 downto 2),
      txctrl2_in(3 downto 2) => pipe_tx_char_is_k(5 downto 4),
      txctrl2_in(1 downto 0) => pipe_tx_char_is_k(7 downto 6),
      txdata_in(127 downto 96) => pipe_txdata(31 downto 0),
      txdata_in(95 downto 64) => pipe_txdata(63 downto 32),
      txdata_in(63 downto 32) => pipe_txdata(95 downto 64),
      txdata_in(31 downto 0) => pipe_txdata(127 downto 96),
      txdeemph_in(0) => pipe_tx0_deemph,
      txdetectrx_in(0) => pipe_tx0_rcvr_det,
      txswing_in(0) => pipe_tx0_swing,
      user_tph_function_num(3 downto 0) => user_tph_function_num(3 downto 0),
      user_tph_stt_address(4 downto 0) => user_tph_stt_address(4 downto 0),
      user_tph_stt_read_data(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      user_tph_stt_read_data_valid => user_tph_stt_read_data_valid,
      user_tph_stt_read_enable => user_tph_stt_read_enable
    );
\read_rcvd_watchDog_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cfg_ext_read_data_valid,
      I1 => read_rcvd_watchDog_cnt(0),
      O => \read_rcvd_watchDog_cnt[0]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(10),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[10]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(11),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[11]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(12),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[12]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(13),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[13]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(14),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[14]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(15),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[15]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[18]_i_2_n_0\
    );
\read_rcvd_watchDog_cnt[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(18),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[18]_i_3_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111055555555"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(19),
      I1 => read_rcvd_watchDog_cnt(16),
      I2 => \read_rcvd_watchDog_cnt[19]_i_5_n_0\,
      I3 => \read_rcvd_watchDog_cnt[19]_i_6_n_0\,
      I4 => read_rcvd_watchDog_cnt(17),
      I5 => read_rcvd_watchDog_cnt(18),
      O => \read_rcvd_watchDog_cnt[19]_i_2_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(3),
      I1 => read_rcvd_watchDog_cnt(4),
      I2 => read_rcvd_watchDog_cnt(1),
      I3 => read_rcvd_watchDog_cnt(2),
      I4 => \read_rcvd_watchDog_cnt[19]_i_7_n_0\,
      O => \read_rcvd_watchDog_cnt[19]_i_5_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(11),
      I1 => read_rcvd_watchDog_cnt(12),
      I2 => read_rcvd_watchDog_cnt(9),
      I3 => read_rcvd_watchDog_cnt(10),
      I4 => \read_rcvd_watchDog_cnt[19]_i_8_n_0\,
      O => \read_rcvd_watchDog_cnt[19]_i_6_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(6),
      I1 => read_rcvd_watchDog_cnt(5),
      I2 => read_rcvd_watchDog_cnt(8),
      I3 => read_rcvd_watchDog_cnt(7),
      O => \read_rcvd_watchDog_cnt[19]_i_7_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(14),
      I1 => read_rcvd_watchDog_cnt(13),
      I2 => read_rcvd_watchDog_cnt(0),
      I3 => read_rcvd_watchDog_cnt(15),
      O => \read_rcvd_watchDog_cnt[19]_i_8_n_0\
    );
\read_rcvd_watchDog_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(1),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[1]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(2),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[2]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(3),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[3]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(4),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[4]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(5),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[5]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(6),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[6]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(7),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[7]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(8),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[8]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(9),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[9]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[0]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(0),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[10]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(10),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[11]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(11),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[12]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(12),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[13]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(13),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[14]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(14),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[15]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(15),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      D => p_2_in(16),
      Q => read_rcvd_watchDog_cnt(16),
      R => pcie3_uscale_top_inst_n_77
    );
\read_rcvd_watchDog_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_0\,
      CO(6) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_1\,
      CO(5) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_2\,
      CO(4) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_3\,
      CO(3) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_4\,
      CO(2) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_5\,
      CO(1) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_6\,
      CO(0) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_2_in(16 downto 9),
      S(7 downto 0) => read_rcvd_watchDog_cnt(16 downto 9)
    );
\read_rcvd_watchDog_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => read_rcvd_watchDog_cnt(0),
      CI_TOP => '0',
      CO(7) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_0\,
      CO(6) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_1\,
      CO(5) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_2\,
      CO(4) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_3\,
      CO(3) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_4\,
      CO(2) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_5\,
      CO(1) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_6\,
      CO(0) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_2_in(8 downto 1),
      S(7 downto 0) => read_rcvd_watchDog_cnt(8 downto 1)
    );
\read_rcvd_watchDog_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      D => p_2_in(17),
      Q => read_rcvd_watchDog_cnt(17),
      R => pcie3_uscale_top_inst_n_77
    );
\read_rcvd_watchDog_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[18]_i_3_n_0\,
      Q => read_rcvd_watchDog_cnt(18),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      D => p_2_in(19),
      Q => read_rcvd_watchDog_cnt(19),
      R => pcie3_uscale_top_inst_n_77
    );
\read_rcvd_watchDog_cnt_reg[19]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \read_rcvd_watchDog_cnt_reg[19]_i_3_n_6\,
      CO(0) => \read_rcvd_watchDog_cnt_reg[19]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => p_2_in(19 downto 17),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => read_rcvd_watchDog_cnt(19 downto 17)
    );
\read_rcvd_watchDog_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[1]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(1),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[2]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(2),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[3]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(3),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[4]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(4),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[5]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(5),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[6]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(6),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[7]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(7),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[8]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(8),
      R => pcie3_uscale_top_inst_n_78
    );
\read_rcvd_watchDog_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[9]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(9),
      R => pcie3_uscale_top_inst_n_78
    );
rxcdrhold_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_rxcdrhold
     port map (
      CLK_PCLK => pipe_clk,
      CLK_USERCLK => \^user_clk\,
      rxcdrhold_in(0) => phy_rxcdrhold,
      rxcdrhold_req_reg_0 => pcie3_uscale_top_inst_n_331,
      rxelecidle_out(0) => pipe_rx_elec_idle(0)
    );
sync_sys_clk: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => '1',
      CESYNC => sync_sc_ce,
      CLK => sys_clk,
      CLR => '0',
      CLRSYNC => sync_sc_clr
    );
user_lnk_up_cdc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => user_lnk_up_cdc_o,
      dest_clk => \^user_clk\,
      src_arst => user_lnk_up_int
    );
user_lnk_up_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => pcie3_uscale_top_inst_n_64,
      D => user_lnk_up_cdc_o,
      Q => user_lnk_up
    );
user_reset_cdc: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0\
     port map (
      dest_arst => user_reset_cdc_o,
      dest_clk => \^user_clk\,
      src_arst => user_reset_int
    );
user_reset_reg: unisim.vcomponents.FDPE
     port map (
      C => \^user_clk\,
      CE => '1',
      D => user_reset_cdc_o,
      PRE => user_reset_int,
      Q => user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk : out STD_LOGIC;
    user_reset : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_rq_tvalid : in STD_LOGIC;
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    m_axis_rc_tvalid : out STD_LOGIC;
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axis_cq_tvalid : out STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_cc_tvalid : in STD_LOGIC;
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_sent : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sys_clk_gt : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    int_qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_rdy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Pcie_nvme1,Pcie_nvme1_pcie3_uscale_core_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Pcie_nvme1_pcie3_uscale_core_top,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_cap_req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_err_cor_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_err_fatal_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_err_nonfatal_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_ext_read_received_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_ext_write_received_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_hot_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msi_fail_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msi_mask_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msi_sent_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msix_fail_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msix_sent_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_local_error_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_ltr_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_mgmt_read_write_done_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_msg_received_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_msg_transmit_done_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_per_function_update_done_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_phy_link_down_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_pl_status_change_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_power_state_change_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_conf_req_ready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_conf_resp_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_drp_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ext_ch_gt_drpclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_reset_rx_done_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_reset_tx_done_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_userclk_rx_active_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_userclk_tx_active_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_userclk_tx_reset_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mcap_design_switch_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pcie_perstn0_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pcie_perstn1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pcie_rq_seq_num_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pcie_rq_tag_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_phy_prst_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_phy_rrst_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_phy_rst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pl_eq_in_progress_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_cfgclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_cfgmclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_eos_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_preq_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_user_tph_stt_read_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_current_speed_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_cfg_dpa_substate_change_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_ext_function_number_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_ext_register_number_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_cfg_ext_write_byte_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_ext_write_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_cfg_fc_cpld_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_cfg_fc_cplh_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_fc_npd_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_cfg_fc_nph_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_fc_pd_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_cfg_fc_ph_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_flr_in_process_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_function_power_state_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_cfg_function_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_mmenable_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_vf_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_interrupt_msix_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_interrupt_msix_mask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_interrupt_msix_vf_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_interrupt_msix_vf_mask_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_link_power_state_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_cfg_ltssm_state_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_cfg_max_payload_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_cfg_max_read_req_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_cfg_mgmt_read_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_cfg_msg_received_data_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_msg_received_type_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_cfg_negotiated_width_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_obff_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_cfg_per_func_status_data_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_cfg_phy_link_status_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_cfg_rcb_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_tph_requester_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_tph_st_mode_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_cfg_vf_flr_in_process_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_vf_power_state_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_cfg_vf_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_cfg_vf_tph_requester_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_vf_tph_st_mode_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_common_commands_out_UNCONNECTED : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_U0_conf_resp_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_cpllpd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cpllreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_dmonfiforeset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_dmonitorclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_drp_do_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_drpaddr_in_UNCONNECTED : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal NLW_U0_drpclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_drpdi_in_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_drpen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_drpwe_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_ext_ch_gt_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_ext_ch_gt_drprdy_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_ext_qpll1pd_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_ext_qpll1rate_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_ext_qpll1refclk_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_ext_qpll1reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_eyescanreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_gt_cplllock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal NLW_U0_gt_eyescandataerror_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_gtpowergood_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_pcierateidle_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_pcieuserratestart_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_phystatus_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_qpll1lock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_gt_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_gt_rxcdrlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxcommadet_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxoutclk_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxpmaresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxprbserr_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxrecclkout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_gt_rxsyncdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_rxvalid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_txdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_txelecidle_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_txphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_txphinitdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_txresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gthrxn_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gthrxp_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gtrefclk01_in_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_gtrefclk0_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gtrxreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gttxreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_loopback_in_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_pcie_cq_np_req_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_pcie_rq_seq_num_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pcie_rq_tag_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_pcie_rq_tag_av_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_pcie_tfc_npd_av_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_pcie_tfc_nph_av_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_pcieeqrxeqadaptdone_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pcierstidle_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pciersttxsyncstart_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pcieuserratedone_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pcsrsvdin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_phy_rst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_phy_rxeq_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_phy_txeq_ctrl_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_phy_txeq_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_phy_txeq_preset_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_pipe_tx_0_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_1_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_2_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_3_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_4_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_5_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_6_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_7_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pl_eq_phase_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_qpll0clk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_qpll0refclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_qpll1clk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_qpll1pd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_qpll1refclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_qpll1reset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_qpllrsvd2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_qpllrsvd3_in_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_rx8b10ben_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxbufreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxcdrhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxcommadeten_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfeagchold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfecfokhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfekhhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfelfhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap10hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap11hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap12hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap13hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap14hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap15hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap2hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap3hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap4hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap5hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap6hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap7hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap8hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfetap9hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfeuthold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxdfevphold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxlpmen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxlpmgchold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxlpmhfhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxlpmlfhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxlpmoshold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxmcommaalignen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxoshold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxpcommaalignen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxpd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxpolarity_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxprbscntreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxprbssel_in_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rxprogdivreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxrate_in_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rxratemode_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxslide_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxuserrdy_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxusrclk2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rxusrclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_startup_di_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_tx8b10ben_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txctrl0_in_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_txctrl1_in_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_txctrl2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_txdata_in_UNCONNECTED : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal NLW_U0_txdeemph_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txdetectrx_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txdiffctrl_in_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_txdlybypass_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txdlyen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txdlyhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txdlyovrden_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txdlysreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txdlyupdown_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txelecidle_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txinhibit_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txmaincursor_in_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_txmargin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_txoutclksel_in_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_txpd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txphalign_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txphalignen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txphdlypd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txphdlyreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txphdlytstclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txphinit_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txphovrden_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txpostcursor_in_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_U0_txprbsforceerr_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txprbssel_in_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_txprecursor_in_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_U0_txprogdivreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txrate_in_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_txswing_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txsyncallin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txsyncin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txsyncmode_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txuserrdy_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txusrclk2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_txusrclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_user_tph_stt_read_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ACS_CAP_NEXTPTR : string;
  attribute ACS_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute ACS_EXT_CAP_ENABLE : string;
  attribute ACS_EXT_CAP_ENABLE of U0 : label is "FALSE";
  attribute ARI_CAP_ENABLE : string;
  attribute ARI_CAP_ENABLE of U0 : label is "FALSE";
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_CC_PARITY_CHK : string;
  attribute AXISTEN_IF_CC_PARITY_CHK of U0 : label is "FALSE";
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG : string;
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG of U0 : label is "TRUE";
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE : string;
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE of U0 : label is "20'b00101111111111111111";
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC : string;
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC of U0 : label is "FALSE";
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_RC_STRADDLE : string;
  attribute AXISTEN_IF_RC_STRADDLE of U0 : label is "FALSE";
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_RQ_PARITY_CHK : string;
  attribute AXISTEN_IF_RQ_PARITY_CHK of U0 : label is "FALSE";
  attribute AXISTEN_IF_WIDTH : string;
  attribute AXISTEN_IF_WIDTH of U0 : label is "2'b01";
  attribute BMD_PIO_MODE : string;
  attribute BMD_PIO_MODE of U0 : label is "FALSE";
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of U0 : label is "FALSE";
  attribute CFG_EXT_IF : string;
  attribute CFG_EXT_IF of U0 : label is "TRUE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of U0 : label is "FALSE";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of U0 : label is "FALSE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of U0 : label is "FALSE";
  attribute CFG_TX_MSG_IF : string;
  attribute CFG_TX_MSG_IF of U0 : label is "FALSE";
  attribute COMPLETION_SPACE : string;
  attribute COMPLETION_SPACE of U0 : label is "16KB";
  attribute CORE_CLK_FREQ : integer;
  attribute CORE_CLK_FREQ of U0 : label is 1;
  attribute CRM_CORE_CLK_FREQ_500 : string;
  attribute CRM_CORE_CLK_FREQ_500 of U0 : label is "FALSE";
  attribute CRM_USER_CLK_FREQ : string;
  attribute CRM_USER_CLK_FREQ of U0 : label is "2'b10";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of U0 : label is 128;
  attribute DBG_DESCRAMBLE_EN : string;
  attribute DBG_DESCRAMBLE_EN of U0 : label is "FALSE";
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE : string;
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE of U0 : label is "FALSE";
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 of U0 : label is "FALSE";
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS : string;
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS of U0 : label is "FALSE";
  attribute DEDICATE_PERST : string;
  attribute DEDICATE_PERST of U0 : label is "FALSE";
  attribute DEV_PORT_TYPE : integer;
  attribute DEV_PORT_TYPE of U0 : label is 2;
  attribute DIS_GT_WIZARD : string;
  attribute DIS_GT_WIZARD of U0 : label is "FALSE";
  attribute DNSTREAM_LINK_NUM : string;
  attribute DNSTREAM_LINK_NUM of U0 : label is "8'b00000000";
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute ENABLE_AUTO_RXEQ : string;
  attribute ENABLE_AUTO_RXEQ of U0 : label is "FALSE";
  attribute ENABLE_GT_V1_5 : string;
  attribute ENABLE_GT_V1_5 of U0 : label is "FALSE";
  attribute ENABLE_IBERT : string;
  attribute ENABLE_IBERT of U0 : label is "FALSE";
  attribute ENABLE_JTAG_DBG : string;
  attribute ENABLE_JTAG_DBG of U0 : label is "FALSE";
  attribute EN_GT_SELECTION : string;
  attribute EN_GT_SELECTION of U0 : label is "TRUE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of U0 : label is "FALSE";
  attribute EXT_PIPE_SIM : string;
  attribute EXT_PIPE_SIM of U0 : label is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of U0 : label is "FALSE";
  attribute EXT_XVC_VSEC_ENABLE : string;
  attribute EXT_XVC_VSEC_ENABLE of U0 : label is "FALSE";
  attribute FREE_RUN_FREQ : integer;
  attribute FREE_RUN_FREQ of U0 : label is 0;
  attribute GEN_VALID_AT_WATCHDOG_CNT : string;
  attribute GEN_VALID_AT_WATCHDOG_CNT of U0 : label is "20'b01000000000000000000";
  attribute GTWIZ_IN_CORE : integer;
  attribute GTWIZ_IN_CORE of U0 : label is 1;
  attribute GT_DRP_CLK_SRC : integer;
  attribute GT_DRP_CLK_SRC of U0 : label is 0;
  attribute GT_TX_PD : string;
  attribute GT_TX_PD of U0 : label is "FALSE";
  attribute INS_LOSS_PROFILE : string;
  attribute INS_LOSS_PROFILE of U0 : label is "Add-in_Card";
  attribute INTERFACE_SPEED : string;
  attribute INTERFACE_SPEED of U0 : label is "500MHZ";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of U0 : label is 4;
  attribute LL_ACK_TIMEOUT : string;
  attribute LL_ACK_TIMEOUT of U0 : label is "9'b000000000";
  attribute LL_ACK_TIMEOUT_EN : string;
  attribute LL_ACK_TIMEOUT_EN of U0 : label is "FALSE";
  attribute LL_ACK_TIMEOUT_FUNC : integer;
  attribute LL_ACK_TIMEOUT_FUNC of U0 : label is 0;
  attribute LL_CPL_FC_UPDATE_TIMER : string;
  attribute LL_CPL_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_FC_UPDATE_TIMER : string;
  attribute LL_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_NP_FC_UPDATE_TIMER : string;
  attribute LL_NP_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_P_FC_UPDATE_TIMER : string;
  attribute LL_P_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_REPLAY_TIMEOUT : string;
  attribute LL_REPLAY_TIMEOUT of U0 : label is "9'b000000000";
  attribute LL_REPLAY_TIMEOUT_EN : string;
  attribute LL_REPLAY_TIMEOUT_EN of U0 : label is "FALSE";
  attribute LL_REPLAY_TIMEOUT_FUNC : integer;
  attribute LL_REPLAY_TIMEOUT_FUNC of U0 : label is 0;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL : string;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL of U0 : label is "10'b0011111010";
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string;
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE of U0 : label is "FALSE";
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE : string;
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE of U0 : label is "FALSE";
  attribute MAX_WATCHDOG_CNT : string;
  attribute MAX_WATCHDOG_CNT of U0 : label is "20'b01001111111111111111";
  attribute MCAP_CAP_NEXTPTR : string;
  attribute MCAP_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute MCAP_CONFIGURE_OVERRIDE : string;
  attribute MCAP_CONFIGURE_OVERRIDE of U0 : label is "FALSE";
  attribute MCAP_ENABLE : string;
  attribute MCAP_ENABLE of U0 : label is "FALSE";
  attribute MCAP_ENABLEMENT : string;
  attribute MCAP_ENABLEMENT of U0 : label is "NONE";
  attribute MCAP_EOS_DESIGN_SWITCH : string;
  attribute MCAP_EOS_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_FPGA_BITSTREAM_VERSION : string;
  attribute MCAP_FPGA_BITSTREAM_VERSION of U0 : label is "32'b00000000000000000000000000000000";
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH : string;
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_EOS : string;
  attribute MCAP_INTERRUPT_ON_MCAP_EOS of U0 : label is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR : string;
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR of U0 : label is "FALSE";
  attribute MCAP_VSEC_ID : string;
  attribute MCAP_VSEC_ID of U0 : label is "16'b0000000000000001";
  attribute MCAP_VSEC_LEN : string;
  attribute MCAP_VSEC_LEN of U0 : label is "12'b000000101100";
  attribute MCAP_VSEC_REV : string;
  attribute MCAP_VSEC_REV of U0 : label is "4'b0000";
  attribute MSIX_EN : string;
  attribute MSIX_EN of U0 : label is "FALSE";
  attribute MSI_EN : string;
  attribute MSI_EN of U0 : label is "FALSE";
  attribute MULT_PF_DES : string;
  attribute MULT_PF_DES of U0 : label is "TRUE";
  attribute NO_DECODE_LOGIC : string;
  attribute NO_DECODE_LOGIC of U0 : label is "FALSE";
  attribute PCIE3_DRP : string;
  attribute PCIE3_DRP of U0 : label is "FALSE";
  attribute PCIE_CHAN_BOND : integer;
  attribute PCIE_CHAN_BOND of U0 : label is 0;
  attribute PCIE_CHAN_BOND_EN : string;
  attribute PCIE_CHAN_BOND_EN of U0 : label is "FALSE";
  attribute PCIE_CONFIGURATION : string;
  attribute PCIE_CONFIGURATION of U0 : label is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of U0 : label is "FALSE";
  attribute PCIE_FAST_CONFIG : string;
  attribute PCIE_FAST_CONFIG of U0 : label is "NONE";
  attribute PCIE_GT_DEVICE : string;
  attribute PCIE_GT_DEVICE of U0 : label is "GTH";
  attribute PCIE_LINK_SPEED : integer;
  attribute PCIE_LINK_SPEED of U0 : label is 3;
  attribute PCIE_LPM_DFE : string;
  attribute PCIE_LPM_DFE of U0 : label is "LPM";
  attribute PCIE_TXBUF_EN : string;
  attribute PCIE_TXBUF_EN of U0 : label is "FALSE";
  attribute PCIE_USE_MODE : string;
  attribute PCIE_USE_MODE of U0 : label is "2.0";
  attribute PER_FUNC_STATUS_IF : string;
  attribute PER_FUNC_STATUS_IF of U0 : label is "FALSE";
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF0_AER_CAP_NEXTPTR : string;
  attribute PF0_AER_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_ARI_CAP_NEXTPTR : string;
  attribute PF0_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_ARI_CAP_NEXT_FUNC : string;
  attribute PF0_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF0_ARI_CAP_VER : string;
  attribute PF0_ARI_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_BAR0_APERTURE_SIZE : string;
  attribute PF0_BAR0_APERTURE_SIZE of U0 : label is "8'b00001001";
  attribute PF0_BAR0_CONTROL : string;
  attribute PF0_BAR0_CONTROL of U0 : label is "4'b0100";
  attribute PF0_BAR1_APERTURE_SIZE : string;
  attribute PF0_BAR1_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR1_CONTROL : string;
  attribute PF0_BAR1_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BAR2_APERTURE_SIZE : string;
  attribute PF0_BAR2_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR2_CONTROL : string;
  attribute PF0_BAR2_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BAR3_APERTURE_SIZE : string;
  attribute PF0_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR3_CONTROL : string;
  attribute PF0_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BAR4_APERTURE_SIZE : string;
  attribute PF0_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR4_CONTROL : string;
  attribute PF0_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BAR5_APERTURE_SIZE : string;
  attribute PF0_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR5_CONTROL : string;
  attribute PF0_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BIST_REGISTER : string;
  attribute PF0_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF0_CAPABILITY_POINTER : string;
  attribute PF0_CAPABILITY_POINTER of U0 : label is "8'b11000000";
  attribute PF0_CLASS_CODE : string;
  attribute PF0_CLASS_CODE of U0 : label is "24'b000001100000101000000000";
  attribute PF0_DEVICE_ID : string;
  attribute PF0_DEVICE_ID of U0 : label is "16'b1000000100100100";
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE : string;
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string;
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE of U0 : label is "TRUE";
  attribute PF0_DEV_CAP2_LTR_SUPPORT : string;
  attribute PF0_DEV_CAP2_LTR_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_OBFF_SUPPORT : string;
  attribute PF0_DEV_CAP2_OBFF_SUPPORT of U0 : label is "4'b0000";
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY of U0 : label is 0;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY of U0 : label is 0;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED : string;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED of U0 : label is "FALSE";
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string;
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE of U0 : label is "FALSE";
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "4'b0011";
  attribute PF0_DPA_CAP_NEXTPTR : string;
  attribute PF0_DPA_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_VER : string;
  attribute PF0_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_DSN_CAP_NEXTPTR : string;
  attribute PF0_DSN_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_EXPANSION_ROM_ENABLE : string;
  attribute PF0_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF0_INTERRUPT_LINE : string;
  attribute PF0_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF0_INTERRUPT_PIN : string;
  attribute PF0_INTERRUPT_PIN of U0 : label is "4'b0000";
  attribute PF0_LINK_CAP_ASPM_SUPPORT : integer;
  attribute PF0_LINK_CAP_ASPM_SUPPORT of U0 : label is 0;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 of U0 : label is 7;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG of U0 : label is "TRUE";
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT of U0 : label is "10'b0000000000";
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT of U0 : label is "10'b0000000000";
  attribute PF0_LTR_CAP_NEXTPTR : string;
  attribute PF0_LTR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_LTR_CAP_VER : string;
  attribute PF0_LTR_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_MSIX_CAP_NEXTPTR : string;
  attribute PF0_MSIX_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF0_MSIX_CAP_PBA_BIR : integer;
  attribute PF0_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute PF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF0_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute PF0_MSIX_CAP_TABLE_BIR : integer;
  attribute PF0_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute PF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF0_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute PF0_MSIX_CAP_TABLE_SIZE : string;
  attribute PF0_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute PF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF0_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF0_MSI_CAP_NEXTPTR : string;
  attribute PF0_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF0_MSI_CAP_PERVECMASKCAP : string;
  attribute PF0_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF0_PB_CAP_DATA_REG_D0 : integer;
  attribute PF0_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF0_PB_CAP_DATA_REG_D1 : integer;
  attribute PF0_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF0_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF0_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF0_PB_CAP_NEXTPTR : string;
  attribute PF0_PB_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF0_PB_CAP_VER : string;
  attribute PF0_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_PM_CAP_ID : string;
  attribute PF0_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF0_PM_CAP_NEXTPTR : string;
  attribute PF0_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF0_PM_CAP_PMESUPPORT_D0 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D0 of U0 : label is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D1 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D1 of U0 : label is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT : string;
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT of U0 : label is "FALSE";
  attribute PF0_PM_CAP_SUPP_D1_STATE : string;
  attribute PF0_PM_CAP_SUPP_D1_STATE of U0 : label is "FALSE";
  attribute PF0_PM_CAP_VER_ID : string;
  attribute PF0_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF0_PM_CSR_NOSOFTRESET : string;
  attribute PF0_PM_CSR_NOSOFTRESET of U0 : label is "TRUE";
  attribute PF0_RBAR_CAP_ENABLE : string;
  attribute PF0_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF0_RBAR_CAP_NEXTPTR : string;
  attribute PF0_RBAR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_RBAR_CAP_SIZE0 : string;
  attribute PF0_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE1 : string;
  attribute PF0_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE2 : string;
  attribute PF0_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_VER : string;
  attribute PF0_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_RBAR_CONTROL_INDEX0 : string;
  attribute PF0_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX1 : string;
  attribute PF0_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX2 : string;
  attribute PF0_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF0_RBAR_CONTROL_SIZE0 : string;
  attribute PF0_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE1 : string;
  attribute PF0_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE2 : string;
  attribute PF0_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF0_RBAR_NUM : string;
  attribute PF0_RBAR_NUM of U0 : label is "3'b001";
  attribute PF0_REVISION_ID : string;
  attribute PF0_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR : string;
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR0_CONTROL : string;
  attribute PF0_SRIOV_BAR0_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR1_CONTROL : string;
  attribute PF0_SRIOV_BAR1_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR2_CONTROL : string;
  attribute PF0_SRIOV_BAR2_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR3_CONTROL : string;
  attribute PF0_SRIOV_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR4_CONTROL : string;
  attribute PF0_SRIOV_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR5_CONTROL : string;
  attribute PF0_SRIOV_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_CAP_INITIAL_VF : string;
  attribute PF0_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_NEXTPTR : string;
  attribute PF0_SRIOV_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_SRIOV_CAP_TOTAL_VF : string;
  attribute PF0_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_VER : string;
  attribute PF0_SRIOV_CAP_VER of U0 : label is "4'b0000";
  attribute PF0_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF0_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_FUNC_DEP_LINK : string;
  attribute PF0_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 1363;
  attribute PF0_SRIOV_VF_DEVICE_ID : string;
  attribute PF0_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF0_SUBSYSTEM_ID : string;
  attribute PF0_SUBSYSTEM_ID of U0 : label is "16'b0000000000000111";
  attribute PF0_SUBSYSTEM_VENDOR_ID : string;
  attribute PF0_SUBSYSTEM_VENDOR_ID of U0 : label is "16'b0001000011101110";
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute PF0_TPHR_CAP_ENABLE : string;
  attribute PF0_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF0_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute PF0_TPHR_CAP_NEXTPTR : string;
  attribute PF0_TPHR_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF0_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute PF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF0_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute PF0_TPHR_CAP_VER : string;
  attribute PF0_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_VC_CAP_ENABLE : string;
  attribute PF0_VC_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF0_VC_CAP_NEXTPTR : string;
  attribute PF0_VC_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_VC_CAP_VER : string;
  attribute PF0_VC_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_VENDOR_ID : string;
  attribute PF0_VENDOR_ID of U0 : label is "16'b0001000011101110";
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF1_AER_CAP_NEXTPTR : string;
  attribute PF1_AER_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXTPTR : string;
  attribute PF1_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXT_FUNC : string;
  attribute PF1_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF1_BAR0_APERTURE_SIZE : string;
  attribute PF1_BAR0_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR0_CONTROL : string;
  attribute PF1_BAR0_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR1_APERTURE_SIZE : string;
  attribute PF1_BAR1_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR1_CONTROL : string;
  attribute PF1_BAR1_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR2_APERTURE_SIZE : string;
  attribute PF1_BAR2_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR2_CONTROL : string;
  attribute PF1_BAR2_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR3_APERTURE_SIZE : string;
  attribute PF1_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR3_CONTROL : string;
  attribute PF1_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR4_APERTURE_SIZE : string;
  attribute PF1_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR4_CONTROL : string;
  attribute PF1_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR5_APERTURE_SIZE : string;
  attribute PF1_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR5_CONTROL : string;
  attribute PF1_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BIST_REGISTER : string;
  attribute PF1_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF1_CAPABILITY_POINTER : string;
  attribute PF1_CAPABILITY_POINTER of U0 : label is "8'b11000000";
  attribute PF1_CLASS_CODE : string;
  attribute PF1_CLASS_CODE of U0 : label is "24'b000001100000101000000000";
  attribute PF1_DEVICE_ID : string;
  attribute PF1_DEVICE_ID of U0 : label is "16'b1000000000010001";
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "4'b0010";
  attribute PF1_DPA_CAP_NEXTPTR : string;
  attribute PF1_DPA_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_VER : string;
  attribute PF1_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF1_DSN_CAP_NEXTPTR : string;
  attribute PF1_DSN_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_EXPANSION_ROM_ENABLE : string;
  attribute PF1_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF1_INTERRUPT_LINE : string;
  attribute PF1_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF1_INTERRUPT_PIN : string;
  attribute PF1_INTERRUPT_PIN of U0 : label is "4'b0000";
  attribute PF1_MSIX_CAP_NEXTPTR : string;
  attribute PF1_MSIX_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF1_MSIX_CAP_PBA_BIR : integer;
  attribute PF1_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute PF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF1_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute PF1_MSIX_CAP_TABLE_BIR : integer;
  attribute PF1_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute PF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF1_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute PF1_MSIX_CAP_TABLE_SIZE : string;
  attribute PF1_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute PF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF1_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF1_MSI_CAP_NEXTPTR : string;
  attribute PF1_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF1_MSI_CAP_PERVECMASKCAP : string;
  attribute PF1_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF1_PB_CAP_DATA_REG_D0 : integer;
  attribute PF1_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF1_PB_CAP_DATA_REG_D1 : integer;
  attribute PF1_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF1_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF1_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF1_PB_CAP_NEXTPTR : string;
  attribute PF1_PB_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF1_PB_CAP_VER : string;
  attribute PF1_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF1_PM_CAP_ID : string;
  attribute PF1_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF1_PM_CAP_NEXTPTR : string;
  attribute PF1_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF1_PM_CAP_VER_ID : string;
  attribute PF1_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF1_RBAR_CAP_ENABLE : string;
  attribute PF1_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF1_RBAR_CAP_NEXTPTR : string;
  attribute PF1_RBAR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_RBAR_CAP_SIZE0 : string;
  attribute PF1_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE1 : string;
  attribute PF1_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE2 : string;
  attribute PF1_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_VER : string;
  attribute PF1_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF1_RBAR_CONTROL_INDEX0 : string;
  attribute PF1_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX1 : string;
  attribute PF1_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX2 : string;
  attribute PF1_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF1_RBAR_CONTROL_SIZE0 : string;
  attribute PF1_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE1 : string;
  attribute PF1_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE2 : string;
  attribute PF1_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF1_RBAR_NUM : string;
  attribute PF1_RBAR_NUM of U0 : label is "3'b001";
  attribute PF1_REVISION_ID : string;
  attribute PF1_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR0_CONTROL : string;
  attribute PF1_SRIOV_BAR0_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR1_CONTROL : string;
  attribute PF1_SRIOV_BAR1_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR2_CONTROL : string;
  attribute PF1_SRIOV_BAR2_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR3_CONTROL : string;
  attribute PF1_SRIOV_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR4_CONTROL : string;
  attribute PF1_SRIOV_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR5_CONTROL : string;
  attribute PF1_SRIOV_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_CAP_INITIAL_VF : string;
  attribute PF1_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_NEXTPTR : string;
  attribute PF1_SRIOV_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_SRIOV_CAP_TOTAL_VF : string;
  attribute PF1_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_VER : string;
  attribute PF1_SRIOV_CAP_VER of U0 : label is "4'b0000";
  attribute PF1_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF1_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF1_SRIOV_FUNC_DEP_LINK : string;
  attribute PF1_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000001";
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 1363;
  attribute PF1_SRIOV_VF_DEVICE_ID : string;
  attribute PF1_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF1_SUBSYSTEM_ID : string;
  attribute PF1_SUBSYSTEM_ID of U0 : label is "16'b0000000000000111";
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute PF1_TPHR_CAP_ENABLE : string;
  attribute PF1_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF1_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute PF1_TPHR_CAP_NEXTPTR : string;
  attribute PF1_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF1_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF1_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute PF1_TPHR_CAP_VER : string;
  attribute PF1_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF2_AER_CAP_NEXTPTR : string;
  attribute PF2_AER_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXTPTR : string;
  attribute PF2_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXT_FUNC : string;
  attribute PF2_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF2_BAR0_APERTURE_SIZE : string;
  attribute PF2_BAR0_APERTURE_SIZE of U0 : label is "6'b000011";
  attribute PF2_BAR0_CONTROL : string;
  attribute PF2_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF2_BAR1_APERTURE_SIZE : string;
  attribute PF2_BAR1_APERTURE_SIZE of U0 : label is "6'b000000";
  attribute PF2_BAR1_CONTROL : string;
  attribute PF2_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF2_BAR2_APERTURE_SIZE : string;
  attribute PF2_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR2_CONTROL : string;
  attribute PF2_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF2_BAR3_APERTURE_SIZE : string;
  attribute PF2_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR3_CONTROL : string;
  attribute PF2_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF2_BAR4_APERTURE_SIZE : string;
  attribute PF2_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR4_CONTROL : string;
  attribute PF2_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF2_BAR5_APERTURE_SIZE : string;
  attribute PF2_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR5_CONTROL : string;
  attribute PF2_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF2_BIST_REGISTER : string;
  attribute PF2_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF2_CAPABILITY_POINTER : string;
  attribute PF2_CAPABILITY_POINTER of U0 : label is "8'b01010000";
  attribute PF2_CLASS_CODE : string;
  attribute PF2_CLASS_CODE of U0 : label is "24'b000000000000000000000000";
  attribute PF2_DEVICE_ID : string;
  attribute PF2_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "3'b011";
  attribute PF2_DPA_CAP_NEXTPTR : string;
  attribute PF2_DPA_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_VER : string;
  attribute PF2_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_DSN_CAP_NEXTPTR : string;
  attribute PF2_DSN_CAP_NEXTPTR of U0 : label is "12'b000100001100";
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_EXPANSION_ROM_ENABLE : string;
  attribute PF2_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF2_INTERRUPT_LINE : string;
  attribute PF2_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF2_INTERRUPT_PIN : string;
  attribute PF2_INTERRUPT_PIN of U0 : label is "3'b001";
  attribute PF2_MSIX_CAP_NEXTPTR : string;
  attribute PF2_MSIX_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF2_MSIX_CAP_PBA_BIR : integer;
  attribute PF2_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute PF2_MSIX_CAP_PBA_OFFSET : string;
  attribute PF2_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute PF2_MSIX_CAP_TABLE_BIR : integer;
  attribute PF2_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute PF2_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF2_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute PF2_MSIX_CAP_TABLE_SIZE : string;
  attribute PF2_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF2_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF2_MSI_CAP_NEXTPTR : string;
  attribute PF2_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF2_MSI_CAP_PERVECMASKCAP : string;
  attribute PF2_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF2_PB_CAP_DATA_REG_D0 : integer;
  attribute PF2_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF2_PB_CAP_DATA_REG_D1 : integer;
  attribute PF2_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF2_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF2_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF2_PB_CAP_NEXTPTR : string;
  attribute PF2_PB_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF2_PB_CAP_VER : string;
  attribute PF2_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_PM_CAP_ID : string;
  attribute PF2_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF2_PM_CAP_NEXTPTR : string;
  attribute PF2_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF2_PM_CAP_VER_ID : string;
  attribute PF2_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF2_RBAR_CAP_ENABLE : string;
  attribute PF2_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF2_RBAR_CAP_NEXTPTR : string;
  attribute PF2_RBAR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_RBAR_CAP_SIZE0 : string;
  attribute PF2_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE1 : string;
  attribute PF2_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE2 : string;
  attribute PF2_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_VER : string;
  attribute PF2_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_RBAR_CONTROL_INDEX0 : string;
  attribute PF2_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX1 : string;
  attribute PF2_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX2 : string;
  attribute PF2_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF2_RBAR_CONTROL_SIZE0 : string;
  attribute PF2_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE1 : string;
  attribute PF2_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE2 : string;
  attribute PF2_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF2_RBAR_NUM : string;
  attribute PF2_RBAR_NUM of U0 : label is "3'b001";
  attribute PF2_REVISION_ID : string;
  attribute PF2_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR0_CONTROL : string;
  attribute PF2_SRIOV_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "5'b00000";
  attribute PF2_SRIOV_BAR1_CONTROL : string;
  attribute PF2_SRIOV_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR2_CONTROL : string;
  attribute PF2_SRIOV_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR3_CONTROL : string;
  attribute PF2_SRIOV_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR4_CONTROL : string;
  attribute PF2_SRIOV_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR5_CONTROL : string;
  attribute PF2_SRIOV_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF2_SRIOV_CAP_INITIAL_VF : string;
  attribute PF2_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_NEXTPTR : string;
  attribute PF2_SRIOV_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_SRIOV_CAP_TOTAL_VF : string;
  attribute PF2_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_VER : string;
  attribute PF2_SRIOV_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF2_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_FUNC_DEP_LINK : string;
  attribute PF2_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 0;
  attribute PF2_SRIOV_VF_DEVICE_ID : string;
  attribute PF2_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF2_SUBSYSTEM_ID : string;
  attribute PF2_SUBSYSTEM_ID of U0 : label is "16'b0000000000000000";
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute PF2_TPHR_CAP_ENABLE : string;
  attribute PF2_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF2_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute PF2_TPHR_CAP_NEXTPTR : string;
  attribute PF2_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF2_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute PF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF2_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF2_TPHR_CAP_VER : string;
  attribute PF2_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF3_AER_CAP_NEXTPTR : string;
  attribute PF3_AER_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXTPTR : string;
  attribute PF3_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXT_FUNC : string;
  attribute PF3_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF3_BAR0_APERTURE_SIZE : string;
  attribute PF3_BAR0_APERTURE_SIZE of U0 : label is "6'b000011";
  attribute PF3_BAR0_CONTROL : string;
  attribute PF3_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF3_BAR1_APERTURE_SIZE : string;
  attribute PF3_BAR1_APERTURE_SIZE of U0 : label is "6'b000000";
  attribute PF3_BAR1_CONTROL : string;
  attribute PF3_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF3_BAR2_APERTURE_SIZE : string;
  attribute PF3_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR2_CONTROL : string;
  attribute PF3_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF3_BAR3_APERTURE_SIZE : string;
  attribute PF3_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR3_CONTROL : string;
  attribute PF3_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF3_BAR4_APERTURE_SIZE : string;
  attribute PF3_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR4_CONTROL : string;
  attribute PF3_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF3_BAR5_APERTURE_SIZE : string;
  attribute PF3_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR5_CONTROL : string;
  attribute PF3_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF3_BIST_REGISTER : string;
  attribute PF3_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF3_CAPABILITY_POINTER : string;
  attribute PF3_CAPABILITY_POINTER of U0 : label is "8'b01010000";
  attribute PF3_CLASS_CODE : string;
  attribute PF3_CLASS_CODE of U0 : label is "24'b000000000000000000000000";
  attribute PF3_DEVICE_ID : string;
  attribute PF3_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "3'b011";
  attribute PF3_DPA_CAP_NEXTPTR : string;
  attribute PF3_DPA_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_VER : string;
  attribute PF3_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_DSN_CAP_NEXTPTR : string;
  attribute PF3_DSN_CAP_NEXTPTR of U0 : label is "12'b000100001100";
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_EXPANSION_ROM_ENABLE : string;
  attribute PF3_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF3_INTERRUPT_LINE : string;
  attribute PF3_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF3_INTERRUPT_PIN : string;
  attribute PF3_INTERRUPT_PIN of U0 : label is "3'b001";
  attribute PF3_MSIX_CAP_NEXTPTR : string;
  attribute PF3_MSIX_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF3_MSIX_CAP_PBA_BIR : integer;
  attribute PF3_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute PF3_MSIX_CAP_PBA_OFFSET : string;
  attribute PF3_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute PF3_MSIX_CAP_TABLE_BIR : integer;
  attribute PF3_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute PF3_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF3_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute PF3_MSIX_CAP_TABLE_SIZE : string;
  attribute PF3_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF3_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF3_MSI_CAP_NEXTPTR : string;
  attribute PF3_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF3_MSI_CAP_PERVECMASKCAP : string;
  attribute PF3_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF3_PB_CAP_DATA_REG_D0 : integer;
  attribute PF3_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF3_PB_CAP_DATA_REG_D1 : integer;
  attribute PF3_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF3_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF3_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF3_PB_CAP_NEXTPTR : string;
  attribute PF3_PB_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF3_PB_CAP_VER : string;
  attribute PF3_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_PM_CAP_ID : string;
  attribute PF3_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF3_PM_CAP_NEXTPTR : string;
  attribute PF3_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF3_PM_CAP_VER_ID : string;
  attribute PF3_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF3_RBAR_CAP_ENABLE : string;
  attribute PF3_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF3_RBAR_CAP_NEXTPTR : string;
  attribute PF3_RBAR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_RBAR_CAP_SIZE0 : string;
  attribute PF3_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE1 : string;
  attribute PF3_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE2 : string;
  attribute PF3_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_VER : string;
  attribute PF3_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_RBAR_CONTROL_INDEX0 : string;
  attribute PF3_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX1 : string;
  attribute PF3_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX2 : string;
  attribute PF3_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF3_RBAR_CONTROL_SIZE0 : string;
  attribute PF3_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE1 : string;
  attribute PF3_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE2 : string;
  attribute PF3_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF3_RBAR_NUM : string;
  attribute PF3_RBAR_NUM of U0 : label is "3'b001";
  attribute PF3_REVISION_ID : string;
  attribute PF3_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR0_CONTROL : string;
  attribute PF3_SRIOV_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "5'b00000";
  attribute PF3_SRIOV_BAR1_CONTROL : string;
  attribute PF3_SRIOV_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR2_CONTROL : string;
  attribute PF3_SRIOV_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR3_CONTROL : string;
  attribute PF3_SRIOV_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR4_CONTROL : string;
  attribute PF3_SRIOV_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR5_CONTROL : string;
  attribute PF3_SRIOV_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF3_SRIOV_CAP_INITIAL_VF : string;
  attribute PF3_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_NEXTPTR : string;
  attribute PF3_SRIOV_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_SRIOV_CAP_TOTAL_VF : string;
  attribute PF3_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_VER : string;
  attribute PF3_SRIOV_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF3_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_FUNC_DEP_LINK : string;
  attribute PF3_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 0;
  attribute PF3_SRIOV_VF_DEVICE_ID : string;
  attribute PF3_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF3_SUBSYSTEM_ID : string;
  attribute PF3_SUBSYSTEM_ID of U0 : label is "16'b0000000000000000";
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute PF3_TPHR_CAP_ENABLE : string;
  attribute PF3_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF3_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute PF3_TPHR_CAP_NEXTPTR : string;
  attribute PF3_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF3_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute PF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF3_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF3_TPHR_CAP_VER : string;
  attribute PF3_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PHY_LP_TXPRESET : integer;
  attribute PHY_LP_TXPRESET of U0 : label is 4;
  attribute PIPE_PIPELINE_STAGES : integer;
  attribute PIPE_PIPELINE_STAGES of U0 : label is 1;
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of U0 : label is "FALSE";
  attribute PLL_TYPE : integer;
  attribute PLL_TYPE of U0 : label is 2;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 : string;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 of U0 : label is "FALSE";
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 : string;
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 of U0 : label is "FALSE";
  attribute PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute PL_DISABLE_EI_INFER_IN_L0 of U0 : label is "FALSE";
  attribute PL_DISABLE_GEN3_DC_BALANCE : string;
  attribute PL_DISABLE_GEN3_DC_BALANCE of U0 : label is "FALSE";
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP : string;
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP of U0 : label is "TRUE";
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR : string;
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR of U0 : label is "FALSE";
  attribute PL_DISABLE_SCRAMBLING : string;
  attribute PL_DISABLE_SCRAMBLING of U0 : label is "FALSE";
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR : string;
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR of U0 : label is "FALSE";
  attribute PL_DISABLE_UPCONFIG_CAPABLE : string;
  attribute PL_DISABLE_UPCONFIG_CAPABLE of U0 : label is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK of U0 : label is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK of U0 : label is "FALSE";
  attribute PL_EQ_ADAPT_ITER_COUNT : string;
  attribute PL_EQ_ADAPT_ITER_COUNT of U0 : label is "5'b00010";
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT : string;
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT of U0 : label is "2'b01";
  attribute PL_EQ_BYPASS_PHASE23 : string;
  attribute PL_EQ_BYPASS_PHASE23 of U0 : label is "FALSE";
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT : string;
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT of U0 : label is "3'b011";
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET : string;
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET of U0 : label is "4'b0100";
  attribute PL_EQ_PHASE01_RX_ADAPT : string;
  attribute PL_EQ_PHASE01_RX_ADAPT of U0 : label is "FALSE";
  attribute PL_EQ_SHORT_ADAPT_PHASE : string;
  attribute PL_EQ_SHORT_ADAPT_PHASE of U0 : label is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of U0 : label is "FALSE";
  attribute PL_LANE0_EQ_CONTROL : string;
  attribute PL_LANE0_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE1_EQ_CONTROL : string;
  attribute PL_LANE1_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE2_EQ_CONTROL : string;
  attribute PL_LANE2_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE3_EQ_CONTROL : string;
  attribute PL_LANE3_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE4_EQ_CONTROL : string;
  attribute PL_LANE4_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE5_EQ_CONTROL : string;
  attribute PL_LANE5_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE6_EQ_CONTROL : string;
  attribute PL_LANE6_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE7_EQ_CONTROL : string;
  attribute PL_LANE7_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LINK_CAP_MAX_LINK_SPEED : integer;
  attribute PL_LINK_CAP_MAX_LINK_SPEED of U0 : label is 4;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH of U0 : label is 4;
  attribute PL_N_FTS_COMCLK_GEN1 : integer;
  attribute PL_N_FTS_COMCLK_GEN1 of U0 : label is 255;
  attribute PL_N_FTS_COMCLK_GEN2 : integer;
  attribute PL_N_FTS_COMCLK_GEN2 of U0 : label is 255;
  attribute PL_N_FTS_COMCLK_GEN3 : integer;
  attribute PL_N_FTS_COMCLK_GEN3 of U0 : label is 255;
  attribute PL_N_FTS_GEN1 : integer;
  attribute PL_N_FTS_GEN1 of U0 : label is 255;
  attribute PL_N_FTS_GEN2 : integer;
  attribute PL_N_FTS_GEN2 of U0 : label is 255;
  attribute PL_N_FTS_GEN3 : integer;
  attribute PL_N_FTS_GEN3 of U0 : label is 255;
  attribute PL_REPORT_ALL_PHY_ERRORS : string;
  attribute PL_REPORT_ALL_PHY_ERRORS of U0 : label is "TRUE";
  attribute PL_SIM_FAST_LINK_TRAINING : string;
  attribute PL_SIM_FAST_LINK_TRAINING of U0 : label is "TRUE";
  attribute PL_UPSTREAM_FACING : string;
  attribute PL_UPSTREAM_FACING of U0 : label is "FALSE";
  attribute PM_ASPML0S_TIMEOUT : string;
  attribute PM_ASPML0S_TIMEOUT of U0 : label is "16'b0000010111011100";
  attribute PM_ASPML1_ENTRY_DELAY : string;
  attribute PM_ASPML1_ENTRY_DELAY of U0 : label is "20'b00000001110101001100";
  attribute PM_ENABLE_L23_ENTRY : string;
  attribute PM_ENABLE_L23_ENTRY of U0 : label is "FALSE";
  attribute PM_ENABLE_SLOT_POWER_CAPTURE : string;
  attribute PM_ENABLE_SLOT_POWER_CAPTURE of U0 : label is "TRUE";
  attribute PM_L1_REENTRY_DELAY : integer;
  attribute PM_L1_REENTRY_DELAY of U0 : label is 25000;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY : string;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY of U0 : label is "20'b00011000011010100000";
  attribute PM_PME_TURNOFF_ACK_DELAY : string;
  attribute PM_PME_TURNOFF_ACK_DELAY of U0 : label is "16'b0000000001100100";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of U0 : label is "FALSE";
  attribute REF_CLK_FREQ : integer;
  attribute REF_CLK_FREQ of U0 : label is 0;
  attribute RX_DETECT : integer;
  attribute RX_DETECT of U0 : label is 0;
  attribute SELECT_QUAD : string;
  attribute SELECT_QUAD of U0 : label is "GTH_Quad_226";
  attribute SHARED_LOGIC : integer;
  attribute SHARED_LOGIC of U0 : label is 1;
  attribute SIM_JTAG_IDCODE : integer;
  attribute SIM_JTAG_IDCODE of U0 : label is 0;
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of U0 : label is "1.0";
  attribute SPARE_BIT0 : integer;
  attribute SPARE_BIT0 of U0 : label is 0;
  attribute SPARE_BIT1 : integer;
  attribute SPARE_BIT1 of U0 : label is 0;
  attribute SPARE_BIT2 : integer;
  attribute SPARE_BIT2 of U0 : label is 0;
  attribute SPARE_BIT3 : integer;
  attribute SPARE_BIT3 of U0 : label is 0;
  attribute SPARE_BIT4 : integer;
  attribute SPARE_BIT4 of U0 : label is 0;
  attribute SPARE_BIT5 : integer;
  attribute SPARE_BIT5 of U0 : label is 0;
  attribute SPARE_BIT6 : integer;
  attribute SPARE_BIT6 of U0 : label is 0;
  attribute SPARE_BIT7 : integer;
  attribute SPARE_BIT7 of U0 : label is 0;
  attribute SPARE_BIT8 : integer;
  attribute SPARE_BIT8 of U0 : label is 0;
  attribute SPARE_BYTE0 : string;
  attribute SPARE_BYTE0 of U0 : label is "8'b00000000";
  attribute SPARE_BYTE1 : string;
  attribute SPARE_BYTE1 of U0 : label is "8'b00000000";
  attribute SPARE_BYTE2 : string;
  attribute SPARE_BYTE2 of U0 : label is "8'b00000000";
  attribute SPARE_BYTE3 : string;
  attribute SPARE_BYTE3 of U0 : label is "8'b00000000";
  attribute SPARE_WORD0 : integer;
  attribute SPARE_WORD0 of U0 : label is 0;
  attribute SPARE_WORD1 : integer;
  attribute SPARE_WORD1 of U0 : label is 0;
  attribute SPARE_WORD2 : integer;
  attribute SPARE_WORD2 of U0 : label is 0;
  attribute SPARE_WORD3 : integer;
  attribute SPARE_WORD3 of U0 : label is 0;
  attribute SRIOV_CAP_ENABLE : string;
  attribute SRIOV_CAP_ENABLE of U0 : label is "FALSE";
  attribute SYS_RESET_POLARITY : integer;
  attribute SYS_RESET_POLARITY of U0 : label is 0;
  attribute TCQ : integer;
  attribute TCQ of U0 : label is 100;
  attribute TL_COMPL_TIMEOUT_REG0 : string;
  attribute TL_COMPL_TIMEOUT_REG0 of U0 : label is "24'b101111101011110000100000";
  attribute TL_COMPL_TIMEOUT_REG1 : string;
  attribute TL_COMPL_TIMEOUT_REG1 of U0 : label is "28'b0010111110101111000010000000";
  attribute TL_CREDITS_CD : string;
  attribute TL_CREDITS_CD of U0 : label is "12'b001111100000";
  attribute TL_CREDITS_CH : string;
  attribute TL_CREDITS_CH of U0 : label is "8'b00100000";
  attribute TL_CREDITS_NPD : string;
  attribute TL_CREDITS_NPD of U0 : label is "12'b000000101000";
  attribute TL_CREDITS_NPH : string;
  attribute TL_CREDITS_NPH of U0 : label is "8'b00100000";
  attribute TL_CREDITS_PD : string;
  attribute TL_CREDITS_PD of U0 : label is "12'b000110011000";
  attribute TL_CREDITS_PH : string;
  attribute TL_CREDITS_PH of U0 : label is "8'b00100000";
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string;
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE of U0 : label is "TRUE";
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE of U0 : label is "FALSE";
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE of U0 : label is "FALSE";
  attribute TL_LEGACY_MODE_ENABLE : string;
  attribute TL_LEGACY_MODE_ENABLE of U0 : label is "FALSE";
  attribute TL_PF_ENABLE_REG : string;
  attribute TL_PF_ENABLE_REG of U0 : label is "4'b0000";
  attribute TL_TX_MUX_STRICT_PRIORITY : string;
  attribute TL_TX_MUX_STRICT_PRIORITY of U0 : label is "TRUE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of U0 : label is "FALSE";
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE : string;
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE of U0 : label is "TRUE";
  attribute TWO_LAYER_MODE_ENABLE : string;
  attribute TWO_LAYER_MODE_ENABLE of U0 : label is "FALSE";
  attribute TWO_LAYER_MODE_WIDTH_256 : string;
  attribute TWO_LAYER_MODE_WIDTH_256 of U0 : label is "TRUE";
  attribute TX_FC_IF : string;
  attribute TX_FC_IF of U0 : label is "FALSE";
  attribute USER_CLK_FREQ : integer;
  attribute USER_CLK_FREQ of U0 : label is 3;
  attribute VF0_ARI_CAP_NEXTPTR : string;
  attribute VF0_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF0_CAPABILITY_POINTER : string;
  attribute VF0_CAPABILITY_POINTER of U0 : label is "8'b00000000";
  attribute VF0_MSIX_CAP_PBA_BIR : integer;
  attribute VF0_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF0_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF0_MSIX_CAP_TABLE_BIR : integer;
  attribute VF0_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF0_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF0_MSIX_CAP_TABLE_SIZE : string;
  attribute VF0_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF0_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF0_PM_CAP_ID : string;
  attribute VF0_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF0_PM_CAP_NEXTPTR : string;
  attribute VF0_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF0_PM_CAP_VER_ID : string;
  attribute VF0_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF0_TPHR_CAP_ENABLE : string;
  attribute VF0_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF0_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF0_TPHR_CAP_NEXTPTR : string;
  attribute VF0_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF0_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF0_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF0_TPHR_CAP_VER : string;
  attribute VF0_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF1_ARI_CAP_NEXTPTR : string;
  attribute VF1_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF1_MSIX_CAP_PBA_BIR : integer;
  attribute VF1_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF1_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF1_MSIX_CAP_TABLE_BIR : integer;
  attribute VF1_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF1_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF1_MSIX_CAP_TABLE_SIZE : string;
  attribute VF1_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF1_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF1_PM_CAP_ID : string;
  attribute VF1_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF1_PM_CAP_NEXTPTR : string;
  attribute VF1_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF1_PM_CAP_VER_ID : string;
  attribute VF1_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF1_TPHR_CAP_ENABLE : string;
  attribute VF1_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF1_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF1_TPHR_CAP_NEXTPTR : string;
  attribute VF1_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF1_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF1_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF1_TPHR_CAP_VER : string;
  attribute VF1_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF2_ARI_CAP_NEXTPTR : string;
  attribute VF2_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF2_MSIX_CAP_PBA_BIR : integer;
  attribute VF2_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF2_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF2_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF2_MSIX_CAP_TABLE_BIR : integer;
  attribute VF2_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF2_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF2_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF2_MSIX_CAP_TABLE_SIZE : string;
  attribute VF2_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF2_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF2_PM_CAP_ID : string;
  attribute VF2_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF2_PM_CAP_NEXTPTR : string;
  attribute VF2_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF2_PM_CAP_VER_ID : string;
  attribute VF2_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF2_TPHR_CAP_ENABLE : string;
  attribute VF2_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF2_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF2_TPHR_CAP_NEXTPTR : string;
  attribute VF2_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF2_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF2_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF2_TPHR_CAP_VER : string;
  attribute VF2_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF3_ARI_CAP_NEXTPTR : string;
  attribute VF3_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF3_MSIX_CAP_PBA_BIR : integer;
  attribute VF3_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF3_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF3_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF3_MSIX_CAP_TABLE_BIR : integer;
  attribute VF3_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF3_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF3_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF3_MSIX_CAP_TABLE_SIZE : string;
  attribute VF3_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF3_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF3_PM_CAP_ID : string;
  attribute VF3_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF3_PM_CAP_NEXTPTR : string;
  attribute VF3_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF3_PM_CAP_VER_ID : string;
  attribute VF3_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF3_TPHR_CAP_ENABLE : string;
  attribute VF3_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF3_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF3_TPHR_CAP_NEXTPTR : string;
  attribute VF3_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF3_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF3_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF3_TPHR_CAP_VER : string;
  attribute VF3_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF4_ARI_CAP_NEXTPTR : string;
  attribute VF4_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF4_MSIX_CAP_PBA_BIR : integer;
  attribute VF4_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF4_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF4_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF4_MSIX_CAP_TABLE_BIR : integer;
  attribute VF4_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF4_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF4_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF4_MSIX_CAP_TABLE_SIZE : string;
  attribute VF4_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF4_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF4_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF4_PM_CAP_ID : string;
  attribute VF4_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF4_PM_CAP_NEXTPTR : string;
  attribute VF4_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF4_PM_CAP_VER_ID : string;
  attribute VF4_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF4_TPHR_CAP_ENABLE : string;
  attribute VF4_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF4_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF4_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF4_TPHR_CAP_NEXTPTR : string;
  attribute VF4_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF4_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF4_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF4_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF4_TPHR_CAP_VER : string;
  attribute VF4_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF5_ARI_CAP_NEXTPTR : string;
  attribute VF5_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF5_MSIX_CAP_PBA_BIR : integer;
  attribute VF5_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF5_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF5_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF5_MSIX_CAP_TABLE_BIR : integer;
  attribute VF5_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF5_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF5_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF5_MSIX_CAP_TABLE_SIZE : string;
  attribute VF5_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF5_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF5_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF5_PM_CAP_ID : string;
  attribute VF5_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF5_PM_CAP_NEXTPTR : string;
  attribute VF5_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF5_PM_CAP_VER_ID : string;
  attribute VF5_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF5_TPHR_CAP_ENABLE : string;
  attribute VF5_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF5_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF5_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF5_TPHR_CAP_NEXTPTR : string;
  attribute VF5_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF5_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF5_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF5_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF5_TPHR_CAP_VER : string;
  attribute VF5_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF6_ARI_CAP_NEXTPTR : string;
  attribute VF6_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF6_MSIX_CAP_PBA_BIR : integer;
  attribute VF6_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF6_MSIX_CAP_PBA_OFFSET : string;
  attribute VF6_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute VF6_MSIX_CAP_TABLE_BIR : integer;
  attribute VF6_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF6_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF6_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute VF6_MSIX_CAP_TABLE_SIZE : string;
  attribute VF6_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF6_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF6_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF6_PM_CAP_ID : string;
  attribute VF6_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF6_PM_CAP_NEXTPTR : string;
  attribute VF6_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF6_PM_CAP_VER_ID : string;
  attribute VF6_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF6_TPHR_CAP_ENABLE : string;
  attribute VF6_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF6_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF6_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute VF6_TPHR_CAP_NEXTPTR : string;
  attribute VF6_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF6_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF6_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute VF6_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF6_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF6_TPHR_CAP_VER : string;
  attribute VF6_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF7_ARI_CAP_NEXTPTR : string;
  attribute VF7_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF7_MSIX_CAP_PBA_BIR : integer;
  attribute VF7_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF7_MSIX_CAP_PBA_OFFSET : string;
  attribute VF7_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute VF7_MSIX_CAP_TABLE_BIR : integer;
  attribute VF7_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF7_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF7_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute VF7_MSIX_CAP_TABLE_SIZE : string;
  attribute VF7_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF7_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF7_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF7_PM_CAP_ID : string;
  attribute VF7_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF7_PM_CAP_NEXTPTR : string;
  attribute VF7_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF7_PM_CAP_VER_ID : string;
  attribute VF7_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF7_TPHR_CAP_ENABLE : string;
  attribute VF7_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF7_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF7_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute VF7_TPHR_CAP_NEXTPTR : string;
  attribute VF7_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF7_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF7_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute VF7_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF7_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF7_TPHR_CAP_VER : string;
  attribute VF7_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute en_msi_per_vec_masking : string;
  attribute en_msi_per_vec_masking of U0 : label is "FALSE";
  attribute gen_x0y0_xdc : integer;
  attribute gen_x0y0_xdc of U0 : label is 0;
  attribute gen_x0y1_xdc : integer;
  attribute gen_x0y1_xdc of U0 : label is 1;
  attribute gen_x0y2_xdc : integer;
  attribute gen_x0y2_xdc of U0 : label is 0;
  attribute gen_x0y3_xdc : integer;
  attribute gen_x0y3_xdc of U0 : label is 0;
  attribute gen_x0y4_xdc : integer;
  attribute gen_x0y4_xdc of U0 : label is 0;
  attribute gen_x0y5_xdc : integer;
  attribute gen_x0y5_xdc of U0 : label is 0;
  attribute pcie_blk_locn : integer;
  attribute pcie_blk_locn of U0 : label is 1;
  attribute silicon_revision : string;
  attribute silicon_revision of U0 : label is "Production";
  attribute xlnx_ref_board : integer;
  attribute xlnx_ref_board of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of cfg_interrupt_sent : signal is "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt SENT";
  attribute x_interface_info of m_axis_cq_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TLAST";
  attribute x_interface_info of m_axis_cq_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TREADY";
  attribute x_interface_info of m_axis_cq_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TVALID";
  attribute x_interface_info of m_axis_rc_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TLAST";
  attribute x_interface_info of m_axis_rc_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TREADY";
  attribute x_interface_info of m_axis_rc_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TVALID";
  attribute x_interface_info of s_axis_cc_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TLAST";
  attribute x_interface_info of s_axis_cc_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TVALID";
  attribute x_interface_info of s_axis_rq_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TLAST";
  attribute x_interface_info of s_axis_rq_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TVALID";
  attribute x_interface_info of sys_clk : signal is "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of sys_clk : signal is "XIL_INTERFACENAME CLK.sys_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of sys_clk_gt : signal is "xilinx.com:signal:clock:1.0 CLK.sys_clk_gt CLK";
  attribute x_interface_parameter of sys_clk_gt : signal is "XIL_INTERFACENAME CLK.sys_clk_gt, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of sys_reset : signal is "xilinx.com:signal:reset:1.0 RST.sys_rst RST";
  attribute x_interface_parameter of sys_reset : signal is "XIL_INTERFACENAME RST.sys_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of user_clk : signal is "xilinx.com:signal:clock:1.0 CLK.user_clk CLK";
  attribute x_interface_parameter of user_clk : signal is "XIL_INTERFACENAME CLK.user_clk, ASSOCIATED_BUSIF m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc, FREQ_HZ 125000000, ASSOCIATED_RESET user_reset, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of user_reset : signal is "xilinx.com:signal:reset:1.0 RST.user_reset RST";
  attribute x_interface_parameter of user_reset : signal is "XIL_INTERFACENAME RST.user_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of cfg_interrupt_int : signal is "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt INTx_VECTOR";
  attribute x_interface_info of cfg_interrupt_pending : signal is "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt PENDING";
  attribute x_interface_info of int_qpll1lock_out : signal is "xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0 pcie3_us_int_shared_logic ints_qpll1lock_out";
  attribute x_interface_info of int_qpll1outclk_out : signal is "xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0 pcie3_us_int_shared_logic ints_qpll1outclk_out";
  attribute x_interface_info of int_qpll1outrefclk_out : signal is "xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0 pcie3_us_int_shared_logic ints_qpll1outrefclk_out";
  attribute x_interface_info of m_axis_cq_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TDATA";
  attribute x_interface_parameter of m_axis_cq_tdata : signal is "XIL_INTERFACENAME m_axis_cq, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 85, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_cq_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TKEEP";
  attribute x_interface_info of m_axis_cq_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TUSER";
  attribute x_interface_info of m_axis_rc_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TDATA";
  attribute x_interface_parameter of m_axis_rc_tdata : signal is "XIL_INTERFACENAME m_axis_rc, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 75, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_rc_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TKEEP";
  attribute x_interface_info of m_axis_rc_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TUSER";
  attribute x_interface_info of pci_exp_rxn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxn";
  attribute x_interface_info of pci_exp_rxp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxp";
  attribute x_interface_info of pci_exp_txn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn";
  attribute x_interface_info of pci_exp_txp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp";
  attribute x_interface_info of s_axis_cc_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TDATA";
  attribute x_interface_parameter of s_axis_cc_tdata : signal is "XIL_INTERFACENAME s_axis_cc, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 33, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_cc_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TKEEP";
  attribute x_interface_info of s_axis_cc_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TREADY";
  attribute x_interface_info of s_axis_cc_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TUSER";
  attribute x_interface_info of s_axis_rq_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TDATA";
  attribute x_interface_parameter of s_axis_rq_tdata : signal is "XIL_INTERFACENAME s_axis_rq, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 60, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_rq_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TKEEP";
  attribute x_interface_info of s_axis_rq_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TREADY";
  attribute x_interface_info of s_axis_rq_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TUSER";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pcie_nvme1_pcie3_uscale_core_top
     port map (
      bufgtce_out(11 downto 0) => B"000000000000",
      bufgtcemask_out(11 downto 0) => B"000000000000",
      bufgtdiv_out(35 downto 0) => B"000000000000000000000000000000000000",
      bufgtreset_out(11 downto 0) => B"000000000000",
      bufgtrstmask_out(11 downto 0) => B"000000000000",
      cap_gnt => '1',
      cap_rel => '0',
      cap_req => NLW_U0_cap_req_UNCONNECTED,
      cfg_config_space_enable => '1',
      cfg_current_speed(2 downto 0) => NLW_U0_cfg_current_speed_UNCONNECTED(2 downto 0),
      cfg_dpa_substate_change(3 downto 0) => NLW_U0_cfg_dpa_substate_change_UNCONNECTED(3 downto 0),
      cfg_ds_bus_number(7 downto 0) => B"00000000",
      cfg_ds_device_number(4 downto 0) => B"00000",
      cfg_ds_function_number(2 downto 0) => B"000",
      cfg_ds_port_number(7 downto 0) => B"00000000",
      cfg_dsn(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      cfg_err_cor_in => '0',
      cfg_err_cor_out => NLW_U0_cfg_err_cor_out_UNCONNECTED,
      cfg_err_fatal_out => NLW_U0_cfg_err_fatal_out_UNCONNECTED,
      cfg_err_nonfatal_out => NLW_U0_cfg_err_nonfatal_out_UNCONNECTED,
      cfg_err_uncor_in => '0',
      cfg_ext_function_number(7 downto 0) => NLW_U0_cfg_ext_function_number_UNCONNECTED(7 downto 0),
      cfg_ext_read_data(31 downto 0) => B"00000000000000000000000000000000",
      cfg_ext_read_data_valid => '0',
      cfg_ext_read_received => NLW_U0_cfg_ext_read_received_UNCONNECTED,
      cfg_ext_register_number(9 downto 0) => NLW_U0_cfg_ext_register_number_UNCONNECTED(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => NLW_U0_cfg_ext_write_byte_enable_UNCONNECTED(3 downto 0),
      cfg_ext_write_data(31 downto 0) => NLW_U0_cfg_ext_write_data_UNCONNECTED(31 downto 0),
      cfg_ext_write_received => NLW_U0_cfg_ext_write_received_UNCONNECTED,
      cfg_fc_cpld(11 downto 0) => NLW_U0_cfg_fc_cpld_UNCONNECTED(11 downto 0),
      cfg_fc_cplh(7 downto 0) => NLW_U0_cfg_fc_cplh_UNCONNECTED(7 downto 0),
      cfg_fc_npd(11 downto 0) => NLW_U0_cfg_fc_npd_UNCONNECTED(11 downto 0),
      cfg_fc_nph(7 downto 0) => NLW_U0_cfg_fc_nph_UNCONNECTED(7 downto 0),
      cfg_fc_pd(11 downto 0) => NLW_U0_cfg_fc_pd_UNCONNECTED(11 downto 0),
      cfg_fc_ph(7 downto 0) => NLW_U0_cfg_fc_ph_UNCONNECTED(7 downto 0),
      cfg_fc_sel(2 downto 0) => B"000",
      cfg_flr_done(3 downto 0) => B"0000",
      cfg_flr_in_process(3 downto 0) => NLW_U0_cfg_flr_in_process_UNCONNECTED(3 downto 0),
      cfg_function_power_state(11 downto 0) => NLW_U0_cfg_function_power_state_UNCONNECTED(11 downto 0),
      cfg_function_status(15 downto 0) => NLW_U0_cfg_function_status_UNCONNECTED(15 downto 0),
      cfg_hot_reset_in => '0',
      cfg_hot_reset_out => NLW_U0_cfg_hot_reset_out_UNCONNECTED,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => B"000",
      cfg_interrupt_msi_data(31 downto 0) => NLW_U0_cfg_interrupt_msi_data_UNCONNECTED(31 downto 0),
      cfg_interrupt_msi_enable(3 downto 0) => NLW_U0_cfg_interrupt_msi_enable_UNCONNECTED(3 downto 0),
      cfg_interrupt_msi_fail => NLW_U0_cfg_interrupt_msi_fail_UNCONNECTED,
      cfg_interrupt_msi_function_number(3 downto 0) => B"0000",
      cfg_interrupt_msi_int(31 downto 0) => B"00000000000000000000000000000000",
      cfg_interrupt_msi_mask_update => NLW_U0_cfg_interrupt_msi_mask_update_UNCONNECTED,
      cfg_interrupt_msi_mmenable(11 downto 0) => NLW_U0_cfg_interrupt_msi_mmenable_UNCONNECTED(11 downto 0),
      cfg_interrupt_msi_pending_status(31 downto 0) => B"00000000000000000000000000000000",
      cfg_interrupt_msi_pending_status_data_enable => '0',
      cfg_interrupt_msi_pending_status_function_num(3 downto 0) => B"0000",
      cfg_interrupt_msi_select(3 downto 0) => B"0000",
      cfg_interrupt_msi_sent => NLW_U0_cfg_interrupt_msi_sent_UNCONNECTED,
      cfg_interrupt_msi_tph_present => '0',
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => B"000000000",
      cfg_interrupt_msi_tph_type(1 downto 0) => B"00",
      cfg_interrupt_msi_vf_enable(7 downto 0) => NLW_U0_cfg_interrupt_msi_vf_enable_UNCONNECTED(7 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      cfg_interrupt_msix_data(31 downto 0) => B"00000000000000000000000000000000",
      cfg_interrupt_msix_enable(3 downto 0) => NLW_U0_cfg_interrupt_msix_enable_UNCONNECTED(3 downto 0),
      cfg_interrupt_msix_fail => NLW_U0_cfg_interrupt_msix_fail_UNCONNECTED,
      cfg_interrupt_msix_int => '0',
      cfg_interrupt_msix_mask(3 downto 0) => NLW_U0_cfg_interrupt_msix_mask_UNCONNECTED(3 downto 0),
      cfg_interrupt_msix_sent => NLW_U0_cfg_interrupt_msix_sent_UNCONNECTED,
      cfg_interrupt_msix_vf_enable(7 downto 0) => NLW_U0_cfg_interrupt_msix_vf_enable_UNCONNECTED(7 downto 0),
      cfg_interrupt_msix_vf_mask(7 downto 0) => NLW_U0_cfg_interrupt_msix_vf_mask_UNCONNECTED(7 downto 0),
      cfg_interrupt_pending(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => NLW_U0_cfg_link_power_state_UNCONNECTED(1 downto 0),
      cfg_link_training_enable => '1',
      cfg_local_error => NLW_U0_cfg_local_error_UNCONNECTED,
      cfg_ltr_enable => NLW_U0_cfg_ltr_enable_UNCONNECTED,
      cfg_ltssm_state(5 downto 0) => NLW_U0_cfg_ltssm_state_UNCONNECTED(5 downto 0),
      cfg_max_payload(2 downto 0) => NLW_U0_cfg_max_payload_UNCONNECTED(2 downto 0),
      cfg_max_read_req(2 downto 0) => NLW_U0_cfg_max_read_req_UNCONNECTED(2 downto 0),
      cfg_mgmt_addr(18 downto 0) => B"0000000000000000000",
      cfg_mgmt_byte_enable(3 downto 0) => B"0000",
      cfg_mgmt_read => '0',
      cfg_mgmt_read_data(31 downto 0) => NLW_U0_cfg_mgmt_read_data_UNCONNECTED(31 downto 0),
      cfg_mgmt_read_write_done => NLW_U0_cfg_mgmt_read_write_done_UNCONNECTED,
      cfg_mgmt_type1_cfg_reg_access => '0',
      cfg_mgmt_write => '0',
      cfg_mgmt_write_data(31 downto 0) => B"00000000000000000000000000000000",
      cfg_msg_received => NLW_U0_cfg_msg_received_UNCONNECTED,
      cfg_msg_received_data(7 downto 0) => NLW_U0_cfg_msg_received_data_UNCONNECTED(7 downto 0),
      cfg_msg_received_type(4 downto 0) => NLW_U0_cfg_msg_received_type_UNCONNECTED(4 downto 0),
      cfg_msg_transmit => '0',
      cfg_msg_transmit_data(31 downto 0) => B"00000000000000000000000000000000",
      cfg_msg_transmit_done => NLW_U0_cfg_msg_transmit_done_UNCONNECTED,
      cfg_msg_transmit_type(2 downto 0) => B"000",
      cfg_negotiated_width(3 downto 0) => NLW_U0_cfg_negotiated_width_UNCONNECTED(3 downto 0),
      cfg_obff_enable(1 downto 0) => NLW_U0_cfg_obff_enable_UNCONNECTED(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => B"000",
      cfg_per_func_status_data(15 downto 0) => NLW_U0_cfg_per_func_status_data_UNCONNECTED(15 downto 0),
      cfg_per_function_number(3 downto 0) => B"0000",
      cfg_per_function_output_request => '0',
      cfg_per_function_update_done => NLW_U0_cfg_per_function_update_done_UNCONNECTED,
      cfg_phy_link_down => NLW_U0_cfg_phy_link_down_UNCONNECTED,
      cfg_phy_link_status(1 downto 0) => NLW_U0_cfg_phy_link_status_UNCONNECTED(1 downto 0),
      cfg_pl_status_change => NLW_U0_cfg_pl_status_change_UNCONNECTED,
      cfg_power_state_change_ack => '0',
      cfg_power_state_change_interrupt => NLW_U0_cfg_power_state_change_interrupt_UNCONNECTED,
      cfg_rcb_status(3 downto 0) => NLW_U0_cfg_rcb_status_UNCONNECTED(3 downto 0),
      cfg_req_pm_transition_l23_ready => '0',
      cfg_subsys_vend_id(15 downto 0) => B"0001000011101110",
      cfg_tph_requester_enable(3 downto 0) => NLW_U0_cfg_tph_requester_enable_UNCONNECTED(3 downto 0),
      cfg_tph_st_mode(11 downto 0) => NLW_U0_cfg_tph_st_mode_UNCONNECTED(11 downto 0),
      cfg_vf_flr_done(7 downto 0) => B"00000000",
      cfg_vf_flr_in_process(7 downto 0) => NLW_U0_cfg_vf_flr_in_process_UNCONNECTED(7 downto 0),
      cfg_vf_power_state(23 downto 0) => NLW_U0_cfg_vf_power_state_UNCONNECTED(23 downto 0),
      cfg_vf_status(15 downto 0) => NLW_U0_cfg_vf_status_UNCONNECTED(15 downto 0),
      cfg_vf_tph_requester_enable(7 downto 0) => NLW_U0_cfg_vf_tph_requester_enable_UNCONNECTED(7 downto 0),
      cfg_vf_tph_st_mode(23 downto 0) => NLW_U0_cfg_vf_tph_st_mode_UNCONNECTED(23 downto 0),
      common_commands_in(25 downto 0) => B"00000000000000000000000000",
      common_commands_out(25 downto 0) => NLW_U0_common_commands_out_UNCONNECTED(25 downto 0),
      conf_req_data(31 downto 0) => B"00000000000000000000000000000000",
      conf_req_ready => NLW_U0_conf_req_ready_UNCONNECTED,
      conf_req_reg_num(3 downto 0) => B"0000",
      conf_req_type(1 downto 0) => B"00",
      conf_req_valid => '0',
      conf_resp_rdata(31 downto 0) => NLW_U0_conf_resp_rdata_UNCONNECTED(31 downto 0),
      conf_resp_valid => NLW_U0_conf_resp_valid_UNCONNECTED,
      cplllock_out(3 downto 0) => B"0000",
      cpllpd_in(3 downto 0) => NLW_U0_cpllpd_in_UNCONNECTED(3 downto 0),
      cpllreset_in(3 downto 0) => NLW_U0_cpllreset_in_UNCONNECTED(3 downto 0),
      dmonfiforeset_in(3 downto 0) => NLW_U0_dmonfiforeset_in_UNCONNECTED(3 downto 0),
      dmonitorclk_in(3 downto 0) => NLW_U0_dmonitorclk_in_UNCONNECTED(3 downto 0),
      dmonitorout_out(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      drp_addr(9 downto 0) => B"0000000000",
      drp_clk => '1',
      drp_di(15 downto 0) => B"0000000000000000",
      drp_do(15 downto 0) => NLW_U0_drp_do_UNCONNECTED(15 downto 0),
      drp_en => '0',
      drp_rdy => NLW_U0_drp_rdy_UNCONNECTED,
      drp_we => '0',
      drpaddr_in(35 downto 0) => NLW_U0_drpaddr_in_UNCONNECTED(35 downto 0),
      drpclk_in(3 downto 0) => NLW_U0_drpclk_in_UNCONNECTED(3 downto 0),
      drpdi_in(63 downto 0) => NLW_U0_drpdi_in_UNCONNECTED(63 downto 0),
      drpdo_out(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      drpen_in(3 downto 0) => NLW_U0_drpen_in_UNCONNECTED(3 downto 0),
      drprdy_out(3 downto 0) => B"0000",
      drpwe_in(3 downto 0) => NLW_U0_drpwe_in_UNCONNECTED(3 downto 0),
      ext_ch_gt_drpaddr(35 downto 0) => B"000000000000000000000000000000000000",
      ext_ch_gt_drpclk => NLW_U0_ext_ch_gt_drpclk_UNCONNECTED,
      ext_ch_gt_drpdi(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      ext_ch_gt_drpdo(63 downto 0) => NLW_U0_ext_ch_gt_drpdo_UNCONNECTED(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => B"0000",
      ext_ch_gt_drprdy(3 downto 0) => NLW_U0_ext_ch_gt_drprdy_UNCONNECTED(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => B"0000",
      ext_qpll1lock_out(0) => '0',
      ext_qpll1outclk_out(0) => '0',
      ext_qpll1outrefclk_out(0) => '0',
      ext_qpll1pd(0) => NLW_U0_ext_qpll1pd_UNCONNECTED(0),
      ext_qpll1rate(2 downto 0) => NLW_U0_ext_qpll1rate_UNCONNECTED(2 downto 0),
      ext_qpll1refclk(0) => NLW_U0_ext_qpll1refclk_UNCONNECTED(0),
      ext_qpll1reset(0) => NLW_U0_ext_qpll1reset_UNCONNECTED(0),
      eyescandataerror_out(3 downto 0) => B"0000",
      eyescanreset_in(3 downto 0) => NLW_U0_eyescanreset_in_UNCONNECTED(3 downto 0),
      free_run_clock => '0',
      gt_bufgtdiv(8 downto 0) => NLW_U0_gt_bufgtdiv_UNCONNECTED(8 downto 0),
      gt_cplllock(3 downto 0) => NLW_U0_gt_cplllock_UNCONNECTED(3 downto 0),
      gt_dmonfiforeset(3 downto 0) => B"0000",
      gt_dmonitorclk(3 downto 0) => B"0000",
      gt_dmonitorout(67 downto 0) => NLW_U0_gt_dmonitorout_UNCONNECTED(67 downto 0),
      gt_eyescandataerror(3 downto 0) => NLW_U0_gt_eyescandataerror_UNCONNECTED(3 downto 0),
      gt_gtpowergood(3 downto 0) => NLW_U0_gt_gtpowergood_UNCONNECTED(3 downto 0),
      gt_loopback(11 downto 0) => B"000000000000",
      gt_pcierateidle(3 downto 0) => NLW_U0_gt_pcierateidle_UNCONNECTED(3 downto 0),
      gt_pcieuserratedone(3 downto 0) => B"0000",
      gt_pcieuserratestart(3 downto 0) => NLW_U0_gt_pcieuserratestart_UNCONNECTED(3 downto 0),
      gt_phystatus(3 downto 0) => NLW_U0_gt_phystatus_UNCONNECTED(3 downto 0),
      gt_qpll1lock(0) => NLW_U0_gt_qpll1lock_UNCONNECTED(0),
      gt_rxbufstatus(11 downto 0) => NLW_U0_gt_rxbufstatus_UNCONNECTED(11 downto 0),
      gt_rxcdrlock(3 downto 0) => NLW_U0_gt_rxcdrlock_UNCONNECTED(3 downto 0),
      gt_rxcommadet(3 downto 0) => NLW_U0_gt_rxcommadet_UNCONNECTED(3 downto 0),
      gt_rxdlysresetdone(3 downto 0) => NLW_U0_gt_rxdlysresetdone_UNCONNECTED(3 downto 0),
      gt_rxoutclk(3 downto 0) => NLW_U0_gt_rxoutclk_UNCONNECTED(3 downto 0),
      gt_rxphaligndone(3 downto 0) => NLW_U0_gt_rxphaligndone_UNCONNECTED(3 downto 0),
      gt_rxpmaresetdone(3 downto 0) => NLW_U0_gt_rxpmaresetdone_UNCONNECTED(3 downto 0),
      gt_rxprbscntreset(3 downto 0) => B"0000",
      gt_rxprbserr(3 downto 0) => NLW_U0_gt_rxprbserr_UNCONNECTED(3 downto 0),
      gt_rxprbssel(15 downto 0) => B"0000000000000000",
      gt_rxrecclkout(3 downto 0) => NLW_U0_gt_rxrecclkout_UNCONNECTED(3 downto 0),
      gt_rxresetdone(3 downto 0) => NLW_U0_gt_rxresetdone_UNCONNECTED(3 downto 0),
      gt_rxstatus(11 downto 0) => NLW_U0_gt_rxstatus_UNCONNECTED(11 downto 0),
      gt_rxsyncdone(3 downto 0) => NLW_U0_gt_rxsyncdone_UNCONNECTED(3 downto 0),
      gt_rxvalid(3 downto 0) => NLW_U0_gt_rxvalid_UNCONNECTED(3 downto 0),
      gt_tx_powerdown(2 downto 0) => B"000",
      gt_txdlysresetdone(3 downto 0) => NLW_U0_gt_txdlysresetdone_UNCONNECTED(3 downto 0),
      gt_txelecidle(3 downto 0) => NLW_U0_gt_txelecidle_UNCONNECTED(3 downto 0),
      gt_txinhibit(3 downto 0) => B"0000",
      gt_txphaligndone(3 downto 0) => NLW_U0_gt_txphaligndone_UNCONNECTED(3 downto 0),
      gt_txphinitdone(3 downto 0) => NLW_U0_gt_txphinitdone_UNCONNECTED(3 downto 0),
      gt_txprbsforceerr(3 downto 0) => B"0000",
      gt_txprbssel(15 downto 0) => B"0000000000000000",
      gt_txresetdone(3 downto 0) => NLW_U0_gt_txresetdone_UNCONNECTED(3 downto 0),
      gthrxn_in(3 downto 0) => NLW_U0_gthrxn_in_UNCONNECTED(3 downto 0),
      gthrxp_in(3 downto 0) => NLW_U0_gthrxp_in_UNCONNECTED(3 downto 0),
      gthtxn_out(3 downto 0) => B"0000",
      gthtxp_out(3 downto 0) => B"0000",
      gtpowergood_out(3 downto 0) => B"0000",
      gtrefclk01_in(0) => NLW_U0_gtrefclk01_in_UNCONNECTED(0),
      gtrefclk0_in(3 downto 0) => NLW_U0_gtrefclk0_in_UNCONNECTED(3 downto 0),
      gtrxreset_in(3 downto 0) => NLW_U0_gtrxreset_in_UNCONNECTED(3 downto 0),
      gttxreset_in(3 downto 0) => NLW_U0_gttxreset_in_UNCONNECTED(3 downto 0),
      gtwiz_reset_rx_done_in => NLW_U0_gtwiz_reset_rx_done_in_UNCONNECTED,
      gtwiz_reset_tx_done_in => NLW_U0_gtwiz_reset_tx_done_in_UNCONNECTED,
      gtwiz_userclk_rx_active_in => NLW_U0_gtwiz_userclk_rx_active_in_UNCONNECTED,
      gtwiz_userclk_tx_active_in => NLW_U0_gtwiz_userclk_tx_active_in_UNCONNECTED,
      gtwiz_userclk_tx_reset_in => NLW_U0_gtwiz_userclk_tx_reset_in_UNCONNECTED,
      int_qpll1lock_out(0) => int_qpll1lock_out(0),
      int_qpll1outclk_out(0) => int_qpll1outclk_out(0),
      int_qpll1outrefclk_out(0) => int_qpll1outrefclk_out(0),
      loopback_in(11 downto 0) => NLW_U0_loopback_in_UNCONNECTED(11 downto 0),
      m_axis_cq_tdata(127 downto 0) => m_axis_cq_tdata(127 downto 0),
      m_axis_cq_tkeep(3 downto 0) => m_axis_cq_tkeep(3 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready => m_axis_cq_tready,
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(127 downto 0) => m_axis_rc_tdata(127 downto 0),
      m_axis_rc_tkeep(3 downto 0) => m_axis_rc_tkeep(3 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready => m_axis_rc_tready,
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mcap_design_switch => NLW_U0_mcap_design_switch_UNCONNECTED,
      mcap_eos_in => '0',
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pcie_cq_np_req => '1',
      pcie_cq_np_req_count(5 downto 0) => NLW_U0_pcie_cq_np_req_count_UNCONNECTED(5 downto 0),
      pcie_perstn0_out => NLW_U0_pcie_perstn0_out_UNCONNECTED,
      pcie_perstn1_in => '0',
      pcie_perstn1_out => NLW_U0_pcie_perstn1_out_UNCONNECTED,
      pcie_rq_seq_num(3 downto 0) => NLW_U0_pcie_rq_seq_num_UNCONNECTED(3 downto 0),
      pcie_rq_seq_num_vld => NLW_U0_pcie_rq_seq_num_vld_UNCONNECTED,
      pcie_rq_tag(5 downto 0) => NLW_U0_pcie_rq_tag_UNCONNECTED(5 downto 0),
      pcie_rq_tag_av(1 downto 0) => NLW_U0_pcie_rq_tag_av_UNCONNECTED(1 downto 0),
      pcie_rq_tag_vld => NLW_U0_pcie_rq_tag_vld_UNCONNECTED,
      pcie_tfc_npd_av(1 downto 0) => NLW_U0_pcie_tfc_npd_av_UNCONNECTED(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => NLW_U0_pcie_tfc_nph_av_UNCONNECTED(1 downto 0),
      pcieeqrxeqadaptdone_in(3 downto 0) => NLW_U0_pcieeqrxeqadaptdone_in_UNCONNECTED(3 downto 0),
      pcierategen3_out(3 downto 0) => B"0000",
      pcierateidle_out(3 downto 0) => B"0000",
      pcierateqpllpd_out(7 downto 0) => B"00000000",
      pcierateqpllreset_out(7 downto 0) => B"00000000",
      pcierstidle_in(3 downto 0) => NLW_U0_pcierstidle_in_UNCONNECTED(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => NLW_U0_pciersttxsyncstart_in_UNCONNECTED(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => B"0000",
      pcieusergen3rdy_out(3 downto 0) => B"0000",
      pcieuserphystatusrst_out(3 downto 0) => B"0000",
      pcieuserratedone_in(3 downto 0) => NLW_U0_pcieuserratedone_in_UNCONNECTED(3 downto 0),
      pcieuserratestart_out(3 downto 0) => B"0000",
      pcsrsvdin_in(63 downto 0) => NLW_U0_pcsrsvdin_in_UNCONNECTED(63 downto 0),
      pcsrsvdout_out(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      phy_prst_n => NLW_U0_phy_prst_n_UNCONNECTED,
      phy_rdy_out => phy_rdy_out,
      phy_rrst_n => NLW_U0_phy_rrst_n_UNCONNECTED,
      phy_rst_fsm(3 downto 0) => NLW_U0_phy_rst_fsm_UNCONNECTED(3 downto 0),
      phy_rst_idle => NLW_U0_phy_rst_idle_UNCONNECTED,
      phy_rxeq_fsm(11 downto 0) => NLW_U0_phy_rxeq_fsm_UNCONNECTED(11 downto 0),
      phy_txeq_ctrl(7 downto 0) => NLW_U0_phy_txeq_ctrl_UNCONNECTED(7 downto 0),
      phy_txeq_fsm(11 downto 0) => NLW_U0_phy_txeq_fsm_UNCONNECTED(11 downto 0),
      phy_txeq_preset(15 downto 0) => NLW_U0_phy_txeq_preset_UNCONNECTED(15 downto 0),
      phystatus_out(3 downto 0) => B"0000",
      pipe_rx_0_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_1_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_2_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_3_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_4_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_5_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_6_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_7_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_tx_0_sigs(83 downto 0) => NLW_U0_pipe_tx_0_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_1_sigs(83 downto 0) => NLW_U0_pipe_tx_1_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_2_sigs(83 downto 0) => NLW_U0_pipe_tx_2_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_3_sigs(83 downto 0) => NLW_U0_pipe_tx_3_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_4_sigs(83 downto 0) => NLW_U0_pipe_tx_4_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_5_sigs(83 downto 0) => NLW_U0_pipe_tx_5_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_6_sigs(83 downto 0) => NLW_U0_pipe_tx_6_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_7_sigs(83 downto 0) => NLW_U0_pipe_tx_7_sigs_UNCONNECTED(83 downto 0),
      pl_eq_in_progress => NLW_U0_pl_eq_in_progress_UNCONNECTED,
      pl_eq_phase(1 downto 0) => NLW_U0_pl_eq_phase_UNCONNECTED(1 downto 0),
      pl_eq_reset_eieos_count => '0',
      pl_gen2_upstream_prefer_deemph => '0',
      qpll0clk_in(3 downto 0) => NLW_U0_qpll0clk_in_UNCONNECTED(3 downto 0),
      qpll0refclk_in(3 downto 0) => NLW_U0_qpll0refclk_in_UNCONNECTED(3 downto 0),
      qpll1clk_in(3 downto 0) => NLW_U0_qpll1clk_in_UNCONNECTED(3 downto 0),
      qpll1lock_out(0) => '0',
      qpll1outclk_out(0) => '0',
      qpll1outrefclk_out(0) => '0',
      qpll1pd_in(0) => NLW_U0_qpll1pd_in_UNCONNECTED(0),
      qpll1refclk_in(3 downto 0) => NLW_U0_qpll1refclk_in_UNCONNECTED(3 downto 0),
      qpll1reset_in(0) => NLW_U0_qpll1reset_in_UNCONNECTED(0),
      qpllrsvd2_in(4 downto 0) => NLW_U0_qpllrsvd2_in_UNCONNECTED(4 downto 0),
      qpllrsvd3_in(4 downto 0) => NLW_U0_qpllrsvd3_in_UNCONNECTED(4 downto 0),
      rx8b10ben_in(3 downto 0) => NLW_U0_rx8b10ben_in_UNCONNECTED(3 downto 0),
      rxbufreset_in(3 downto 0) => NLW_U0_rxbufreset_in_UNCONNECTED(3 downto 0),
      rxbufstatus_out(11 downto 0) => B"000000000000",
      rxbyteisaligned_out(3 downto 0) => B"0000",
      rxbyterealign_out(3 downto 0) => B"0000",
      rxcdrhold_in(3 downto 0) => NLW_U0_rxcdrhold_in_UNCONNECTED(3 downto 0),
      rxcdrlock_out(3 downto 0) => B"0000",
      rxclkcorcnt_out(7 downto 0) => B"00000000",
      rxcommadet_out(3 downto 0) => B"0000",
      rxcommadeten_in(3 downto 0) => NLW_U0_rxcommadeten_in_UNCONNECTED(3 downto 0),
      rxctrl0_out(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      rxctrl1_out(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      rxctrl2_out(31 downto 0) => B"00000000000000000000000000000000",
      rxctrl3_out(31 downto 0) => B"00000000000000000000000000000000",
      rxdata_out(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      rxdfeagchold_in(3 downto 0) => NLW_U0_rxdfeagchold_in_UNCONNECTED(3 downto 0),
      rxdfecfokhold_in(3 downto 0) => NLW_U0_rxdfecfokhold_in_UNCONNECTED(3 downto 0),
      rxdfekhhold_in(3 downto 0) => NLW_U0_rxdfekhhold_in_UNCONNECTED(3 downto 0),
      rxdfelfhold_in(3 downto 0) => NLW_U0_rxdfelfhold_in_UNCONNECTED(3 downto 0),
      rxdfetap10hold_in(3 downto 0) => NLW_U0_rxdfetap10hold_in_UNCONNECTED(3 downto 0),
      rxdfetap11hold_in(3 downto 0) => NLW_U0_rxdfetap11hold_in_UNCONNECTED(3 downto 0),
      rxdfetap12hold_in(3 downto 0) => NLW_U0_rxdfetap12hold_in_UNCONNECTED(3 downto 0),
      rxdfetap13hold_in(3 downto 0) => NLW_U0_rxdfetap13hold_in_UNCONNECTED(3 downto 0),
      rxdfetap14hold_in(3 downto 0) => NLW_U0_rxdfetap14hold_in_UNCONNECTED(3 downto 0),
      rxdfetap15hold_in(3 downto 0) => NLW_U0_rxdfetap15hold_in_UNCONNECTED(3 downto 0),
      rxdfetap2hold_in(3 downto 0) => NLW_U0_rxdfetap2hold_in_UNCONNECTED(3 downto 0),
      rxdfetap3hold_in(3 downto 0) => NLW_U0_rxdfetap3hold_in_UNCONNECTED(3 downto 0),
      rxdfetap4hold_in(3 downto 0) => NLW_U0_rxdfetap4hold_in_UNCONNECTED(3 downto 0),
      rxdfetap5hold_in(3 downto 0) => NLW_U0_rxdfetap5hold_in_UNCONNECTED(3 downto 0),
      rxdfetap6hold_in(3 downto 0) => NLW_U0_rxdfetap6hold_in_UNCONNECTED(3 downto 0),
      rxdfetap7hold_in(3 downto 0) => NLW_U0_rxdfetap7hold_in_UNCONNECTED(3 downto 0),
      rxdfetap8hold_in(3 downto 0) => NLW_U0_rxdfetap8hold_in_UNCONNECTED(3 downto 0),
      rxdfetap9hold_in(3 downto 0) => NLW_U0_rxdfetap9hold_in_UNCONNECTED(3 downto 0),
      rxdfeuthold_in(3 downto 0) => NLW_U0_rxdfeuthold_in_UNCONNECTED(3 downto 0),
      rxdfevphold_in(3 downto 0) => NLW_U0_rxdfevphold_in_UNCONNECTED(3 downto 0),
      rxdlysresetdone_out(3 downto 0) => B"0000",
      rxelecidle_out(3 downto 0) => B"0000",
      rxlpmen_in(3 downto 0) => NLW_U0_rxlpmen_in_UNCONNECTED(3 downto 0),
      rxlpmgchold_in(3 downto 0) => NLW_U0_rxlpmgchold_in_UNCONNECTED(3 downto 0),
      rxlpmhfhold_in(3 downto 0) => NLW_U0_rxlpmhfhold_in_UNCONNECTED(3 downto 0),
      rxlpmlfhold_in(3 downto 0) => NLW_U0_rxlpmlfhold_in_UNCONNECTED(3 downto 0),
      rxlpmoshold_in(3 downto 0) => NLW_U0_rxlpmoshold_in_UNCONNECTED(3 downto 0),
      rxmcommaalignen_in(3 downto 0) => NLW_U0_rxmcommaalignen_in_UNCONNECTED(3 downto 0),
      rxoshold_in(3 downto 0) => NLW_U0_rxoshold_in_UNCONNECTED(3 downto 0),
      rxoutclk_out(3 downto 0) => B"0000",
      rxpcommaalignen_in(3 downto 0) => NLW_U0_rxpcommaalignen_in_UNCONNECTED(3 downto 0),
      rxpd_in(7 downto 0) => NLW_U0_rxpd_in_UNCONNECTED(7 downto 0),
      rxphaligndone_out(3 downto 0) => B"0000",
      rxpmaresetdone_out(3 downto 0) => B"0000",
      rxpolarity_in(3 downto 0) => NLW_U0_rxpolarity_in_UNCONNECTED(3 downto 0),
      rxprbscntreset_in(3 downto 0) => NLW_U0_rxprbscntreset_in_UNCONNECTED(3 downto 0),
      rxprbserr_out(3 downto 0) => B"0000",
      rxprbslocked_out(3 downto 0) => B"0000",
      rxprbssel_in(15 downto 0) => NLW_U0_rxprbssel_in_UNCONNECTED(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => B"0000",
      rxprogdivreset_in(3 downto 0) => NLW_U0_rxprogdivreset_in_UNCONNECTED(3 downto 0),
      rxrate_in(11 downto 0) => NLW_U0_rxrate_in_UNCONNECTED(11 downto 0),
      rxratedone_out(3 downto 0) => B"0000",
      rxratemode_in(3 downto 0) => NLW_U0_rxratemode_in_UNCONNECTED(3 downto 0),
      rxresetdone_out(3 downto 0) => B"0000",
      rxslide_in(3 downto 0) => NLW_U0_rxslide_in_UNCONNECTED(3 downto 0),
      rxstatus_out(11 downto 0) => B"000000000000",
      rxsyncdone_out(3 downto 0) => B"0000",
      rxuserrdy_in(3 downto 0) => NLW_U0_rxuserrdy_in_UNCONNECTED(3 downto 0),
      rxusrclk2_in(3 downto 0) => NLW_U0_rxusrclk2_in_UNCONNECTED(3 downto 0),
      rxusrclk_in(3 downto 0) => NLW_U0_rxusrclk_in_UNCONNECTED(3 downto 0),
      rxvalid_out(3 downto 0) => B"0000",
      s_axis_cc_tdata(127 downto 0) => s_axis_cc_tdata(127 downto 0),
      s_axis_cc_tkeep(3 downto 0) => s_axis_cc_tkeep(3 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(127 downto 0) => s_axis_rq_tdata(127 downto 0),
      s_axis_rq_tkeep(3 downto 0) => s_axis_rq_tkeep(3 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      startup_cfgclk => NLW_U0_startup_cfgclk_UNCONNECTED,
      startup_cfgmclk => NLW_U0_startup_cfgmclk_UNCONNECTED,
      startup_di(3 downto 0) => NLW_U0_startup_di_UNCONNECTED(3 downto 0),
      startup_do(3 downto 0) => B"0000",
      startup_dts(3 downto 0) => B"0000",
      startup_eos => NLW_U0_startup_eos_UNCONNECTED,
      startup_fcsbo => '0',
      startup_fcsbts => '0',
      startup_gsr => '0',
      startup_gts => '0',
      startup_keyclearb => '1',
      startup_pack => '0',
      startup_preq => NLW_U0_startup_preq_UNCONNECTED,
      startup_usrcclko => '0',
      startup_usrcclkts => '1',
      startup_usrdoneo => '0',
      startup_usrdonets => '1',
      sys_clk => sys_clk,
      sys_clk_gt => sys_clk_gt,
      sys_reset => sys_reset,
      tx8b10ben_in(3 downto 0) => NLW_U0_tx8b10ben_in_UNCONNECTED(3 downto 0),
      txctrl0_in(63 downto 0) => NLW_U0_txctrl0_in_UNCONNECTED(63 downto 0),
      txctrl1_in(63 downto 0) => NLW_U0_txctrl1_in_UNCONNECTED(63 downto 0),
      txctrl2_in(31 downto 0) => NLW_U0_txctrl2_in_UNCONNECTED(31 downto 0),
      txdata_in(511 downto 0) => NLW_U0_txdata_in_UNCONNECTED(511 downto 0),
      txdeemph_in(3 downto 0) => NLW_U0_txdeemph_in_UNCONNECTED(3 downto 0),
      txdetectrx_in(3 downto 0) => NLW_U0_txdetectrx_in_UNCONNECTED(3 downto 0),
      txdiffctrl_in(15 downto 0) => NLW_U0_txdiffctrl_in_UNCONNECTED(15 downto 0),
      txdlybypass_in(3 downto 0) => NLW_U0_txdlybypass_in_UNCONNECTED(3 downto 0),
      txdlyen_in(3 downto 0) => NLW_U0_txdlyen_in_UNCONNECTED(3 downto 0),
      txdlyhold_in(3 downto 0) => NLW_U0_txdlyhold_in_UNCONNECTED(3 downto 0),
      txdlyovrden_in(3 downto 0) => NLW_U0_txdlyovrden_in_UNCONNECTED(3 downto 0),
      txdlysreset_in(3 downto 0) => NLW_U0_txdlysreset_in_UNCONNECTED(3 downto 0),
      txdlysresetdone_out(3 downto 0) => B"0000",
      txdlyupdown_in(3 downto 0) => NLW_U0_txdlyupdown_in_UNCONNECTED(3 downto 0),
      txelecidle_in(3 downto 0) => NLW_U0_txelecidle_in_UNCONNECTED(3 downto 0),
      txinhibit_in(3 downto 0) => NLW_U0_txinhibit_in_UNCONNECTED(3 downto 0),
      txmaincursor_in(27 downto 0) => NLW_U0_txmaincursor_in_UNCONNECTED(27 downto 0),
      txmargin_in(11 downto 0) => NLW_U0_txmargin_in_UNCONNECTED(11 downto 0),
      txoutclk_out(3 downto 0) => B"0000",
      txoutclksel_in(11 downto 0) => NLW_U0_txoutclksel_in_UNCONNECTED(11 downto 0),
      txpd_in(7 downto 0) => NLW_U0_txpd_in_UNCONNECTED(7 downto 0),
      txphalign_in(3 downto 0) => NLW_U0_txphalign_in_UNCONNECTED(3 downto 0),
      txphaligndone_out(3 downto 0) => B"0000",
      txphalignen_in(3 downto 0) => NLW_U0_txphalignen_in_UNCONNECTED(3 downto 0),
      txphdlypd_in(3 downto 0) => NLW_U0_txphdlypd_in_UNCONNECTED(3 downto 0),
      txphdlyreset_in(3 downto 0) => NLW_U0_txphdlyreset_in_UNCONNECTED(3 downto 0),
      txphdlytstclk_in(3 downto 0) => NLW_U0_txphdlytstclk_in_UNCONNECTED(3 downto 0),
      txphinit_in(3 downto 0) => NLW_U0_txphinit_in_UNCONNECTED(3 downto 0),
      txphinitdone_out(3 downto 0) => B"0000",
      txphovrden_in(3 downto 0) => NLW_U0_txphovrden_in_UNCONNECTED(3 downto 0),
      txpmaresetdone_out(3 downto 0) => B"0000",
      txpostcursor_in(19 downto 0) => NLW_U0_txpostcursor_in_UNCONNECTED(19 downto 0),
      txprbsforceerr_in(3 downto 0) => NLW_U0_txprbsforceerr_in_UNCONNECTED(3 downto 0),
      txprbssel_in(15 downto 0) => NLW_U0_txprbssel_in_UNCONNECTED(15 downto 0),
      txprecursor_in(19 downto 0) => NLW_U0_txprecursor_in_UNCONNECTED(19 downto 0),
      txprgdivresetdone_out(3 downto 0) => B"0000",
      txprogdivreset_in(3 downto 0) => NLW_U0_txprogdivreset_in_UNCONNECTED(3 downto 0),
      txrate_in(11 downto 0) => NLW_U0_txrate_in_UNCONNECTED(11 downto 0),
      txresetdone_out(3 downto 0) => B"0000",
      txswing_in(3 downto 0) => NLW_U0_txswing_in_UNCONNECTED(3 downto 0),
      txsyncallin_in(3 downto 0) => NLW_U0_txsyncallin_in_UNCONNECTED(3 downto 0),
      txsyncdone_out(3 downto 0) => B"0000",
      txsyncin_in(3 downto 0) => NLW_U0_txsyncin_in_UNCONNECTED(3 downto 0),
      txsyncmode_in(3 downto 0) => NLW_U0_txsyncmode_in_UNCONNECTED(3 downto 0),
      txsyncout_out(3 downto 0) => B"0000",
      txuserrdy_in(3 downto 0) => NLW_U0_txuserrdy_in_UNCONNECTED(3 downto 0),
      txusrclk2_in(3 downto 0) => NLW_U0_txusrclk2_in_UNCONNECTED(3 downto 0),
      txusrclk_in(3 downto 0) => NLW_U0_txusrclk_in_UNCONNECTED(3 downto 0),
      user_clk => user_clk,
      user_lnk_up => user_lnk_up,
      user_reset => user_reset,
      user_tph_function_num(3 downto 0) => B"0000",
      user_tph_stt_address(4 downto 0) => B"00000",
      user_tph_stt_read_data(31 downto 0) => NLW_U0_user_tph_stt_read_data_UNCONNECTED(31 downto 0),
      user_tph_stt_read_data_valid => NLW_U0_user_tph_stt_read_data_valid_UNCONNECTED,
      user_tph_stt_read_enable => '0'
    );
end STRUCTURE;
