<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/component/component_pwm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_063a3d76154bf3c24738e370a948fe65.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">component_pwm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="same70_2component_2component__pwm_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="same70_2component_2component__pwm_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.xhtml">PwmCh_num</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm_ch__num.xhtml" title="PwmCh_num hardware registers. ">PwmCh_num</a> hardware registers.  <a href="struct_pwm_ch__num.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_cmp.xhtml">PwmCmp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm_cmp.xhtml" title="PwmCmp hardware registers. ">PwmCmp</a> hardware registers.  <a href="struct_pwm_cmp.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.xhtml">Pwm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gace381626974919cd4b1106113a792dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gace381626974919cd4b1106113a792dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm.xhtml">Pwm</a> hardware registers.  <a href="group___s_a_m_e70___p_w_m.xhtml#gace381626974919cd4b1106113a792dd5">More...</a><br /></td></tr>
<tr class="separator:gace381626974919cd4b1106113a792dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac490ccca2dabf7952b692754e13ef7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaac490ccca2dabf7952b692754e13ef7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd838365b1e8ff1cd90d647ab9f91bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gafd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafd838365b1e8ff1cd90d647ab9f91bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c8665c750fe9e496bb150cfac30cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_CLK_DIVA_Pos)</td></tr>
<tr class="memdesc:ga89c8665c750fe9e496bb150cfac30cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA Divide Factor  <a href="group___s_a_m_e70___p_w_m.xhtml#ga89c8665c750fe9e496bb150cfac30cd6">More...</a><br /></td></tr>
<tr class="separator:ga89c8665c750fe9e496bb150cfac30cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16461ed8470a94e042b6b0c7b1eac316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga16461ed8470a94e042b6b0c7b1eac316">PWM_CLK_DIVA</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gafd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)))</td></tr>
<tr class="separator:ga16461ed8470a94e042b6b0c7b1eac316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf333c9ff5302685fd4ef18860428d30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf333c9ff5302685fd4ef18860428d30b">PWM_CLK_DIVA_CLKA_POFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf333c9ff5302685fd4ef18860428d30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA clock is turned off  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf333c9ff5302685fd4ef18860428d30b">More...</a><br /></td></tr>
<tr class="separator:gaf333c9ff5302685fd4ef18860428d30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ceccd8bb496ddef9650533b6168bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga61ceccd8bb496ddef9650533b6168bd4">PWM_CLK_DIVA_PREA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga61ceccd8bb496ddef9650533b6168bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA clock is clock selected by PREA  <a href="group___s_a_m_e70___p_w_m.xhtml#ga61ceccd8bb496ddef9650533b6168bd4">More...</a><br /></td></tr>
<tr class="separator:ga61ceccd8bb496ddef9650533b6168bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7994ea88a42a5f7e712d13777a421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1c7994ea88a42a5f7e712d13777a421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb35b3639a0d9d55ca300d6d3bca442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gadbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CLK_PREA_Pos)</td></tr>
<tr class="memdesc:gadbb35b3639a0d9d55ca300d6d3bca442"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA Source Clock Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#gadbb35b3639a0d9d55ca300d6d3bca442">More...</a><br /></td></tr>
<tr class="separator:gadbb35b3639a0d9d55ca300d6d3bca442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ac408ebfd0225cef38195e24868d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad3ac408ebfd0225cef38195e24868d97">PWM_CLK_PREA</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gadbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)))</td></tr>
<tr class="separator:gad3ac408ebfd0225cef38195e24868d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab300b068db4180313e75b24ddaa91f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab300b068db4180313e75b24ddaa91f39">PWM_CLK_PREA_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gab300b068db4180313e75b24ddaa91f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock  <a href="group___s_a_m_e70___p_w_m.xhtml#gab300b068db4180313e75b24ddaa91f39">More...</a><br /></td></tr>
<tr class="separator:gab300b068db4180313e75b24ddaa91f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38558e2ea043d4cca8f6c35c0bb0ff4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga38558e2ea043d4cca8f6c35c0bb0ff4e">PWM_CLK_PREA_CLK_DIV2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga38558e2ea043d4cca8f6c35c0bb0ff4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga38558e2ea043d4cca8f6c35c0bb0ff4e">More...</a><br /></td></tr>
<tr class="separator:ga38558e2ea043d4cca8f6c35c0bb0ff4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dadde787d0e63c8b8768808fe99a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga03dadde787d0e63c8b8768808fe99a2a">PWM_CLK_PREA_CLK_DIV4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga03dadde787d0e63c8b8768808fe99a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/4  <a href="group___s_a_m_e70___p_w_m.xhtml#ga03dadde787d0e63c8b8768808fe99a2a">More...</a><br /></td></tr>
<tr class="separator:ga03dadde787d0e63c8b8768808fe99a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a88000ff27a08dbbeebf81334c5da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga75a88000ff27a08dbbeebf81334c5da6">PWM_CLK_PREA_CLK_DIV8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga75a88000ff27a08dbbeebf81334c5da6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/8  <a href="group___s_a_m_e70___p_w_m.xhtml#ga75a88000ff27a08dbbeebf81334c5da6">More...</a><br /></td></tr>
<tr class="separator:ga75a88000ff27a08dbbeebf81334c5da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f267cef8537959fed3cef3ed7ef469f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7f267cef8537959fed3cef3ed7ef469f">PWM_CLK_PREA_CLK_DIV16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga7f267cef8537959fed3cef3ed7ef469f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/16  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7f267cef8537959fed3cef3ed7ef469f">More...</a><br /></td></tr>
<tr class="separator:ga7f267cef8537959fed3cef3ed7ef469f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aef63cb91c8c22ddfd7b0cf2cedf0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1aef63cb91c8c22ddfd7b0cf2cedf0df">PWM_CLK_PREA_CLK_DIV32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1aef63cb91c8c22ddfd7b0cf2cedf0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/32  <a href="group___s_a_m_e70___p_w_m.xhtml#ga1aef63cb91c8c22ddfd7b0cf2cedf0df">More...</a><br /></td></tr>
<tr class="separator:ga1aef63cb91c8c22ddfd7b0cf2cedf0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178e412966e10c888eac32104042a581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga178e412966e10c888eac32104042a581">PWM_CLK_PREA_CLK_DIV64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga178e412966e10c888eac32104042a581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/64  <a href="group___s_a_m_e70___p_w_m.xhtml#ga178e412966e10c888eac32104042a581">More...</a><br /></td></tr>
<tr class="separator:ga178e412966e10c888eac32104042a581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcee1a03b78b3780326312cee74a047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8dcee1a03b78b3780326312cee74a047">PWM_CLK_PREA_CLK_DIV128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga8dcee1a03b78b3780326312cee74a047"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/128  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8dcee1a03b78b3780326312cee74a047">More...</a><br /></td></tr>
<tr class="separator:ga8dcee1a03b78b3780326312cee74a047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6c73e5a4deebd5e429bd3aaadf837b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2b6c73e5a4deebd5e429bd3aaadf837b">PWM_CLK_PREA_CLK_DIV256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga2b6c73e5a4deebd5e429bd3aaadf837b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/256  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2b6c73e5a4deebd5e429bd3aaadf837b">More...</a><br /></td></tr>
<tr class="separator:ga2b6c73e5a4deebd5e429bd3aaadf837b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf721401087a93bac5aeb4bf8a9ac235e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf721401087a93bac5aeb4bf8a9ac235e">PWM_CLK_PREA_CLK_DIV512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf721401087a93bac5aeb4bf8a9ac235e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/512  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf721401087a93bac5aeb4bf8a9ac235e">More...</a><br /></td></tr>
<tr class="separator:gaf721401087a93bac5aeb4bf8a9ac235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac8af0adc0d5842914af03ef91e93ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4ac8af0adc0d5842914af03ef91e93ce">PWM_CLK_PREA_CLK_DIV1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga4ac8af0adc0d5842914af03ef91e93ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/1024  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4ac8af0adc0d5842914af03ef91e93ce">More...</a><br /></td></tr>
<tr class="separator:ga4ac8af0adc0d5842914af03ef91e93ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad68719957eb425c8c4dc8c35a891b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4ad68719957eb425c8c4dc8c35a891b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f10b800816f89c333627527117fdf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_CLK_DIVB_Pos)</td></tr>
<tr class="memdesc:ga0f10b800816f89c333627527117fdf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB Divide Factor  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0f10b800816f89c333627527117fdf61">More...</a><br /></td></tr>
<tr class="separator:ga0f10b800816f89c333627527117fdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78313c3c81971a4d15098efafe65705d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga78313c3c81971a4d15098efafe65705d">PWM_CLK_DIVB</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)))</td></tr>
<tr class="separator:ga78313c3c81971a4d15098efafe65705d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74dee51491421d03783282b256287e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae74dee51491421d03783282b256287e8">PWM_CLK_DIVB_CLKB_POFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gae74dee51491421d03783282b256287e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB clock is turned off  <a href="group___s_a_m_e70___p_w_m.xhtml#gae74dee51491421d03783282b256287e8">More...</a><br /></td></tr>
<tr class="separator:gae74dee51491421d03783282b256287e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab33aacf0706fdcd8ca7363dc41ad65a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaab33aacf0706fdcd8ca7363dc41ad65a">PWM_CLK_DIVB_PREB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaab33aacf0706fdcd8ca7363dc41ad65a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB clock is clock selected by PREB  <a href="group___s_a_m_e70___p_w_m.xhtml#gaab33aacf0706fdcd8ca7363dc41ad65a">More...</a><br /></td></tr>
<tr class="separator:gaab33aacf0706fdcd8ca7363dc41ad65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018cb44fee3f5be1802a35baf46b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CLK_PREB_Pos)</td></tr>
<tr class="memdesc:ga018cb44fee3f5be1802a35baf46b8a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB Source Clock Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga018cb44fee3f5be1802a35baf46b8a25">More...</a><br /></td></tr>
<tr class="separator:ga018cb44fee3f5be1802a35baf46b8a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8fe1e42e8c243737138f76d097056b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9e8fe1e42e8c243737138f76d097056b">PWM_CLK_PREB</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)))</td></tr>
<tr class="separator:ga9e8fe1e42e8c243737138f76d097056b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8a99142a42d9837ff2a44e705d2151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gada8a99142a42d9837ff2a44e705d2151">PWM_CLK_PREB_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gada8a99142a42d9837ff2a44e705d2151"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock  <a href="group___s_a_m_e70___p_w_m.xhtml#gada8a99142a42d9837ff2a44e705d2151">More...</a><br /></td></tr>
<tr class="separator:gada8a99142a42d9837ff2a44e705d2151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb79daa408c2df519f53f37f31abd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9cb79daa408c2df519f53f37f31abd80">PWM_CLK_PREB_CLK_DIV2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga9cb79daa408c2df519f53f37f31abd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9cb79daa408c2df519f53f37f31abd80">More...</a><br /></td></tr>
<tr class="separator:ga9cb79daa408c2df519f53f37f31abd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e2eea88e4ca9f8e81343ad1d9e89e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad2e2eea88e4ca9f8e81343ad1d9e89e7">PWM_CLK_PREB_CLK_DIV4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad2e2eea88e4ca9f8e81343ad1d9e89e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/4  <a href="group___s_a_m_e70___p_w_m.xhtml#gad2e2eea88e4ca9f8e81343ad1d9e89e7">More...</a><br /></td></tr>
<tr class="separator:gad2e2eea88e4ca9f8e81343ad1d9e89e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb7053788983f89006d89f91cde9c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0bb7053788983f89006d89f91cde9c0a">PWM_CLK_PREB_CLK_DIV8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga0bb7053788983f89006d89f91cde9c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/8  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0bb7053788983f89006d89f91cde9c0a">More...</a><br /></td></tr>
<tr class="separator:ga0bb7053788983f89006d89f91cde9c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272798784c4448ea5da47865ea948ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga272798784c4448ea5da47865ea948ca8">PWM_CLK_PREB_CLK_DIV16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga272798784c4448ea5da47865ea948ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/16  <a href="group___s_a_m_e70___p_w_m.xhtml#ga272798784c4448ea5da47865ea948ca8">More...</a><br /></td></tr>
<tr class="separator:ga272798784c4448ea5da47865ea948ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4de5b8ddb644118817ce6b1f79a8b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad4de5b8ddb644118817ce6b1f79a8b30">PWM_CLK_PREB_CLK_DIV32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad4de5b8ddb644118817ce6b1f79a8b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/32  <a href="group___s_a_m_e70___p_w_m.xhtml#gad4de5b8ddb644118817ce6b1f79a8b30">More...</a><br /></td></tr>
<tr class="separator:gad4de5b8ddb644118817ce6b1f79a8b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377f7927763346eff57e2098755ab1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga377f7927763346eff57e2098755ab1e2">PWM_CLK_PREB_CLK_DIV64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga377f7927763346eff57e2098755ab1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/64  <a href="group___s_a_m_e70___p_w_m.xhtml#ga377f7927763346eff57e2098755ab1e2">More...</a><br /></td></tr>
<tr class="separator:ga377f7927763346eff57e2098755ab1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47109fac5979f7f7f1db16ae132e46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae47109fac5979f7f7f1db16ae132e46c">PWM_CLK_PREB_CLK_DIV128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gae47109fac5979f7f7f1db16ae132e46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/128  <a href="group___s_a_m_e70___p_w_m.xhtml#gae47109fac5979f7f7f1db16ae132e46c">More...</a><br /></td></tr>
<tr class="separator:gae47109fac5979f7f7f1db16ae132e46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3614b1a76b5b63428c8231cc383504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaf3614b1a76b5b63428c8231cc383504">PWM_CLK_PREB_CLK_DIV256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gaaf3614b1a76b5b63428c8231cc383504"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/256  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaf3614b1a76b5b63428c8231cc383504">More...</a><br /></td></tr>
<tr class="separator:gaaf3614b1a76b5b63428c8231cc383504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53b1dd4e614b72e3637aa44763d1620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa53b1dd4e614b72e3637aa44763d1620">PWM_CLK_PREB_CLK_DIV512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gaa53b1dd4e614b72e3637aa44763d1620"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/512  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa53b1dd4e614b72e3637aa44763d1620">More...</a><br /></td></tr>
<tr class="separator:gaa53b1dd4e614b72e3637aa44763d1620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f6d0e24b13520c2a68e86b083210e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae9f6d0e24b13520c2a68e86b083210e2">PWM_CLK_PREB_CLK_DIV1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 24)</td></tr>
<tr class="memdesc:gae9f6d0e24b13520c2a68e86b083210e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/1024  <a href="group___s_a_m_e70___p_w_m.xhtml#gae9f6d0e24b13520c2a68e86b083210e2">More...</a><br /></td></tr>
<tr class="separator:gae9f6d0e24b13520c2a68e86b083210e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c0afa3572c801d2b6cd0290b28aa4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga77c0afa3572c801d2b6cd0290b28aa4b">PWM_ENA_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga77c0afa3572c801d2b6cd0290b28aa4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga77c0afa3572c801d2b6cd0290b28aa4b">More...</a><br /></td></tr>
<tr class="separator:ga77c0afa3572c801d2b6cd0290b28aa4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4948f507b7d676ab5b011710d94d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0a4948f507b7d676ab5b011710d94d5a">PWM_ENA_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0a4948f507b7d676ab5b011710d94d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0a4948f507b7d676ab5b011710d94d5a">More...</a><br /></td></tr>
<tr class="separator:ga0a4948f507b7d676ab5b011710d94d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de33fe21d0568c5af66072ea224b374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8de33fe21d0568c5af66072ea224b374">PWM_ENA_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8de33fe21d0568c5af66072ea224b374"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8de33fe21d0568c5af66072ea224b374">More...</a><br /></td></tr>
<tr class="separator:ga8de33fe21d0568c5af66072ea224b374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51ecf03f17443c907a60d29f7e63ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa51ecf03f17443c907a60d29f7e63ffb">PWM_ENA_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa51ecf03f17443c907a60d29f7e63ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa51ecf03f17443c907a60d29f7e63ffb">More...</a><br /></td></tr>
<tr class="separator:gaa51ecf03f17443c907a60d29f7e63ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4091417cf1ab606fbb4763bb93ba4740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4091417cf1ab606fbb4763bb93ba4740">PWM_DIS_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4091417cf1ab606fbb4763bb93ba4740"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4091417cf1ab606fbb4763bb93ba4740">More...</a><br /></td></tr>
<tr class="separator:ga4091417cf1ab606fbb4763bb93ba4740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018c7471f812f9bbbfb758e7d1d95a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga018c7471f812f9bbbfb758e7d1d95a35">PWM_DIS_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga018c7471f812f9bbbfb758e7d1d95a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga018c7471f812f9bbbfb758e7d1d95a35">More...</a><br /></td></tr>
<tr class="separator:ga018c7471f812f9bbbfb758e7d1d95a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c86b68ac70aee9bb151eae80a19190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga74c86b68ac70aee9bb151eae80a19190">PWM_DIS_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga74c86b68ac70aee9bb151eae80a19190"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga74c86b68ac70aee9bb151eae80a19190">More...</a><br /></td></tr>
<tr class="separator:ga74c86b68ac70aee9bb151eae80a19190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036f740d5b634027628c0f87918132d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga036f740d5b634027628c0f87918132d1">PWM_DIS_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga036f740d5b634027628c0f87918132d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga036f740d5b634027628c0f87918132d1">More...</a><br /></td></tr>
<tr class="separator:ga036f740d5b634027628c0f87918132d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0feb323f0888fcc4eb26f8475021e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8a0feb323f0888fcc4eb26f8475021e8">PWM_SR_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8a0feb323f0888fcc4eb26f8475021e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8a0feb323f0888fcc4eb26f8475021e8">More...</a><br /></td></tr>
<tr class="separator:ga8a0feb323f0888fcc4eb26f8475021e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d055995397c049308dbbbc862d2b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga02d055995397c049308dbbbc862d2b3c">PWM_SR_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga02d055995397c049308dbbbc862d2b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#ga02d055995397c049308dbbbc862d2b3c">More...</a><br /></td></tr>
<tr class="separator:ga02d055995397c049308dbbbc862d2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0340aa3419df5dd39b9cd56c4b98862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad0340aa3419df5dd39b9cd56c4b98862">PWM_SR_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad0340aa3419df5dd39b9cd56c4b98862"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#gad0340aa3419df5dd39b9cd56c4b98862">More...</a><br /></td></tr>
<tr class="separator:gad0340aa3419df5dd39b9cd56c4b98862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c704ff17cd4890571f8794c0ae0ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab8c704ff17cd4890571f8794c0ae0ecc">PWM_SR_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab8c704ff17cd4890571f8794c0ae0ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m_e70___p_w_m.xhtml#gab8c704ff17cd4890571f8794c0ae0ecc">More...</a><br /></td></tr>
<tr class="separator:gab8c704ff17cd4890571f8794c0ae0ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec10dad8055a8b5b3c7d901efc11c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gacec10dad8055a8b5b3c7d901efc11c44">PWM_IER1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacec10dad8055a8b5b3c7d901efc11c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 0 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gacec10dad8055a8b5b3c7d901efc11c44">More...</a><br /></td></tr>
<tr class="separator:gacec10dad8055a8b5b3c7d901efc11c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1bd2e8c79a879b4137063f1c78db41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gadf1bd2e8c79a879b4137063f1c78db41">PWM_IER1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gadf1bd2e8c79a879b4137063f1c78db41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 1 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gadf1bd2e8c79a879b4137063f1c78db41">More...</a><br /></td></tr>
<tr class="separator:gadf1bd2e8c79a879b4137063f1c78db41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa396fa0bb6991b994c66401939fdabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa396fa0bb6991b994c66401939fdabc8">PWM_IER1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa396fa0bb6991b994c66401939fdabc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 2 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa396fa0bb6991b994c66401939fdabc8">More...</a><br /></td></tr>
<tr class="separator:gaa396fa0bb6991b994c66401939fdabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7cf8ae79684535dd2b5461dd9dae96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6a7cf8ae79684535dd2b5461dd9dae96">PWM_IER1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga6a7cf8ae79684535dd2b5461dd9dae96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 3 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6a7cf8ae79684535dd2b5461dd9dae96">More...</a><br /></td></tr>
<tr class="separator:ga6a7cf8ae79684535dd2b5461dd9dae96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddf859bc39129c1ea60d629dec93bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gadddf859bc39129c1ea60d629dec93bb4">PWM_IER1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gadddf859bc39129c1ea60d629dec93bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gadddf859bc39129c1ea60d629dec93bb4">More...</a><br /></td></tr>
<tr class="separator:gadddf859bc39129c1ea60d629dec93bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6b66691e3a876e5b8307b16f579550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaba6b66691e3a876e5b8307b16f579550">PWM_IER1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaba6b66691e3a876e5b8307b16f579550"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaba6b66691e3a876e5b8307b16f579550">More...</a><br /></td></tr>
<tr class="separator:gaba6b66691e3a876e5b8307b16f579550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9694d6928071c3f4655ebabbcc6dbca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9694d6928071c3f4655ebabbcc6dbca3">PWM_IER1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9694d6928071c3f4655ebabbcc6dbca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9694d6928071c3f4655ebabbcc6dbca3">More...</a><br /></td></tr>
<tr class="separator:ga9694d6928071c3f4655ebabbcc6dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b0794397320c6bed971ab0a638f6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab9b0794397320c6bed971ab0a638f6c3">PWM_IER1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gab9b0794397320c6bed971ab0a638f6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gab9b0794397320c6bed971ab0a638f6c3">More...</a><br /></td></tr>
<tr class="separator:gab9b0794397320c6bed971ab0a638f6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">PWM_IDR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 0 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">More...</a><br /></td></tr>
<tr class="separator:gaac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cc87b54b89b298d6bf32700df8cb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga80cc87b54b89b298d6bf32700df8cb9a">PWM_IDR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga80cc87b54b89b298d6bf32700df8cb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 1 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga80cc87b54b89b298d6bf32700df8cb9a">More...</a><br /></td></tr>
<tr class="separator:ga80cc87b54b89b298d6bf32700df8cb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668fe202fa0cdba3d8e740339740a455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga668fe202fa0cdba3d8e740339740a455">PWM_IDR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga668fe202fa0cdba3d8e740339740a455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 2 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga668fe202fa0cdba3d8e740339740a455">More...</a><br /></td></tr>
<tr class="separator:ga668fe202fa0cdba3d8e740339740a455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5436d6d3d46e185a265960da08b61718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5436d6d3d46e185a265960da08b61718">PWM_IDR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga5436d6d3d46e185a265960da08b61718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 3 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5436d6d3d46e185a265960da08b61718">More...</a><br /></td></tr>
<tr class="separator:ga5436d6d3d46e185a265960da08b61718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0b864d7c46d711e67f258576bdb695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5d0b864d7c46d711e67f258576bdb695">PWM_IDR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga5d0b864d7c46d711e67f258576bdb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5d0b864d7c46d711e67f258576bdb695">More...</a><br /></td></tr>
<tr class="separator:ga5d0b864d7c46d711e67f258576bdb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976e7c6018476e56eb5499fe014ecd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga976e7c6018476e56eb5499fe014ecd91">PWM_IDR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga976e7c6018476e56eb5499fe014ecd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga976e7c6018476e56eb5499fe014ecd91">More...</a><br /></td></tr>
<tr class="separator:ga976e7c6018476e56eb5499fe014ecd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1441d80727769a23cf3938e11040fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae1441d80727769a23cf3938e11040fe2">PWM_IDR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae1441d80727769a23cf3938e11040fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gae1441d80727769a23cf3938e11040fe2">More...</a><br /></td></tr>
<tr class="separator:gae1441d80727769a23cf3938e11040fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba474b42f512547290bc189f1241469a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaba474b42f512547290bc189f1241469a">PWM_IDR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaba474b42f512547290bc189f1241469a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaba474b42f512547290bc189f1241469a">More...</a><br /></td></tr>
<tr class="separator:gaba474b42f512547290bc189f1241469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee97f78b7948e40e46566ffbbcbe47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9ee97f78b7948e40e46566ffbbcbe47c">PWM_IMR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9ee97f78b7948e40e46566ffbbcbe47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 0 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9ee97f78b7948e40e46566ffbbcbe47c">More...</a><br /></td></tr>
<tr class="separator:ga9ee97f78b7948e40e46566ffbbcbe47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828ed6030cac5bfa5316be0546d17d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga828ed6030cac5bfa5316be0546d17d94">PWM_IMR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga828ed6030cac5bfa5316be0546d17d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 1 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga828ed6030cac5bfa5316be0546d17d94">More...</a><br /></td></tr>
<tr class="separator:ga828ed6030cac5bfa5316be0546d17d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1acc4c35ff8edd7f942f7373df293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6f1acc4c35ff8edd7f942f7373df293c">PWM_IMR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga6f1acc4c35ff8edd7f942f7373df293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 2 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6f1acc4c35ff8edd7f942f7373df293c">More...</a><br /></td></tr>
<tr class="separator:ga6f1acc4c35ff8edd7f942f7373df293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e15587fb7becf372540aa69cb05eb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2e15587fb7becf372540aa69cb05eb80">PWM_IMR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2e15587fb7becf372540aa69cb05eb80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 3 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2e15587fb7becf372540aa69cb05eb80">More...</a><br /></td></tr>
<tr class="separator:ga2e15587fb7becf372540aa69cb05eb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36c2ed812ff1a0db8cdf19b99a638c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf36c2ed812ff1a0db8cdf19b99a638c5">PWM_IMR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaf36c2ed812ff1a0db8cdf19b99a638c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf36c2ed812ff1a0db8cdf19b99a638c5">More...</a><br /></td></tr>
<tr class="separator:gaf36c2ed812ff1a0db8cdf19b99a638c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1b162661cc04e05022140e326c28de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7b1b162661cc04e05022140e326c28de">PWM_IMR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7b1b162661cc04e05022140e326c28de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7b1b162661cc04e05022140e326c28de">More...</a><br /></td></tr>
<tr class="separator:ga7b1b162661cc04e05022140e326c28de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6186867169ba180d0a2d5577ffdc7ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6186867169ba180d0a2d5577ffdc7ec9">PWM_IMR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga6186867169ba180d0a2d5577ffdc7ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6186867169ba180d0a2d5577ffdc7ec9">More...</a><br /></td></tr>
<tr class="separator:ga6186867169ba180d0a2d5577ffdc7ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76de31d226d65cee7647b5528702f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac76de31d226d65cee7647b5528702f38">PWM_IMR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gac76de31d226d65cee7647b5528702f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#gac76de31d226d65cee7647b5528702f38">More...</a><br /></td></tr>
<tr class="separator:gac76de31d226d65cee7647b5528702f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a88a70dbfc521ccca132513e74e24df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9a88a70dbfc521ccca132513e74e24df">PWM_ISR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9a88a70dbfc521ccca132513e74e24df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9a88a70dbfc521ccca132513e74e24df">More...</a><br /></td></tr>
<tr class="separator:ga9a88a70dbfc521ccca132513e74e24df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c811d09679a3521831806584ba9e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga59c811d09679a3521831806584ba9e78">PWM_ISR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga59c811d09679a3521831806584ba9e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga59c811d09679a3521831806584ba9e78">More...</a><br /></td></tr>
<tr class="separator:ga59c811d09679a3521831806584ba9e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877d53e5a7f56b6fa1a120a152504a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga877d53e5a7f56b6fa1a120a152504a75">PWM_ISR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga877d53e5a7f56b6fa1a120a152504a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga877d53e5a7f56b6fa1a120a152504a75">More...</a><br /></td></tr>
<tr class="separator:ga877d53e5a7f56b6fa1a120a152504a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bfd7b941b6dd602ec557c93b048b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa9bfd7b941b6dd602ec557c93b048b7c">PWM_ISR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa9bfd7b941b6dd602ec557c93b048b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa9bfd7b941b6dd602ec557c93b048b7c">More...</a><br /></td></tr>
<tr class="separator:gaa9bfd7b941b6dd602ec557c93b048b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga57d6aa67fe3a37f1fa0ab36d04be164f">PWM_ISR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga57d6aa67fe3a37f1fa0ab36d04be164f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga57d6aa67fe3a37f1fa0ab36d04be164f">More...</a><br /></td></tr>
<tr class="separator:ga57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440b312b3cdf88e66ac626741fbc5427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga440b312b3cdf88e66ac626741fbc5427">PWM_ISR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga440b312b3cdf88e66ac626741fbc5427"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga440b312b3cdf88e66ac626741fbc5427">More...</a><br /></td></tr>
<tr class="separator:ga440b312b3cdf88e66ac626741fbc5427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4258f3fafae81aa9d871e8bf9d656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaff4258f3fafae81aa9d871e8bf9d656e">PWM_ISR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaff4258f3fafae81aa9d871e8bf9d656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#gaff4258f3fafae81aa9d871e8bf9d656e">More...</a><br /></td></tr>
<tr class="separator:gaff4258f3fafae81aa9d871e8bf9d656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad44b49b584c2c3f42c4b3ca78d9e86bf">PWM_ISR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#gad44b49b584c2c3f42c4b3ca78d9e86bf">More...</a><br /></td></tr>
<tr class="separator:gad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5a800dc0108c6efdf60e6e87946071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaba5a800dc0108c6efdf60e6e87946071">PWM_SCM_SYNC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaba5a800dc0108c6efdf60e6e87946071"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gaba5a800dc0108c6efdf60e6e87946071">More...</a><br /></td></tr>
<tr class="separator:gaba5a800dc0108c6efdf60e6e87946071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8238b59e1eedc70791a3c2ac21b6198c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8238b59e1eedc70791a3c2ac21b6198c">PWM_SCM_SYNC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8238b59e1eedc70791a3c2ac21b6198c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8238b59e1eedc70791a3c2ac21b6198c">More...</a><br /></td></tr>
<tr class="separator:ga8238b59e1eedc70791a3c2ac21b6198c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d1db9baeea99e727a31c8968e3a5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga10d1db9baeea99e727a31c8968e3a5f7">PWM_SCM_SYNC2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga10d1db9baeea99e727a31c8968e3a5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga10d1db9baeea99e727a31c8968e3a5f7">More...</a><br /></td></tr>
<tr class="separator:ga10d1db9baeea99e727a31c8968e3a5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c6cd52a750aa0343f28d6fccc7e077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga58c6cd52a750aa0343f28d6fccc7e077">PWM_SCM_SYNC3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga58c6cd52a750aa0343f28d6fccc7e077"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga58c6cd52a750aa0343f28d6fccc7e077">More...</a><br /></td></tr>
<tr class="separator:ga58c6cd52a750aa0343f28d6fccc7e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gadbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3588984289a0472559bc899f4d5d6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; PWM_SCM_UPDM_Pos)</td></tr>
<tr class="memdesc:gae3588984289a0472559bc899f4d5d6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channels Update Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#gae3588984289a0472559bc899f4d5d6c0">More...</a><br /></td></tr>
<tr class="separator:gae3588984289a0472559bc899f4d5d6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53453db685eed6860845fbbbc1fdd918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga53453db685eed6860845fbbbc1fdd918">PWM_SCM_UPDM</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gadbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)))</td></tr>
<tr class="separator:ga53453db685eed6860845fbbbc1fdd918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07abbb7fd1bdf195ef742e35afb09eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga07abbb7fd1bdf195ef742e35afb09eb6">PWM_SCM_UPDM_MODE0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga07abbb7fd1bdf195ef742e35afb09eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels  <a href="group___s_a_m_e70___p_w_m.xhtml#ga07abbb7fd1bdf195ef742e35afb09eb6">More...</a><br /></td></tr>
<tr class="separator:ga07abbb7fd1bdf195ef742e35afb09eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1b5e8907d68adc1a06118c8683fe42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8d1b5e8907d68adc1a06118c8683fe42">PWM_SCM_UPDM_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga8d1b5e8907d68adc1a06118c8683fe42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8d1b5e8907d68adc1a06118c8683fe42">More...</a><br /></td></tr>
<tr class="separator:ga8d1b5e8907d68adc1a06118c8683fe42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf6218250178d29f413eec64ff66ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabbf6218250178d29f413eec64ff66ef1">PWM_SCM_UPDM_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gabbf6218250178d29f413eec64ff66ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels  <a href="group___s_a_m_e70___p_w_m.xhtml#gabbf6218250178d29f413eec64ff66ef1">More...</a><br /></td></tr>
<tr class="separator:gabbf6218250178d29f413eec64ff66ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1264bf08a1e9bccb101711725529f141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1264bf08a1e9bccb101711725529f141">PWM_SCM_PTRM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga1264bf08a1e9bccb101711725529f141"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) DMA Controller <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Request Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga1264bf08a1e9bccb101711725529f141">More...</a><br /></td></tr>
<tr class="separator:ga1264bf08a1e9bccb101711725529f141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd366737be0232f74583c2232b8876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; PWM_SCM_PTRCS_Pos)</td></tr>
<tr class="memdesc:gae9dd366737be0232f74583c2232b8876"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) DMA Controller <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Request Comparison Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#gae9dd366737be0232f74583c2232b8876">More...</a><br /></td></tr>
<tr class="separator:gae9dd366737be0232f74583c2232b8876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07be61c3ff901842ad052eaae33e4ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga07be61c3ff901842ad052eaae33e4ecd">PWM_SCM_PTRCS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)))</td></tr>
<tr class="separator:ga07be61c3ff901842ad052eaae33e4ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2b66143d74767aec3100fd3f744b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaba2b66143d74767aec3100fd3f744b85">PWM_DMAR_DMADUTY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaba2b66143d74767aec3100fd3f744b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f39eb994ea9e8db2aa770e1f2b14c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5f39eb994ea9e8db2aa770e1f2b14c70">PWM_DMAR_DMADUTY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_DMAR_DMADUTY_Pos)</td></tr>
<tr class="memdesc:ga5f39eb994ea9e8db2aa770e1f2b14c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DMAR) Duty-Cycle Holding Register for DMA Access  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5f39eb994ea9e8db2aa770e1f2b14c70">More...</a><br /></td></tr>
<tr class="separator:ga5f39eb994ea9e8db2aa770e1f2b14c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d763361bb0e63d1343e4926eb3f75af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2d763361bb0e63d1343e4926eb3f75af">PWM_DMAR_DMADUTY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga5f39eb994ea9e8db2aa770e1f2b14c70">PWM_DMAR_DMADUTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaba2b66143d74767aec3100fd3f744b85">PWM_DMAR_DMADUTY_Pos</a>)))</td></tr>
<tr class="separator:ga2d763361bb0e63d1343e4926eb3f75af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad27e1647e1d8274a07c4212e6c63ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gacad27e1647e1d8274a07c4212e6c63ab">PWM_SCUC_UPDULOCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacad27e1647e1d8274a07c4212e6c63ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUC) Synchronous Channels Update Unlock  <a href="group___s_a_m_e70___p_w_m.xhtml#gacad27e1647e1d8274a07c4212e6c63ab">More...</a><br /></td></tr>
<tr class="separator:gacad27e1647e1d8274a07c4212e6c63ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecca905f6dcaa6990dfca85331fed831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaecca905f6dcaa6990dfca85331fed831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e79603be90932d4a539f0414c8c027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_SCUP_UPR_Pos)</td></tr>
<tr class="memdesc:ga42e79603be90932d4a539f0414c8c027"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period  <a href="group___s_a_m_e70___p_w_m.xhtml#ga42e79603be90932d4a539f0414c8c027">More...</a><br /></td></tr>
<tr class="separator:ga42e79603be90932d4a539f0414c8c027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1fb56fd3ffaeddc93632bc07b0c3e950">PWM_SCUP_UPR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)))</td></tr>
<tr class="separator:ga1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos)</td></tr>
<tr class="memdesc:gae5b2ddfd6f0cceb76e954d3879e0af41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period Counter  <a href="group___s_a_m_e70___p_w_m.xhtml#gae5b2ddfd6f0cceb76e954d3879e0af41">More...</a><br /></td></tr>
<tr class="separator:gae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b418ca774b875b519254c4473544bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga05b418ca774b875b519254c4473544bf">PWM_SCUP_UPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)))</td></tr>
<tr class="separator:ga05b418ca774b875b519254c4473544bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga062cef0f8665cc8a0374a4ee3bcf7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga062cef0f8665cc8a0374a4ee3bcf7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccff81cd80055e4a74e218b0b5f0345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)</td></tr>
<tr class="memdesc:gabccff81cd80055e4a74e218b0b5f0345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUPUPD) Update Period Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gabccff81cd80055e4a74e218b0b5f0345">More...</a><br /></td></tr>
<tr class="separator:gabccff81cd80055e4a74e218b0b5f0345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3534269b1c6a9b346fb9c941a8e980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5e3534269b1c6a9b346fb9c941a8e980">PWM_SCUPUPD_UPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gabccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)))</td></tr>
<tr class="separator:ga5e3534269b1c6a9b346fb9c941a8e980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga80cfa2e47a93ae5d84efefd8bef8bf84">PWM_IER2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga80cfa2e47a93ae5d84efefd8bef8bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga80cfa2e47a93ae5d84efefd8bef8bf84">More...</a><br /></td></tr>
<tr class="separator:ga80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953a62894cdd41fbc9ce21d6017efd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga953a62894cdd41fbc9ce21d6017efd2d">PWM_IER2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga953a62894cdd41fbc9ce21d6017efd2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga953a62894cdd41fbc9ce21d6017efd2d">More...</a><br /></td></tr>
<tr class="separator:ga953a62894cdd41fbc9ce21d6017efd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0d36911f0ab55b9c3a3c5c74cfe952d0">PWM_IER2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0d36911f0ab55b9c3a3c5c74cfe952d0">More...</a><br /></td></tr>
<tr class="separator:ga0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf86f969f8c5bf773eb2b16c06206b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaf86f969f8c5bf773eb2b16c06206b4f">PWM_IER2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaaf86f969f8c5bf773eb2b16c06206b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaf86f969f8c5bf773eb2b16c06206b4f">More...</a><br /></td></tr>
<tr class="separator:gaaf86f969f8c5bf773eb2b16c06206b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18263d30e12ee83892d12a627bd5b2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga18263d30e12ee83892d12a627bd5b2d9">PWM_IER2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga18263d30e12ee83892d12a627bd5b2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga18263d30e12ee83892d12a627bd5b2d9">More...</a><br /></td></tr>
<tr class="separator:ga18263d30e12ee83892d12a627bd5b2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76789bb910bb6be7e33f80e7ab61478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf76789bb910bb6be7e33f80e7ab61478">PWM_IER2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaf76789bb910bb6be7e33f80e7ab61478"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf76789bb910bb6be7e33f80e7ab61478">More...</a><br /></td></tr>
<tr class="separator:gaf76789bb910bb6be7e33f80e7ab61478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34069cf0d0a952ec93e25ab6e0393f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad34069cf0d0a952ec93e25ab6e0393f0">PWM_IER2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad34069cf0d0a952ec93e25ab6e0393f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gad34069cf0d0a952ec93e25ab6e0393f0">More...</a><br /></td></tr>
<tr class="separator:gad34069cf0d0a952ec93e25ab6e0393f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85a721c9751d05ea064ca180b45d98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac85a721c9751d05ea064ca180b45d98a">PWM_IER2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gac85a721c9751d05ea064ca180b45d98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gac85a721c9751d05ea064ca180b45d98a">More...</a><br /></td></tr>
<tr class="separator:gac85a721c9751d05ea064ca180b45d98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a109538ada1094ded88aa1e09d0aca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5a109538ada1094ded88aa1e09d0aca6">PWM_IER2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga5a109538ada1094ded88aa1e09d0aca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5a109538ada1094ded88aa1e09d0aca6">More...</a><br /></td></tr>
<tr class="separator:ga5a109538ada1094ded88aa1e09d0aca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa9a7c0c83f409e3d87e205bc17d3c5e5">PWM_IER2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Match Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa9a7c0c83f409e3d87e205bc17d3c5e5">More...</a><br /></td></tr>
<tr class="separator:gaa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf396a39569076b54e9a66a796b9d293d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf396a39569076b54e9a66a796b9d293d">PWM_IER2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaf396a39569076b54e9a66a796b9d293d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf396a39569076b54e9a66a796b9d293d">More...</a><br /></td></tr>
<tr class="separator:gaf396a39569076b54e9a66a796b9d293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9967f725c1d96722b8fad64a5f64aa5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9967f725c1d96722b8fad64a5f64aa5f">PWM_IER2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga9967f725c1d96722b8fad64a5f64aa5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9967f725c1d96722b8fad64a5f64aa5f">More...</a><br /></td></tr>
<tr class="separator:ga9967f725c1d96722b8fad64a5f64aa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae667128f8fa9c5f9bbd69e95e1048d5b">PWM_IER2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae667128f8fa9c5f9bbd69e95e1048d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gae667128f8fa9c5f9bbd69e95e1048d5b">More...</a><br /></td></tr>
<tr class="separator:gae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8102890a171428ceb327609ef13a6fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8102890a171428ceb327609ef13a6fbe">PWM_IER2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga8102890a171428ceb327609ef13a6fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8102890a171428ceb327609ef13a6fbe">More...</a><br /></td></tr>
<tr class="separator:ga8102890a171428ceb327609ef13a6fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f7af77460aa19da719827f6fbf8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga58f7af77460aa19da719827f6fbf8ed8">PWM_IER2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga58f7af77460aa19da719827f6fbf8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga58f7af77460aa19da719827f6fbf8ed8">More...</a><br /></td></tr>
<tr class="separator:ga58f7af77460aa19da719827f6fbf8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffffa6f11a120f504a27311afad72182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaffffa6f11a120f504a27311afad72182">PWM_IER2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gaffffa6f11a120f504a27311afad72182"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaffffa6f11a120f504a27311afad72182">More...</a><br /></td></tr>
<tr class="separator:gaffffa6f11a120f504a27311afad72182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4540e6876cf084b0b43a3babddcb6eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4540e6876cf084b0b43a3babddcb6eeb">PWM_IER2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga4540e6876cf084b0b43a3babddcb6eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4540e6876cf084b0b43a3babddcb6eeb">More...</a><br /></td></tr>
<tr class="separator:ga4540e6876cf084b0b43a3babddcb6eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e0f7f0a72e26960e25d864347fd490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga61e0f7f0a72e26960e25d864347fd490">PWM_IER2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga61e0f7f0a72e26960e25d864347fd490"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Update Interrupt Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga61e0f7f0a72e26960e25d864347fd490">More...</a><br /></td></tr>
<tr class="separator:ga61e0f7f0a72e26960e25d864347fd490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ee7de3368f975b0eea10fcefb8c2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga98ee7de3368f975b0eea10fcefb8c2f2">PWM_IDR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga98ee7de3368f975b0eea10fcefb8c2f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga98ee7de3368f975b0eea10fcefb8c2f2">More...</a><br /></td></tr>
<tr class="separator:ga98ee7de3368f975b0eea10fcefb8c2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94428564f270df1c0e1605970f49f669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga94428564f270df1c0e1605970f49f669">PWM_IDR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga94428564f270df1c0e1605970f49f669"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga94428564f270df1c0e1605970f49f669">More...</a><br /></td></tr>
<tr class="separator:ga94428564f270df1c0e1605970f49f669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45de8d48554f6be73fd3e08949cea86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab45de8d48554f6be73fd3e08949cea86">PWM_IDR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gab45de8d48554f6be73fd3e08949cea86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gab45de8d48554f6be73fd3e08949cea86">More...</a><br /></td></tr>
<tr class="separator:gab45de8d48554f6be73fd3e08949cea86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f97bd578e09de48d19582ba4d00e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac6f97bd578e09de48d19582ba4d00e96">PWM_IDR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac6f97bd578e09de48d19582ba4d00e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gac6f97bd578e09de48d19582ba4d00e96">More...</a><br /></td></tr>
<tr class="separator:gac6f97bd578e09de48d19582ba4d00e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e538a4712ff4289a80c371e32fa69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae7e538a4712ff4289a80c371e32fa69c">PWM_IDR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gae7e538a4712ff4289a80c371e32fa69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gae7e538a4712ff4289a80c371e32fa69c">More...</a><br /></td></tr>
<tr class="separator:gae7e538a4712ff4289a80c371e32fa69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5b6201a3eeb9896bdb992a8fe2abdee3">PWM_IDR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga5b6201a3eeb9896bdb992a8fe2abdee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5b6201a3eeb9896bdb992a8fe2abdee3">More...</a><br /></td></tr>
<tr class="separator:ga5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26d7d76c444b2109535e143c1e18e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf26d7d76c444b2109535e143c1e18e77">PWM_IDR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaf26d7d76c444b2109535e143c1e18e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf26d7d76c444b2109535e143c1e18e77">More...</a><br /></td></tr>
<tr class="separator:gaf26d7d76c444b2109535e143c1e18e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeddaa7bca051fe5112906cd2c9393cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaeddaa7bca051fe5112906cd2c9393cd">PWM_IDR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaaeddaa7bca051fe5112906cd2c9393cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaeddaa7bca051fe5112906cd2c9393cd">More...</a><br /></td></tr>
<tr class="separator:gaaeddaa7bca051fe5112906cd2c9393cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd11a0634a985265b9aade0459a91e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8cd11a0634a985265b9aade0459a91e6">PWM_IDR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga8cd11a0634a985265b9aade0459a91e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8cd11a0634a985265b9aade0459a91e6">More...</a><br /></td></tr>
<tr class="separator:ga8cd11a0634a985265b9aade0459a91e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7b93057992ff6fc2052969a73a7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabc7b93057992ff6fc2052969a73a7654">PWM_IDR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gabc7b93057992ff6fc2052969a73a7654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Match Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gabc7b93057992ff6fc2052969a73a7654">More...</a><br /></td></tr>
<tr class="separator:gabc7b93057992ff6fc2052969a73a7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127c7d3f21eebb3c2404e5295c373567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga127c7d3f21eebb3c2404e5295c373567">PWM_IDR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga127c7d3f21eebb3c2404e5295c373567"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga127c7d3f21eebb3c2404e5295c373567">More...</a><br /></td></tr>
<tr class="separator:ga127c7d3f21eebb3c2404e5295c373567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5a299736bbcce28d62a005a967fd6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5c5a299736bbcce28d62a005a967fd6d">PWM_IDR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5c5a299736bbcce28d62a005a967fd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5c5a299736bbcce28d62a005a967fd6d">More...</a><br /></td></tr>
<tr class="separator:ga5c5a299736bbcce28d62a005a967fd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4148bf2bb9caba0bcab82cd29f5019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8c4148bf2bb9caba0bcab82cd29f5019">PWM_IDR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga8c4148bf2bb9caba0bcab82cd29f5019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8c4148bf2bb9caba0bcab82cd29f5019">More...</a><br /></td></tr>
<tr class="separator:ga8c4148bf2bb9caba0bcab82cd29f5019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07119f650f026cfc4c411d07c1944889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga07119f650f026cfc4c411d07c1944889">PWM_IDR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga07119f650f026cfc4c411d07c1944889"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga07119f650f026cfc4c411d07c1944889">More...</a><br /></td></tr>
<tr class="separator:ga07119f650f026cfc4c411d07c1944889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3342a146f8a948c8f0af9d0c46b05a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3342a146f8a948c8f0af9d0c46b05a99">PWM_IDR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga3342a146f8a948c8f0af9d0c46b05a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3342a146f8a948c8f0af9d0c46b05a99">More...</a><br /></td></tr>
<tr class="separator:ga3342a146f8a948c8f0af9d0c46b05a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63645d38973d3aa9467ab216d8cdf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac63645d38973d3aa9467ab216d8cdf5d">PWM_IDR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gac63645d38973d3aa9467ab216d8cdf5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gac63645d38973d3aa9467ab216d8cdf5d">More...</a><br /></td></tr>
<tr class="separator:gac63645d38973d3aa9467ab216d8cdf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad620b71a34180707bcdf2f9da09ee749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad620b71a34180707bcdf2f9da09ee749">PWM_IDR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gad620b71a34180707bcdf2f9da09ee749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gad620b71a34180707bcdf2f9da09ee749">More...</a><br /></td></tr>
<tr class="separator:gad620b71a34180707bcdf2f9da09ee749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb08f9b69c0bb9eacf4667c27e94549b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaeb08f9b69c0bb9eacf4667c27e94549b">PWM_IDR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaeb08f9b69c0bb9eacf4667c27e94549b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Update Interrupt Disable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaeb08f9b69c0bb9eacf4667c27e94549b">More...</a><br /></td></tr>
<tr class="separator:gaeb08f9b69c0bb9eacf4667c27e94549b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e160d048da79f139239f215faa2ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga81e160d048da79f139239f215faa2ac7">PWM_IMR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga81e160d048da79f139239f215faa2ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga81e160d048da79f139239f215faa2ac7">More...</a><br /></td></tr>
<tr class="separator:ga81e160d048da79f139239f215faa2ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7cc43a764e203d90db792459a49c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga85e7cc43a764e203d90db792459a49c7">PWM_IMR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga85e7cc43a764e203d90db792459a49c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga85e7cc43a764e203d90db792459a49c7">More...</a><br /></td></tr>
<tr class="separator:ga85e7cc43a764e203d90db792459a49c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37414bfbc6978c6fe9b00fa217792ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga37414bfbc6978c6fe9b00fa217792ca5">PWM_IMR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga37414bfbc6978c6fe9b00fa217792ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga37414bfbc6978c6fe9b00fa217792ca5">More...</a><br /></td></tr>
<tr class="separator:ga37414bfbc6978c6fe9b00fa217792ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea81ef42b970526d8bbd56cb4b5d423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3ea81ef42b970526d8bbd56cb4b5d423">PWM_IMR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga3ea81ef42b970526d8bbd56cb4b5d423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3ea81ef42b970526d8bbd56cb4b5d423">More...</a><br /></td></tr>
<tr class="separator:ga3ea81ef42b970526d8bbd56cb4b5d423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c940d51b51456920df0a6a30166023d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9c940d51b51456920df0a6a30166023d">PWM_IMR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga9c940d51b51456920df0a6a30166023d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9c940d51b51456920df0a6a30166023d">More...</a><br /></td></tr>
<tr class="separator:ga9c940d51b51456920df0a6a30166023d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2106152052701756a91b5189fb60dcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2106152052701756a91b5189fb60dcea">PWM_IMR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga2106152052701756a91b5189fb60dcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2106152052701756a91b5189fb60dcea">More...</a><br /></td></tr>
<tr class="separator:ga2106152052701756a91b5189fb60dcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaa95dd3bb04cc7fdd7affa78ad408a42">PWM_IMR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaaa95dd3bb04cc7fdd7affa78ad408a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaa95dd3bb04cc7fdd7affa78ad408a42">More...</a><br /></td></tr>
<tr class="separator:gaaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82183a2b2704e9c4c33a9190303c6dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga82183a2b2704e9c4c33a9190303c6dbe">PWM_IMR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga82183a2b2704e9c4c33a9190303c6dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga82183a2b2704e9c4c33a9190303c6dbe">More...</a><br /></td></tr>
<tr class="separator:ga82183a2b2704e9c4c33a9190303c6dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99dda52ca8fbf33351bcd40f7613d8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga99dda52ca8fbf33351bcd40f7613d8fd">PWM_IMR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga99dda52ca8fbf33351bcd40f7613d8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga99dda52ca8fbf33351bcd40f7613d8fd">More...</a><br /></td></tr>
<tr class="separator:ga99dda52ca8fbf33351bcd40f7613d8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17da40db8d060c5b8c549373979ba5d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga17da40db8d060c5b8c549373979ba5d6">PWM_IMR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga17da40db8d060c5b8c549373979ba5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Match Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga17da40db8d060c5b8c549373979ba5d6">More...</a><br /></td></tr>
<tr class="separator:ga17da40db8d060c5b8c549373979ba5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9fe93ef57317fb571b13fb3f02acce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gadd9fe93ef57317fb571b13fb3f02acce">PWM_IMR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gadd9fe93ef57317fb571b13fb3f02acce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#gadd9fe93ef57317fb571b13fb3f02acce">More...</a><br /></td></tr>
<tr class="separator:gadd9fe93ef57317fb571b13fb3f02acce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85320c2964e2273799154cbb6df51f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga85320c2964e2273799154cbb6df51f85">PWM_IMR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga85320c2964e2273799154cbb6df51f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga85320c2964e2273799154cbb6df51f85">More...</a><br /></td></tr>
<tr class="separator:ga85320c2964e2273799154cbb6df51f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaabbf03b3890a7cd9119c68c26c5fbb9a">PWM_IMR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaabbf03b3890a7cd9119c68c26c5fbb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#gaabbf03b3890a7cd9119c68c26c5fbb9a">More...</a><br /></td></tr>
<tr class="separator:gaabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572a55bdb93d2b19940818b363020729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga572a55bdb93d2b19940818b363020729">PWM_IMR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga572a55bdb93d2b19940818b363020729"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga572a55bdb93d2b19940818b363020729">More...</a><br /></td></tr>
<tr class="separator:ga572a55bdb93d2b19940818b363020729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e94e5f08d7ededb0365897d87afa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga07e94e5f08d7ededb0365897d87afa87">PWM_IMR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga07e94e5f08d7ededb0365897d87afa87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga07e94e5f08d7ededb0365897d87afa87">More...</a><br /></td></tr>
<tr class="separator:ga07e94e5f08d7ededb0365897d87afa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633f24c044b3b8358d110b14aba452f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga633f24c044b3b8358d110b14aba452f5">PWM_IMR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga633f24c044b3b8358d110b14aba452f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga633f24c044b3b8358d110b14aba452f5">More...</a><br /></td></tr>
<tr class="separator:ga633f24c044b3b8358d110b14aba452f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">PWM_IMR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">More...</a><br /></td></tr>
<tr class="separator:ga7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef112cbcbce269750a6c549c01becafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaef112cbcbce269750a6c549c01becafb">PWM_IMR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaef112cbcbce269750a6c549c01becafb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Update Interrupt Mask  <a href="group___s_a_m_e70___p_w_m.xhtml#gaef112cbcbce269750a6c549c01becafb">More...</a><br /></td></tr>
<tr class="separator:gaef112cbcbce269750a6c549c01becafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d3d12903c694f9effd628984b7d198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab0d3d12903c694f9effd628984b7d198">PWM_ISR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab0d3d12903c694f9effd628984b7d198"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Write Ready for Synchronous Channels Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gab0d3d12903c694f9effd628984b7d198">More...</a><br /></td></tr>
<tr class="separator:gab0d3d12903c694f9effd628984b7d198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f891ac664df435c654fac36302a55e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4f891ac664df435c654fac36302a55e4">PWM_ISR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga4f891ac664df435c654fac36302a55e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Synchronous Channels Update Underrun Error  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4f891ac664df435c654fac36302a55e4">More...</a><br /></td></tr>
<tr class="separator:ga4f891ac664df435c654fac36302a55e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5045773e8d5d53f330ed573b419623e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5045773e8d5d53f330ed573b419623e4">PWM_ISR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5045773e8d5d53f330ed573b419623e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5045773e8d5d53f330ed573b419623e4">More...</a><br /></td></tr>
<tr class="separator:ga5045773e8d5d53f330ed573b419623e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e6a85fe528741a0a1c32a8a8bb3755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf3e6a85fe528741a0a1c32a8a8bb3755">PWM_ISR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaf3e6a85fe528741a0a1c32a8a8bb3755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf3e6a85fe528741a0a1c32a8a8bb3755">More...</a><br /></td></tr>
<tr class="separator:gaf3e6a85fe528741a0a1c32a8a8bb3755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">PWM_ISR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">More...</a><br /></td></tr>
<tr class="separator:ga26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70463799be2768ca584ccdb80f89257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae70463799be2768ca584ccdb80f89257">PWM_ISR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae70463799be2768ca584ccdb80f89257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#gae70463799be2768ca584ccdb80f89257">More...</a><br /></td></tr>
<tr class="separator:gae70463799be2768ca584ccdb80f89257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9fd7834754a7d163c36dfecb729558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3c9fd7834754a7d163c36dfecb729558">PWM_ISR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga3c9fd7834754a7d163c36dfecb729558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3c9fd7834754a7d163c36dfecb729558">More...</a><br /></td></tr>
<tr class="separator:ga3c9fd7834754a7d163c36dfecb729558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cc637e69f50bd5682836481a62e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac8cc637e69f50bd5682836481a62e263">PWM_ISR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gac8cc637e69f50bd5682836481a62e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#gac8cc637e69f50bd5682836481a62e263">More...</a><br /></td></tr>
<tr class="separator:gac8cc637e69f50bd5682836481a62e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a1ca405f983245488c8d2a490ce122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga65a1ca405f983245488c8d2a490ce122">PWM_ISR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga65a1ca405f983245488c8d2a490ce122"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#ga65a1ca405f983245488c8d2a490ce122">More...</a><br /></td></tr>
<tr class="separator:ga65a1ca405f983245488c8d2a490ce122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9288ab7206493566c1f4823a40906da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa9288ab7206493566c1f4823a40906da">PWM_ISR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaa9288ab7206493566c1f4823a40906da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Match  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa9288ab7206493566c1f4823a40906da">More...</a><br /></td></tr>
<tr class="separator:gaa9288ab7206493566c1f4823a40906da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f013f1f640aef78a30bedbb45bcd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga31f013f1f640aef78a30bedbb45bcd7a">PWM_ISR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga31f013f1f640aef78a30bedbb45bcd7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga31f013f1f640aef78a30bedbb45bcd7a">More...</a><br /></td></tr>
<tr class="separator:ga31f013f1f640aef78a30bedbb45bcd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0e3b8371adc4fdd3c09e92b64d7f80bf">PWM_ISR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0e3b8371adc4fdd3c09e92b64d7f80bf">More...</a><br /></td></tr>
<tr class="separator:ga0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab580d9ce9fe7ad120ddb0ce37af4a032">PWM_ISR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gab580d9ce9fe7ad120ddb0ce37af4a032"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gab580d9ce9fe7ad120ddb0ce37af4a032">More...</a><br /></td></tr>
<tr class="separator:gab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36833b4a117c2855f8a1f23aa6b7c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae36833b4a117c2855f8a1f23aa6b7c21">PWM_ISR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gae36833b4a117c2855f8a1f23aa6b7c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gae36833b4a117c2855f8a1f23aa6b7c21">More...</a><br /></td></tr>
<tr class="separator:gae36833b4a117c2855f8a1f23aa6b7c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0de560e45856c32c10b0f8999d0638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaba0de560e45856c32c10b0f8999d0638">PWM_ISR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gaba0de560e45856c32c10b0f8999d0638"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gaba0de560e45856c32c10b0f8999d0638">More...</a><br /></td></tr>
<tr class="separator:gaba0de560e45856c32c10b0f8999d0638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569332e5e110b0690938fe2dc211fa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga569332e5e110b0690938fe2dc211fa3c">PWM_ISR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga569332e5e110b0690938fe2dc211fa3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga569332e5e110b0690938fe2dc211fa3c">More...</a><br /></td></tr>
<tr class="separator:ga569332e5e110b0690938fe2dc211fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62eebe660ee3605cf6488686a2aed84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga62eebe660ee3605cf6488686a2aed84c">PWM_ISR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga62eebe660ee3605cf6488686a2aed84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga62eebe660ee3605cf6488686a2aed84c">More...</a><br /></td></tr>
<tr class="separator:ga62eebe660ee3605cf6488686a2aed84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga23f4a640d8df4bcf64a7be7bc7041f9d">PWM_ISR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga23f4a640d8df4bcf64a7be7bc7041f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga23f4a640d8df4bcf64a7be7bc7041f9d">More...</a><br /></td></tr>
<tr class="separator:ga23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ff439e0779f5f91ca132cd943648b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae6ff439e0779f5f91ca132cd943648b4">PWM_OOV_OOVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae6ff439e0779f5f91ca132cd943648b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gae6ff439e0779f5f91ca132cd943648b4">More...</a><br /></td></tr>
<tr class="separator:gae6ff439e0779f5f91ca132cd943648b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6776a2f64781a242093125db11b9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3e6776a2f64781a242093125db11b9dc">PWM_OOV_OOVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3e6776a2f64781a242093125db11b9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3e6776a2f64781a242093125db11b9dc">More...</a><br /></td></tr>
<tr class="separator:ga3e6776a2f64781a242093125db11b9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa354da8e120d09e39c8917d54dd0d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaa354da8e120d09e39c8917d54dd0d31">PWM_OOV_OOVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaaa354da8e120d09e39c8917d54dd0d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaa354da8e120d09e39c8917d54dd0d31">More...</a><br /></td></tr>
<tr class="separator:gaaa354da8e120d09e39c8917d54dd0d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074772692beb617e0cda4ac7cb69e214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga074772692beb617e0cda4ac7cb69e214">PWM_OOV_OOVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga074772692beb617e0cda4ac7cb69e214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga074772692beb617e0cda4ac7cb69e214">More...</a><br /></td></tr>
<tr class="separator:ga074772692beb617e0cda4ac7cb69e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28d79c8662129fb9f656199e0c77ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa28d79c8662129fb9f656199e0c77ff9">PWM_OOV_OOVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaa28d79c8662129fb9f656199e0c77ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa28d79c8662129fb9f656199e0c77ff9">More...</a><br /></td></tr>
<tr class="separator:gaa28d79c8662129fb9f656199e0c77ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fde71f06f7907e95816dc62b79a48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7fde71f06f7907e95816dc62b79a48e6">PWM_OOV_OOVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7fde71f06f7907e95816dc62b79a48e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7fde71f06f7907e95816dc62b79a48e6">More...</a><br /></td></tr>
<tr class="separator:ga7fde71f06f7907e95816dc62b79a48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96833b545645028bb8085ee770f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae96833b545645028bb8085ee770f712b">PWM_OOV_OOVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae96833b545645028bb8085ee770f712b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#gae96833b545645028bb8085ee770f712b">More...</a><br /></td></tr>
<tr class="separator:gae96833b545645028bb8085ee770f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9f80a389f9b126dddbe088c413c859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0f9f80a389f9b126dddbe088c413c859">PWM_OOV_OOVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga0f9f80a389f9b126dddbe088c413c859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0f9f80a389f9b126dddbe088c413c859">More...</a><br /></td></tr>
<tr class="separator:ga0f9f80a389f9b126dddbe088c413c859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f8b6e5987a53e6f03c4a28b00fd809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga25f8b6e5987a53e6f03c4a28b00fd809">PWM_OS_OSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga25f8b6e5987a53e6f03c4a28b00fd809"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga25f8b6e5987a53e6f03c4a28b00fd809">More...</a><br /></td></tr>
<tr class="separator:ga25f8b6e5987a53e6f03c4a28b00fd809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d959066b2b74f028b75b4cef458006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf2d959066b2b74f028b75b4cef458006">PWM_OS_OSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaf2d959066b2b74f028b75b4cef458006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf2d959066b2b74f028b75b4cef458006">More...</a><br /></td></tr>
<tr class="separator:gaf2d959066b2b74f028b75b4cef458006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1c76332c521897e0888298fa86f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6ea1c76332c521897e0888298fa86f28">PWM_OS_OSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga6ea1c76332c521897e0888298fa86f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6ea1c76332c521897e0888298fa86f28">More...</a><br /></td></tr>
<tr class="separator:ga6ea1c76332c521897e0888298fa86f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb61ef4930de967d5130142686da648a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabb61ef4930de967d5130142686da648a">PWM_OS_OSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gabb61ef4930de967d5130142686da648a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#gabb61ef4930de967d5130142686da648a">More...</a><br /></td></tr>
<tr class="separator:gabb61ef4930de967d5130142686da648a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e0b471cd3204dfae585a01b6a1e851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac5e0b471cd3204dfae585a01b6a1e851">PWM_OS_OSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gac5e0b471cd3204dfae585a01b6a1e851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gac5e0b471cd3204dfae585a01b6a1e851">More...</a><br /></td></tr>
<tr class="separator:gac5e0b471cd3204dfae585a01b6a1e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115f4e7c105beaee094189329a78b554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga115f4e7c105beaee094189329a78b554">PWM_OS_OSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga115f4e7c105beaee094189329a78b554"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga115f4e7c105beaee094189329a78b554">More...</a><br /></td></tr>
<tr class="separator:ga115f4e7c105beaee094189329a78b554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535f3886f72b58bcbf46a36a96c3c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga535f3886f72b58bcbf46a36a96c3c81f">PWM_OS_OSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga535f3886f72b58bcbf46a36a96c3c81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga535f3886f72b58bcbf46a36a96c3c81f">More...</a><br /></td></tr>
<tr class="separator:ga535f3886f72b58bcbf46a36a96c3c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5ee0efb0c79c2dc5afdc67fe709ce250">PWM_OS_OSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga5ee0efb0c79c2dc5afdc67fe709ce250"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5ee0efb0c79c2dc5afdc67fe709ce250">More...</a><br /></td></tr>
<tr class="separator:ga5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6b23c4f15ea5bb0ec47783c25aa9e237">PWM_OSS_OSSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6b23c4f15ea5bb0ec47783c25aa9e237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6b23c4f15ea5bb0ec47783c25aa9e237">More...</a><br /></td></tr>
<tr class="separator:ga6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dace49061f8c9618e0aa69286efaf67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8dace49061f8c9618e0aa69286efaf67">PWM_OSS_OSSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8dace49061f8c9618e0aa69286efaf67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8dace49061f8c9618e0aa69286efaf67">More...</a><br /></td></tr>
<tr class="separator:ga8dace49061f8c9618e0aa69286efaf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45be524b44aa437dd5b450c73453673e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga45be524b44aa437dd5b450c73453673e">PWM_OSS_OSSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga45be524b44aa437dd5b450c73453673e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga45be524b44aa437dd5b450c73453673e">More...</a><br /></td></tr>
<tr class="separator:ga45be524b44aa437dd5b450c73453673e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dd2a5be39e742b7fb03897a7469460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac3dd2a5be39e742b7fb03897a7469460">PWM_OSS_OSSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac3dd2a5be39e742b7fb03897a7469460"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#gac3dd2a5be39e742b7fb03897a7469460">More...</a><br /></td></tr>
<tr class="separator:gac3dd2a5be39e742b7fb03897a7469460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27227163d1b122a0851ec9e8ca8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaf27227163d1b122a0851ec9e8ca8675">PWM_OSS_OSSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaaf27227163d1b122a0851ec9e8ca8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaf27227163d1b122a0851ec9e8ca8675">More...</a><br /></td></tr>
<tr class="separator:gaaf27227163d1b122a0851ec9e8ca8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2aa22a2ea9308f31791f9df7d568df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7d2aa22a2ea9308f31791f9df7d568df">PWM_OSS_OSSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7d2aa22a2ea9308f31791f9df7d568df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7d2aa22a2ea9308f31791f9df7d568df">More...</a><br /></td></tr>
<tr class="separator:ga7d2aa22a2ea9308f31791f9df7d568df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4e9807df91f7e90f0137b1af1b411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga17b4e9807df91f7e90f0137b1af1b411">PWM_OSS_OSSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga17b4e9807df91f7e90f0137b1af1b411"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga17b4e9807df91f7e90f0137b1af1b411">More...</a><br /></td></tr>
<tr class="separator:ga17b4e9807df91f7e90f0137b1af1b411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449887747a9e6596f5ae12b16018d485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga449887747a9e6596f5ae12b16018d485">PWM_OSS_OSSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga449887747a9e6596f5ae12b16018d485"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga449887747a9e6596f5ae12b16018d485">More...</a><br /></td></tr>
<tr class="separator:ga449887747a9e6596f5ae12b16018d485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7e8bd8aaa8a760a9801f47dc4eec6303">PWM_OSC_OSCH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7e8bd8aaa8a760a9801f47dc4eec6303"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7e8bd8aaa8a760a9801f47dc4eec6303">More...</a><br /></td></tr>
<tr class="separator:ga7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bd1571e08fa6f9365471735b389044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga27bd1571e08fa6f9365471735b389044">PWM_OSC_OSCH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga27bd1571e08fa6f9365471735b389044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga27bd1571e08fa6f9365471735b389044">More...</a><br /></td></tr>
<tr class="separator:ga27bd1571e08fa6f9365471735b389044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1636c8fa741f023032b2e32029ed7348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1636c8fa741f023032b2e32029ed7348">PWM_OSC_OSCH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga1636c8fa741f023032b2e32029ed7348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga1636c8fa741f023032b2e32029ed7348">More...</a><br /></td></tr>
<tr class="separator:ga1636c8fa741f023032b2e32029ed7348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1655a5d0e0ec43389976542ca2cf1e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1655a5d0e0ec43389976542ca2cf1e86">PWM_OSC_OSCH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga1655a5d0e0ec43389976542ca2cf1e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga1655a5d0e0ec43389976542ca2cf1e86">More...</a><br /></td></tr>
<tr class="separator:ga1655a5d0e0ec43389976542ca2cf1e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806e103e8db2498f0bde225ca98c6c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga806e103e8db2498f0bde225ca98c6c62">PWM_OSC_OSCL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga806e103e8db2498f0bde225ca98c6c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga806e103e8db2498f0bde225ca98c6c62">More...</a><br /></td></tr>
<tr class="separator:ga806e103e8db2498f0bde225ca98c6c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf59242655abf415765e59bc22c1e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gacdf59242655abf415765e59bc22c1e3b">PWM_OSC_OSCL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gacdf59242655abf415765e59bc22c1e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#gacdf59242655abf415765e59bc22c1e3b">More...</a><br /></td></tr>
<tr class="separator:gacdf59242655abf415765e59bc22c1e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f8a22b816cc12034d75e9ad8c36cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga24f8a22b816cc12034d75e9ad8c36cbd">PWM_OSC_OSCL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga24f8a22b816cc12034d75e9ad8c36cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga24f8a22b816cc12034d75e9ad8c36cbd">More...</a><br /></td></tr>
<tr class="separator:ga24f8a22b816cc12034d75e9ad8c36cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705966b35a8986fdd48a787130c95e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga705966b35a8986fdd48a787130c95e18">PWM_OSC_OSCL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga705966b35a8986fdd48a787130c95e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga705966b35a8986fdd48a787130c95e18">More...</a><br /></td></tr>
<tr class="separator:ga705966b35a8986fdd48a787130c95e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27588b697195288e1645c01de1aa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaf27588b697195288e1645c01de1aa8a">PWM_OSSUPD_OSSUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaaf27588b697195288e1645c01de1aa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaf27588b697195288e1645c01de1aa8a">More...</a><br /></td></tr>
<tr class="separator:gaaf27588b697195288e1645c01de1aa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb78ee3b72236f21a37dcf5c45f6347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2fb78ee3b72236f21a37dcf5c45f6347">PWM_OSSUPD_OSSUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga2fb78ee3b72236f21a37dcf5c45f6347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2fb78ee3b72236f21a37dcf5c45f6347">More...</a><br /></td></tr>
<tr class="separator:ga2fb78ee3b72236f21a37dcf5c45f6347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9957d849685620c2b1386135c01bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabd9957d849685620c2b1386135c01bfe">PWM_OSSUPD_OSSUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabd9957d849685620c2b1386135c01bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#gabd9957d849685620c2b1386135c01bfe">More...</a><br /></td></tr>
<tr class="separator:gabd9957d849685620c2b1386135c01bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga205af3b8a9ec5ffab21ef4cb55df79bf">PWM_OSSUPD_OSSUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga205af3b8a9ec5ffab21ef4cb55df79bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga205af3b8a9ec5ffab21ef4cb55df79bf">More...</a><br /></td></tr>
<tr class="separator:ga205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35e76bcb2b7795022e5117eec690bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac35e76bcb2b7795022e5117eec690bfc">PWM_OSSUPD_OSSUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gac35e76bcb2b7795022e5117eec690bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gac35e76bcb2b7795022e5117eec690bfc">More...</a><br /></td></tr>
<tr class="separator:gac35e76bcb2b7795022e5117eec690bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3326e4bb5f84da296e7ac992ac029553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3326e4bb5f84da296e7ac992ac029553">PWM_OSSUPD_OSSUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga3326e4bb5f84da296e7ac992ac029553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3326e4bb5f84da296e7ac992ac029553">More...</a><br /></td></tr>
<tr class="separator:ga3326e4bb5f84da296e7ac992ac029553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9d15e834de3bb5db7f1549d86f1a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3e9d15e834de3bb5db7f1549d86f1a57">PWM_OSSUPD_OSSUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3e9d15e834de3bb5db7f1549d86f1a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3e9d15e834de3bb5db7f1549d86f1a57">More...</a><br /></td></tr>
<tr class="separator:ga3e9d15e834de3bb5db7f1549d86f1a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e53b31cb8b3a9ce73db36088eb131f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2e53b31cb8b3a9ce73db36088eb131f1">PWM_OSSUPD_OSSUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga2e53b31cb8b3a9ce73db36088eb131f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2e53b31cb8b3a9ce73db36088eb131f1">More...</a><br /></td></tr>
<tr class="separator:ga2e53b31cb8b3a9ce73db36088eb131f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19f80cf218be24bc6d033802d46735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf19f80cf218be24bc6d033802d46735d">PWM_OSCUPD_OSCUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf19f80cf218be24bc6d033802d46735d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf19f80cf218be24bc6d033802d46735d">More...</a><br /></td></tr>
<tr class="separator:gaf19f80cf218be24bc6d033802d46735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7520de992c0db573287f89908f651fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7520de992c0db573287f89908f651fa7">PWM_OSCUPD_OSCUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga7520de992c0db573287f89908f651fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7520de992c0db573287f89908f651fa7">More...</a><br /></td></tr>
<tr class="separator:ga7520de992c0db573287f89908f651fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09453efb5b8e52407f7e5e822e427272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga09453efb5b8e52407f7e5e822e427272">PWM_OSCUPD_OSCUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga09453efb5b8e52407f7e5e822e427272"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga09453efb5b8e52407f7e5e822e427272">More...</a><br /></td></tr>
<tr class="separator:ga09453efb5b8e52407f7e5e822e427272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775e037072deb539a7e9f50a2b4b35b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga775e037072deb539a7e9f50a2b4b35b8">PWM_OSCUPD_OSCUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga775e037072deb539a7e9f50a2b4b35b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga775e037072deb539a7e9f50a2b4b35b8">More...</a><br /></td></tr>
<tr class="separator:ga775e037072deb539a7e9f50a2b4b35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4ddd7412fdfc47dfb81c44b81df30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaee4ddd7412fdfc47dfb81c44b81df30f">PWM_OSCUPD_OSCUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaee4ddd7412fdfc47dfb81c44b81df30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gaee4ddd7412fdfc47dfb81c44b81df30f">More...</a><br /></td></tr>
<tr class="separator:gaee4ddd7412fdfc47dfb81c44b81df30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec215d05bca7caec5091a8d90a7e777f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaec215d05bca7caec5091a8d90a7e777f">PWM_OSCUPD_OSCUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaec215d05bca7caec5091a8d90a7e777f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#gaec215d05bca7caec5091a8d90a7e777f">More...</a><br /></td></tr>
<tr class="separator:gaec215d05bca7caec5091a8d90a7e777f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193aa5a47d8158d172b4fb8a9d676a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga193aa5a47d8158d172b4fb8a9d676a7c">PWM_OSCUPD_OSCUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga193aa5a47d8158d172b4fb8a9d676a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga193aa5a47d8158d172b4fb8a9d676a7c">More...</a><br /></td></tr>
<tr class="separator:ga193aa5a47d8158d172b4fb8a9d676a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a71cf7ec9223cf781b0684f601c4643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9a71cf7ec9223cf781b0684f601c4643">PWM_OSCUPD_OSCUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga9a71cf7ec9223cf781b0684f601c4643"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9a71cf7ec9223cf781b0684f601c4643">More...</a><br /></td></tr>
<tr class="separator:ga9a71cf7ec9223cf781b0684f601c4643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafda9a8aefe508ed618db6b0d7f221fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaafda9a8aefe508ed618db6b0d7f221fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e0dfb24ebce067ba3f136672da8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FMR_FPOL_Pos)</td></tr>
<tr class="memdesc:ga68e0dfb24ebce067ba3f136672da8cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Polarity  <a href="group___s_a_m_e70___p_w_m.xhtml#ga68e0dfb24ebce067ba3f136672da8cbb">More...</a><br /></td></tr>
<tr class="separator:ga68e0dfb24ebce067ba3f136672da8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddaf8401cea31513467570b92aef719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gacddaf8401cea31513467570b92aef719">PWM_FMR_FPOL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)))</td></tr>
<tr class="separator:gacddaf8401cea31513467570b92aef719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6ec8c475004c1c6e08d7e5577789a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gacb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacb6ec8c475004c1c6e08d7e5577789a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8048bcc1d303fea3232cebe782730f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FMR_FMOD_Pos)</td></tr>
<tr class="memdesc:ga8e8048bcc1d303fea3232cebe782730f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Activation Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8e8048bcc1d303fea3232cebe782730f">More...</a><br /></td></tr>
<tr class="separator:ga8e8048bcc1d303fea3232cebe782730f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5770a33ef31d1f805ccb5c914d98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa4e5770a33ef31d1f805ccb5c914d98c">PWM_FMR_FMOD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gacb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)))</td></tr>
<tr class="separator:gaa4e5770a33ef31d1f805ccb5c914d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a6c9843313f55b7aac95c522a55f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga22a6c9843313f55b7aac95c522a55f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb9a9873718d4de4ab8016c38a4fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FMR_FFIL_Pos)</td></tr>
<tr class="memdesc:ga3eb9a9873718d4de4ab8016c38a4fd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Filtering  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3eb9a9873718d4de4ab8016c38a4fd30">More...</a><br /></td></tr>
<tr class="separator:ga3eb9a9873718d4de4ab8016c38a4fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18673d610bbe3705b20be59eaebe74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad18673d610bbe3705b20be59eaebe74b">PWM_FMR_FFIL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)))</td></tr>
<tr class="separator:gad18673d610bbe3705b20be59eaebe74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90ff794843da9f1701ae359a063c0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab90ff794843da9f1701ae359a063c0e6">PWM_FSR_FIV_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FSR_FIV_Pos)</td></tr>
<tr class="memdesc:gab90ff794843da9f1701ae359a063c0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Input Value  <a href="group___s_a_m_e70___p_w_m.xhtml#gab90ff794843da9f1701ae359a063c0e6">More...</a><br /></td></tr>
<tr class="separator:gab90ff794843da9f1701ae359a063c0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20071978cef798a324e7013e10e855fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga20071978cef798a324e7013e10e855fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca73a5219e79e2cef1417d2085fc37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabca73a5219e79e2cef1417d2085fc37a">PWM_FSR_FS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FSR_FS_Pos)</td></tr>
<tr class="memdesc:gabca73a5219e79e2cef1417d2085fc37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Status  <a href="group___s_a_m_e70___p_w_m.xhtml#gabca73a5219e79e2cef1417d2085fc37a">More...</a><br /></td></tr>
<tr class="separator:gabca73a5219e79e2cef1417d2085fc37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db555297dfc8e34241e67be8e91a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac9db555297dfc8e34241e67be8e91a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b106c3333dda59d174be43cfa1f1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FCR_FCLR_Pos)</td></tr>
<tr class="memdesc:ga18b106c3333dda59d174be43cfa1f1cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FCR) Fault Clear  <a href="group___s_a_m_e70___p_w_m.xhtml#ga18b106c3333dda59d174be43cfa1f1cb">More...</a><br /></td></tr>
<tr class="separator:ga18b106c3333dda59d174be43cfa1f1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1a37797e7e5cc1256b587608743d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gafd1a37797e7e5cc1256b587608743d13">PWM_FCR_FCLR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)))</td></tr>
<tr class="separator:gafd1a37797e7e5cc1256b587608743d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69f6f654ef50e2b12545007e8360951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac69f6f654ef50e2b12545007e8360951">PWM_FPV1_FPVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac69f6f654ef50e2b12545007e8360951"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gac69f6f654ef50e2b12545007e8360951">More...</a><br /></td></tr>
<tr class="separator:gac69f6f654ef50e2b12545007e8360951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17ed6828277d3e71a7e375d725983e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf17ed6828277d3e71a7e375d725983e2">PWM_FPV1_FPVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaf17ed6828277d3e71a7e375d725983e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf17ed6828277d3e71a7e375d725983e2">More...</a><br /></td></tr>
<tr class="separator:gaf17ed6828277d3e71a7e375d725983e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be1a208d6bea23cc71e08ee12e1783c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4be1a208d6bea23cc71e08ee12e1783c">PWM_FPV1_FPVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4be1a208d6bea23cc71e08ee12e1783c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4be1a208d6bea23cc71e08ee12e1783c">More...</a><br /></td></tr>
<tr class="separator:ga4be1a208d6bea23cc71e08ee12e1783c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ff5e7140ed04927720166f280e9377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga21ff5e7140ed04927720166f280e9377">PWM_FPV1_FPVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga21ff5e7140ed04927720166f280e9377"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga21ff5e7140ed04927720166f280e9377">More...</a><br /></td></tr>
<tr class="separator:ga21ff5e7140ed04927720166f280e9377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328cc66ab3c535588096aea0b7ae21e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga328cc66ab3c535588096aea0b7ae21e5">PWM_FPV1_FPVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga328cc66ab3c535588096aea0b7ae21e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga328cc66ab3c535588096aea0b7ae21e5">More...</a><br /></td></tr>
<tr class="separator:ga328cc66ab3c535588096aea0b7ae21e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d587b4254153c0fe30eaa3ef5443e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga25d587b4254153c0fe30eaa3ef5443e8">PWM_FPV1_FPVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga25d587b4254153c0fe30eaa3ef5443e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga25d587b4254153c0fe30eaa3ef5443e8">More...</a><br /></td></tr>
<tr class="separator:ga25d587b4254153c0fe30eaa3ef5443e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe428a8ac4e577fcc2b578452b10fa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gafe428a8ac4e577fcc2b578452b10fa4f">PWM_FPV1_FPVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gafe428a8ac4e577fcc2b578452b10fa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#gafe428a8ac4e577fcc2b578452b10fa4f">More...</a><br /></td></tr>
<tr class="separator:gafe428a8ac4e577fcc2b578452b10fa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0af5cbe9fed2f4df286fc02af113bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7e0af5cbe9fed2f4df286fc02af113bf">PWM_FPV1_FPVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga7e0af5cbe9fed2f4df286fc02af113bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7e0af5cbe9fed2f4df286fc02af113bf">More...</a><br /></td></tr>
<tr class="separator:ga7e0af5cbe9fed2f4df286fc02af113bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44078a843929dc1c69281b78ac024c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga44078a843929dc1c69281b78ac024c86">PWM_FPE_FPE0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga44078a843929dc1c69281b78ac024c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883b1a6b32d3255fe62e1e584659cb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga883b1a6b32d3255fe62e1e584659cb30">PWM_FPE_FPE0_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE_FPE0_Pos)</td></tr>
<tr class="memdesc:ga883b1a6b32d3255fe62e1e584659cb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga883b1a6b32d3255fe62e1e584659cb30">More...</a><br /></td></tr>
<tr class="separator:ga883b1a6b32d3255fe62e1e584659cb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada304e1da29948064fdb0d3398e71dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gada304e1da29948064fdb0d3398e71dd7">PWM_FPE_FPE0</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga883b1a6b32d3255fe62e1e584659cb30">PWM_FPE_FPE0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga44078a843929dc1c69281b78ac024c86">PWM_FPE_FPE0_Pos</a>)))</td></tr>
<tr class="separator:gada304e1da29948064fdb0d3398e71dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d476de94ddf131fcc23c23cbbf4402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf8d476de94ddf131fcc23c23cbbf4402">PWM_FPE_FPE1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf8d476de94ddf131fcc23c23cbbf4402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c1d32975b17740532d30eb42912879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga41c1d32975b17740532d30eb42912879">PWM_FPE_FPE1_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE_FPE1_Pos)</td></tr>
<tr class="memdesc:ga41c1d32975b17740532d30eb42912879"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga41c1d32975b17740532d30eb42912879">More...</a><br /></td></tr>
<tr class="separator:ga41c1d32975b17740532d30eb42912879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155166e5eb3a0258dbd1afe05a73e4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga155166e5eb3a0258dbd1afe05a73e4dc">PWM_FPE_FPE1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga41c1d32975b17740532d30eb42912879">PWM_FPE_FPE1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaf8d476de94ddf131fcc23c23cbbf4402">PWM_FPE_FPE1_Pos</a>)))</td></tr>
<tr class="separator:ga155166e5eb3a0258dbd1afe05a73e4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f498501f20a5815cbe734e7423e6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga21f498501f20a5815cbe734e7423e6f9">PWM_FPE_FPE2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga21f498501f20a5815cbe734e7423e6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbe9d68d6f74bdebf54e40585180117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3dbe9d68d6f74bdebf54e40585180117">PWM_FPE_FPE2_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE_FPE2_Pos)</td></tr>
<tr class="memdesc:ga3dbe9d68d6f74bdebf54e40585180117"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3dbe9d68d6f74bdebf54e40585180117">More...</a><br /></td></tr>
<tr class="separator:ga3dbe9d68d6f74bdebf54e40585180117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a562170cbf8ff1723eab2792c2f6590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3a562170cbf8ff1723eab2792c2f6590">PWM_FPE_FPE2</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga3dbe9d68d6f74bdebf54e40585180117">PWM_FPE_FPE2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga21f498501f20a5815cbe734e7423e6f9">PWM_FPE_FPE2_Pos</a>)))</td></tr>
<tr class="separator:ga3a562170cbf8ff1723eab2792c2f6590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab088806ad2c20b9973854e3b8a0fd33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab088806ad2c20b9973854e3b8a0fd33c">PWM_FPE_FPE3_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab088806ad2c20b9973854e3b8a0fd33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9a5e5dcb472caf52d3c2c8b0321657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaca9a5e5dcb472caf52d3c2c8b0321657">PWM_FPE_FPE3_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE_FPE3_Pos)</td></tr>
<tr class="memdesc:gaca9a5e5dcb472caf52d3c2c8b0321657"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#gaca9a5e5dcb472caf52d3c2c8b0321657">More...</a><br /></td></tr>
<tr class="separator:gaca9a5e5dcb472caf52d3c2c8b0321657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f3977d54926be1c1452956df6b820f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga56f3977d54926be1c1452956df6b820f">PWM_FPE_FPE3</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaca9a5e5dcb472caf52d3c2c8b0321657">PWM_FPE_FPE3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gab088806ad2c20b9973854e3b8a0fd33c">PWM_FPE_FPE3_Pos</a>)))</td></tr>
<tr class="separator:ga56f3977d54926be1c1452956df6b820f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469a975b28cf04cd35f871f253b7a3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga469a975b28cf04cd35f871f253b7a3b3">PWM_ELMR_CSEL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga469a975b28cf04cd35f871f253b7a3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 0 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga469a975b28cf04cd35f871f253b7a3b3">More...</a><br /></td></tr>
<tr class="separator:ga469a975b28cf04cd35f871f253b7a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f6b7258c6bc91e429811ccd14a8310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga08f6b7258c6bc91e429811ccd14a8310">PWM_ELMR_CSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga08f6b7258c6bc91e429811ccd14a8310"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 1 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga08f6b7258c6bc91e429811ccd14a8310">More...</a><br /></td></tr>
<tr class="separator:ga08f6b7258c6bc91e429811ccd14a8310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec0c8acd271024f3e167e644a3d2d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabec0c8acd271024f3e167e644a3d2d27">PWM_ELMR_CSEL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabec0c8acd271024f3e167e644a3d2d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 2 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#gabec0c8acd271024f3e167e644a3d2d27">More...</a><br /></td></tr>
<tr class="separator:gabec0c8acd271024f3e167e644a3d2d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga02f65ca00c0fbbfe5b44af28f6a73f63">PWM_ELMR_CSEL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga02f65ca00c0fbbfe5b44af28f6a73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 3 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga02f65ca00c0fbbfe5b44af28f6a73f63">More...</a><br /></td></tr>
<tr class="separator:ga02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0348a9525eb00101b564a982be4c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5c0348a9525eb00101b564a982be4c8d">PWM_ELMR_CSEL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5c0348a9525eb00101b564a982be4c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 4 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5c0348a9525eb00101b564a982be4c8d">More...</a><br /></td></tr>
<tr class="separator:ga5c0348a9525eb00101b564a982be4c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gafa8d31d1dfabab5ddc3c1d025f1e49a1">PWM_ELMR_CSEL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gafa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 5 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#gafa8d31d1dfabab5ddc3c1d025f1e49a1">More...</a><br /></td></tr>
<tr class="separator:gafa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f1b104829914629dce9a552a3be037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga88f1b104829914629dce9a552a3be037">PWM_ELMR_CSEL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga88f1b104829914629dce9a552a3be037"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 6 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga88f1b104829914629dce9a552a3be037">More...</a><br /></td></tr>
<tr class="separator:ga88f1b104829914629dce9a552a3be037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049921051c31567a21f2ca271a7c56c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga049921051c31567a21f2ca271a7c56c9">PWM_ELMR_CSEL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga049921051c31567a21f2ca271a7c56c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 7 Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga049921051c31567a21f2ca271a7c56c9">More...</a><br /></td></tr>
<tr class="separator:ga049921051c31567a21f2ca271a7c56c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ce35a75b91aca1b5f9f5324197fd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga52ce35a75b91aca1b5f9f5324197fd1f">PWM_SSPR_SPRD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga52ce35a75b91aca1b5f9f5324197fd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421a427ef76bfe8a7ac611ee5b4d1783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga421a427ef76bfe8a7ac611ee5b4d1783">PWM_SSPR_SPRD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_SSPR_SPRD_Pos)</td></tr>
<tr class="memdesc:ga421a427ef76bfe8a7ac611ee5b4d1783"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SSPR) Spread Spectrum Limit Value  <a href="group___s_a_m_e70___p_w_m.xhtml#ga421a427ef76bfe8a7ac611ee5b4d1783">More...</a><br /></td></tr>
<tr class="separator:ga421a427ef76bfe8a7ac611ee5b4d1783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8ec3acc073fb648bcb99ceee812528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5c8ec3acc073fb648bcb99ceee812528">PWM_SSPR_SPRD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga421a427ef76bfe8a7ac611ee5b4d1783">PWM_SSPR_SPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga52ce35a75b91aca1b5f9f5324197fd1f">PWM_SSPR_SPRD_Pos</a>)))</td></tr>
<tr class="separator:ga5c8ec3acc073fb648bcb99ceee812528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38272eac614983e443be09671c7acb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac38272eac614983e443be09671c7acb3">PWM_SSPR_SPRDM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gac38272eac614983e443be09671c7acb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SSPR) Spread Spectrum Counter Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#gac38272eac614983e443be09671c7acb3">More...</a><br /></td></tr>
<tr class="separator:gac38272eac614983e443be09671c7acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0552f7f19fc957ec2d0e2720f40c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2e0552f7f19fc957ec2d0e2720f40c81">PWM_SSPUP_SPRDUP_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2e0552f7f19fc957ec2d0e2720f40c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e5eb1a58cd894374de72674e5dbe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga76e5eb1a58cd894374de72674e5dbe4b">PWM_SSPUP_SPRDUP_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_SSPUP_SPRDUP_Pos)</td></tr>
<tr class="memdesc:ga76e5eb1a58cd894374de72674e5dbe4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SSPUP) Spread Spectrum Limit Value Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga76e5eb1a58cd894374de72674e5dbe4b">More...</a><br /></td></tr>
<tr class="separator:ga76e5eb1a58cd894374de72674e5dbe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac11630876c03f883d6f180ebed8bfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaac11630876c03f883d6f180ebed8bfe7">PWM_SSPUP_SPRDUP</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga76e5eb1a58cd894374de72674e5dbe4b">PWM_SSPUP_SPRDUP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga2e0552f7f19fc957ec2d0e2720f40c81">PWM_SSPUP_SPRDUP_Pos</a>)))</td></tr>
<tr class="separator:gaac11630876c03f883d6f180ebed8bfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1518a1da5a4c1b5d32067575f8a739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf1518a1da5a4c1b5d32067575f8a739d">PWM_SMMR_GCEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf1518a1da5a4c1b5d32067575f8a739d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf1518a1da5a4c1b5d32067575f8a739d">More...</a><br /></td></tr>
<tr class="separator:gaf1518a1da5a4c1b5d32067575f8a739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada70734e4809b9886a051c44ae10bdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gada70734e4809b9886a051c44ae10bdea">PWM_SMMR_GCEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gada70734e4809b9886a051c44ae10bdea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <a href="group___s_a_m_e70___p_w_m.xhtml#gada70734e4809b9886a051c44ae10bdea">More...</a><br /></td></tr>
<tr class="separator:gada70734e4809b9886a051c44ae10bdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761056425aa02bd82bc39edfd3c0be2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga761056425aa02bd82bc39edfd3c0be2a">PWM_SMMR_DOWN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga761056425aa02bd82bc39edfd3c0be2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <a href="group___s_a_m_e70___p_w_m.xhtml#ga761056425aa02bd82bc39edfd3c0be2a">More...</a><br /></td></tr>
<tr class="separator:ga761056425aa02bd82bc39edfd3c0be2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fac8e2f4988eb9487755679b524baea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9fac8e2f4988eb9487755679b524baea">PWM_SMMR_DOWN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga9fac8e2f4988eb9487755679b524baea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9fac8e2f4988eb9487755679b524baea">More...</a><br /></td></tr>
<tr class="separator:ga9fac8e2f4988eb9487755679b524baea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40bdd04578cb341f6d6d1f02db82135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf40bdd04578cb341f6d6d1f02db82135">PWM_FPV2_FPZH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf40bdd04578cb341f6d6d1f02db82135"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf40bdd04578cb341f6d6d1f02db82135">More...</a><br /></td></tr>
<tr class="separator:gaf40bdd04578cb341f6d6d1f02db82135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00852771fbfc71aff94b61036421cef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga00852771fbfc71aff94b61036421cef2">PWM_FPV2_FPZH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga00852771fbfc71aff94b61036421cef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga00852771fbfc71aff94b61036421cef2">More...</a><br /></td></tr>
<tr class="separator:ga00852771fbfc71aff94b61036421cef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd5ede76d1d9f0eb5df161a76c9aa33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabdd5ede76d1d9f0eb5df161a76c9aa33">PWM_FPV2_FPZH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabdd5ede76d1d9f0eb5df161a76c9aa33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#gabdd5ede76d1d9f0eb5df161a76c9aa33">More...</a><br /></td></tr>
<tr class="separator:gabdd5ede76d1d9f0eb5df161a76c9aa33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59d7dd046e39434bffb3cf9898a1300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa59d7dd046e39434bffb3cf9898a1300">PWM_FPV2_FPZH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa59d7dd046e39434bffb3cf9898a1300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa59d7dd046e39434bffb3cf9898a1300">More...</a><br /></td></tr>
<tr class="separator:gaa59d7dd046e39434bffb3cf9898a1300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d62ea6f94ef657bc673108d69c2fb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6d62ea6f94ef657bc673108d69c2fb0c">PWM_FPV2_FPZL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga6d62ea6f94ef657bc673108d69c2fb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6d62ea6f94ef657bc673108d69c2fb0c">More...</a><br /></td></tr>
<tr class="separator:ga6d62ea6f94ef657bc673108d69c2fb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147127b7839716910ce218d2d95a6bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga147127b7839716910ce218d2d95a6bfb">PWM_FPV2_FPZL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga147127b7839716910ce218d2d95a6bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga147127b7839716910ce218d2d95a6bfb">More...</a><br /></td></tr>
<tr class="separator:ga147127b7839716910ce218d2d95a6bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfd8292ee88bbc5d29dfbd95ee13fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8dfd8292ee88bbc5d29dfbd95ee13fa5">PWM_FPV2_FPZL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga8dfd8292ee88bbc5d29dfbd95ee13fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8dfd8292ee88bbc5d29dfbd95ee13fa5">More...</a><br /></td></tr>
<tr class="separator:ga8dfd8292ee88bbc5d29dfbd95ee13fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e13917da26fc4f78fbfe7fd4e427bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac0e13917da26fc4f78fbfe7fd4e427bd">PWM_FPV2_FPZL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gac0e13917da26fc4f78fbfe7fd4e427bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 3  <a href="group___s_a_m_e70___p_w_m.xhtml#gac0e13917da26fc4f78fbfe7fd4e427bd">More...</a><br /></td></tr>
<tr class="separator:gac0e13917da26fc4f78fbfe7fd4e427bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c519a2fcf5e2c16257d782d075ab6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0c519a2fcf5e2c16257d782d075ab6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5808d6cf04c4e5212002b099d4005be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos)</td></tr>
<tr class="memdesc:ga5808d6cf04c4e5212002b099d4005be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Command  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5808d6cf04c4e5212002b099d4005be7">More...</a><br /></td></tr>
<tr class="separator:ga5808d6cf04c4e5212002b099d4005be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d93360b848ae878f968ec1de4f78a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga56d93360b848ae878f968ec1de4f78a5">PWM_WPCR_WPCMD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)))</td></tr>
<tr class="separator:ga56d93360b848ae878f968ec1de4f78a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d512be66c678ac9d977f2bc8cd01ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab2d512be66c678ac9d977f2bc8cd01ea">PWM_WPCR_WPCMD_DISABLE_SW_PROT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab2d512be66c678ac9d977f2bc8cd01ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Disables the software write protection of the register groups of which the bit WPRGx is at '1'.  <a href="group___s_a_m_e70___p_w_m.xhtml#gab2d512be66c678ac9d977f2bc8cd01ea">More...</a><br /></td></tr>
<tr class="separator:gab2d512be66c678ac9d977f2bc8cd01ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d48ff8ca75be8265e7caf42e9c8e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad0d48ff8ca75be8265e7caf42e9c8e37">PWM_WPCR_WPCMD_ENABLE_SW_PROT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad0d48ff8ca75be8265e7caf42e9c8e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Enables the software write protection of the register groups of which the bit WPRGx is at '1'.  <a href="group___s_a_m_e70___p_w_m.xhtml#gad0d48ff8ca75be8265e7caf42e9c8e37">More...</a><br /></td></tr>
<tr class="separator:gad0d48ff8ca75be8265e7caf42e9c8e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc00a56188165fb09bc3482cb2728946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gacc00a56188165fb09bc3482cb2728946">PWM_WPCR_WPCMD_ENABLE_HW_PROT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacc00a56188165fb09bc3482cb2728946"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'.  <a href="group___s_a_m_e70___p_w_m.xhtml#gacc00a56188165fb09bc3482cb2728946">More...</a><br /></td></tr>
<tr class="separator:gacc00a56188165fb09bc3482cb2728946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa18dd34b9952720314eaac4d894f935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gafa18dd34b9952720314eaac4d894f935">PWM_WPCR_WPRG0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gafa18dd34b9952720314eaac4d894f935"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gafa18dd34b9952720314eaac4d894f935">More...</a><br /></td></tr>
<tr class="separator:gafa18dd34b9952720314eaac4d894f935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bbd2f5f339ce837464c918b42947e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga22bbd2f5f339ce837464c918b42947e4">PWM_WPCR_WPRG1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga22bbd2f5f339ce837464c918b42947e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga22bbd2f5f339ce837464c918b42947e4">More...</a><br /></td></tr>
<tr class="separator:ga22bbd2f5f339ce837464c918b42947e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac162ea420e73732f2377033303f5513e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac162ea420e73732f2377033303f5513e">PWM_WPCR_WPRG2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gac162ea420e73732f2377033303f5513e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 2  <a href="group___s_a_m_e70___p_w_m.xhtml#gac162ea420e73732f2377033303f5513e">More...</a><br /></td></tr>
<tr class="separator:gac162ea420e73732f2377033303f5513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2459c32b0e27b05eacfdd943c706fad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2459c32b0e27b05eacfdd943c706fad5">PWM_WPCR_WPRG3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2459c32b0e27b05eacfdd943c706fad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 3  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2459c32b0e27b05eacfdd943c706fad5">More...</a><br /></td></tr>
<tr class="separator:ga2459c32b0e27b05eacfdd943c706fad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c582a235a049238238cde31dffd8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga76c582a235a049238238cde31dffd8ed">PWM_WPCR_WPRG4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga76c582a235a049238238cde31dffd8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 4  <a href="group___s_a_m_e70___p_w_m.xhtml#ga76c582a235a049238238cde31dffd8ed">More...</a><br /></td></tr>
<tr class="separator:ga76c582a235a049238238cde31dffd8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d7f99067043f6c0384045de15cefe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa3d7f99067043f6c0384045de15cefe2">PWM_WPCR_WPRG5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa3d7f99067043f6c0384045de15cefe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 5  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa3d7f99067043f6c0384045de15cefe2">More...</a><br /></td></tr>
<tr class="separator:gaa3d7f99067043f6c0384045de15cefe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ecb09b0534c3d7d743fd515061015a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga75ecb09b0534c3d7d743fd515061015a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53d9a5deef4b7978ed39cb2195ceb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos)</td></tr>
<tr class="memdesc:gac53d9a5deef4b7978ed39cb2195ceb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Key  <a href="group___s_a_m_e70___p_w_m.xhtml#gac53d9a5deef4b7978ed39cb2195ceb91">More...</a><br /></td></tr>
<tr class="separator:gac53d9a5deef4b7978ed39cb2195ceb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37888e300dec55b413e04072f650e229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga37888e300dec55b413e04072f650e229">PWM_WPCR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:ga37888e300dec55b413e04072f650e229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2631576285918b7f18551b347adaf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4e2631576285918b7f18551b347adaf9">PWM_WPCR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x50574Du &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga4e2631576285918b7f18551b347adaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4e2631576285918b7f18551b347adaf9">More...</a><br /></td></tr>
<tr class="separator:ga4e2631576285918b7f18551b347adaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559d91595e9dc987ce9b85428625ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga559d91595e9dc987ce9b85428625ec37">PWM_WPSR_WPSWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga559d91595e9dc987ce9b85428625ec37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga559d91595e9dc987ce9b85428625ec37">More...</a><br /></td></tr>
<tr class="separator:ga559d91595e9dc987ce9b85428625ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c2d89aefda18e6d8a2fbf9233c8002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga46c2d89aefda18e6d8a2fbf9233c8002">PWM_WPSR_WPSWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga46c2d89aefda18e6d8a2fbf9233c8002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga46c2d89aefda18e6d8a2fbf9233c8002">More...</a><br /></td></tr>
<tr class="separator:ga46c2d89aefda18e6d8a2fbf9233c8002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232173f80b5d95a0dc3f3e3ed98973de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga232173f80b5d95a0dc3f3e3ed98973de">PWM_WPSR_WPSWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga232173f80b5d95a0dc3f3e3ed98973de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga232173f80b5d95a0dc3f3e3ed98973de">More...</a><br /></td></tr>
<tr class="separator:ga232173f80b5d95a0dc3f3e3ed98973de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c27c13adebee1cdd31dfe24d11d747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab2c27c13adebee1cdd31dfe24d11d747">PWM_WPSR_WPSWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab2c27c13adebee1cdd31dfe24d11d747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#gab2c27c13adebee1cdd31dfe24d11d747">More...</a><br /></td></tr>
<tr class="separator:gab2c27c13adebee1cdd31dfe24d11d747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1554655175492c6bf1cc86448650ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5d1554655175492c6bf1cc86448650ef">PWM_WPSR_WPSWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5d1554655175492c6bf1cc86448650ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5d1554655175492c6bf1cc86448650ef">More...</a><br /></td></tr>
<tr class="separator:ga5d1554655175492c6bf1cc86448650ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0768cfcf47672715e0123a7fb345e3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0768cfcf47672715e0123a7fb345e3c8">PWM_WPSR_WPSWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga0768cfcf47672715e0123a7fb345e3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0768cfcf47672715e0123a7fb345e3c8">More...</a><br /></td></tr>
<tr class="separator:ga0768cfcf47672715e0123a7fb345e3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8d57bf1b1bfac2bf2e2e752c5175df37">PWM_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga8d57bf1b1bfac2bf2e2e752c5175df37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8d57bf1b1bfac2bf2e2e752c5175df37">More...</a><br /></td></tr>
<tr class="separator:ga8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92af4f31403a7b45edfd344b249ff40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga92af4f31403a7b45edfd344b249ff40e">PWM_WPSR_WPHWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga92af4f31403a7b45edfd344b249ff40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga92af4f31403a7b45edfd344b249ff40e">More...</a><br /></td></tr>
<tr class="separator:ga92af4f31403a7b45edfd344b249ff40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0356fdd944bdf6354e5bd9ae32517b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0356fdd944bdf6354e5bd9ae32517b67">PWM_WPSR_WPHWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga0356fdd944bdf6354e5bd9ae32517b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0356fdd944bdf6354e5bd9ae32517b67">More...</a><br /></td></tr>
<tr class="separator:ga0356fdd944bdf6354e5bd9ae32517b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7a12e5a417e07a06c23cba3e64b3ab6e">PWM_WPSR_WPHWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga7a12e5a417e07a06c23cba3e64b3ab6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7a12e5a417e07a06c23cba3e64b3ab6e">More...</a><br /></td></tr>
<tr class="separator:ga7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30c95e1f9f0698094737ff0d0148ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae30c95e1f9f0698094737ff0d0148ae0">PWM_WPSR_WPHWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae30c95e1f9f0698094737ff0d0148ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#gae30c95e1f9f0698094737ff0d0148ae0">More...</a><br /></td></tr>
<tr class="separator:gae30c95e1f9f0698094737ff0d0148ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f5378f620fbaebd02aedb7ef54c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga70f5378f620fbaebd02aedb7ef54c5fb">PWM_WPSR_WPHWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga70f5378f620fbaebd02aedb7ef54c5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga70f5378f620fbaebd02aedb7ef54c5fb">More...</a><br /></td></tr>
<tr class="separator:ga70f5378f620fbaebd02aedb7ef54c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b73f74236c8fefeb78205a385c9a895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3b73f74236c8fefeb78205a385c9a895">PWM_WPSR_WPHWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga3b73f74236c8fefeb78205a385c9a895"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3b73f74236c8fefeb78205a385c9a895">More...</a><br /></td></tr>
<tr class="separator:ga3b73f74236c8fefeb78205a385c9a895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0094684a5f44b6b03640baa9fdc6135f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0094684a5f44b6b03640baa9fdc6135f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac48a1ab59a4e311dbdd1abba533a1ef2">PWM_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos)</td></tr>
<tr class="memdesc:gac48a1ab59a4e311dbdd1abba533a1ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Source  <a href="group___s_a_m_e70___p_w_m.xhtml#gac48a1ab59a4e311dbdd1abba533a1ef2">More...</a><br /></td></tr>
<tr class="separator:gac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4299c4528ffdef7d23c13e1e9a975bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4299c4528ffdef7d23c13e1e9a975bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f836e7af802c562b6c84db59f333e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CMPV_CV_Pos)</td></tr>
<tr class="memdesc:ga6f836e7af802c562b6c84db59f333e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6f836e7af802c562b6c84db59f333e93">More...</a><br /></td></tr>
<tr class="separator:ga6f836e7af802c562b6c84db59f333e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c785b8594eae01c0c8b1c52b823f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga91c785b8594eae01c0c8b1c52b823f36">PWM_CMPV_CV</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)))</td></tr>
<tr class="separator:ga91c785b8594eae01c0c8b1c52b823f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cfa2d6b73b73550360250af30a5224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga24cfa2d6b73b73550360250af30a5224">PWM_CMPV_CVM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga24cfa2d6b73b73550360250af30a5224"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga24cfa2d6b73b73550360250af30a5224">More...</a><br /></td></tr>
<tr class="separator:ga24cfa2d6b73b73550360250af30a5224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d9ce6aa5ce448194cfda50721bd5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga00d9ce6aa5ce448194cfda50721bd5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814522233f8137b734c794b115c82d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CMPVUPD_CVUPD_Pos)</td></tr>
<tr class="memdesc:ga814522233f8137b734c794b115c82d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga814522233f8137b734c794b115c82d08">More...</a><br /></td></tr>
<tr class="separator:ga814522233f8137b734c794b115c82d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289a10af1c9e1d2817c5394ca5ab052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga289a10af1c9e1d2817c5394ca5ab052f">PWM_CMPVUPD_CVUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)))</td></tr>
<tr class="separator:ga289a10af1c9e1d2817c5394ca5ab052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588c81afa5376f6abb27ce1dbe05578f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga588c81afa5376f6abb27ce1dbe05578f">PWM_CMPVUPD_CVMUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga588c81afa5376f6abb27ce1dbe05578f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Mode Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga588c81afa5376f6abb27ce1dbe05578f">More...</a><br /></td></tr>
<tr class="separator:ga588c81afa5376f6abb27ce1dbe05578f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f9538f09a306acf682d98930f2a954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad3f9538f09a306acf682d98930f2a954">PWM_CMPM_CEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad3f9538f09a306acf682d98930f2a954"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gad3f9538f09a306acf682d98930f2a954">More...</a><br /></td></tr>
<tr class="separator:gad3f9538f09a306acf682d98930f2a954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57626ea1939e8f352300ecf93be1439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf57626ea1939e8f352300ecf93be1439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b8e7533c5db154116c6f8797e18bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CTR_Pos)</td></tr>
<tr class="memdesc:ga32b8e7533c5db154116c6f8797e18bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Trigger  <a href="group___s_a_m_e70___p_w_m.xhtml#ga32b8e7533c5db154116c6f8797e18bdc">More...</a><br /></td></tr>
<tr class="separator:ga32b8e7533c5db154116c6f8797e18bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20d4465cd3dc1f875cfe5060df67630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac20d4465cd3dc1f875cfe5060df67630">PWM_CMPM_CTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaf57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)))</td></tr>
<tr class="separator:gac20d4465cd3dc1f875cfe5060df67630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081a29a209b1ea5b419265afa240cdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga081a29a209b1ea5b419265afa240cdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CPR_Pos)</td></tr>
<tr class="memdesc:ga7951fd10abe22d74f4c2c6e9802a3f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7951fd10abe22d74f4c2c6e9802a3f2d">More...</a><br /></td></tr>
<tr class="separator:ga7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d54748d1536414c80dac1643bebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga42d54748d1536414c80dac1643bebbf1">PWM_CMPM_CPR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)))</td></tr>
<tr class="separator:ga42d54748d1536414c80dac1643bebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836c4e58d85e35a123223da621292f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga836c4e58d85e35a123223da621292f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2945c884ad4aab06150ae99c19542202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CPRCNT_Pos)</td></tr>
<tr class="memdesc:ga2945c884ad4aab06150ae99c19542202"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period Counter  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2945c884ad4aab06150ae99c19542202">More...</a><br /></td></tr>
<tr class="separator:ga2945c884ad4aab06150ae99c19542202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3be5e55b87abd7e1687d9be77595a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac3be5e55b87abd7e1687d9be77595a26">PWM_CMPM_CPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)))</td></tr>
<tr class="separator:gac3be5e55b87abd7e1687d9be77595a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487940e89e6d4b4a554a13b88e876c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga487940e89e6d4b4a554a13b88e876c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd54a225ed379648b3693dfbcc56a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CUPR_Pos)</td></tr>
<tr class="memdesc:gaadd54a225ed379648b3693dfbcc56a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period  <a href="group___s_a_m_e70___p_w_m.xhtml#gaadd54a225ed379648b3693dfbcc56a15">More...</a><br /></td></tr>
<tr class="separator:gaadd54a225ed379648b3693dfbcc56a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133c06bab5d24a9d97b1c7f44c698ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga133c06bab5d24a9d97b1c7f44c698ae4">PWM_CMPM_CUPR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)))</td></tr>
<tr class="separator:ga133c06bab5d24a9d97b1c7f44c698ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046611de8ee0cc576937fed666f286ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga046611de8ee0cc576937fed666f286ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fbf78eae63da097297b020afcf6febe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CUPRCNT_Pos)</td></tr>
<tr class="memdesc:ga2fbf78eae63da097297b020afcf6febe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period Counter  <a href="group___s_a_m_e70___p_w_m.xhtml#ga2fbf78eae63da097297b020afcf6febe">More...</a><br /></td></tr>
<tr class="separator:ga2fbf78eae63da097297b020afcf6febe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1103977edb4f7f53e3050ded3900262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae1103977edb4f7f53e3050ded3900262">PWM_CMPM_CUPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)))</td></tr>
<tr class="separator:gae1103977edb4f7f53e3050ded3900262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63120711aff24e164abacbf8283ad2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga63120711aff24e164abacbf8283ad2f0">PWM_CMPMUPD_CENUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga63120711aff24e164abacbf8283ad2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Enable Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga63120711aff24e164abacbf8283ad2f0">More...</a><br /></td></tr>
<tr class="separator:ga63120711aff24e164abacbf8283ad2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51d75e45c3eb87cf7a0c94d36919e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa51d75e45c3eb87cf7a0c94d36919e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4963293459d57314102b2a14c2d9c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos)</td></tr>
<tr class="memdesc:gae4963293459d57314102b2a14c2d9c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Trigger Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gae4963293459d57314102b2a14c2d9c89">More...</a><br /></td></tr>
<tr class="separator:gae4963293459d57314102b2a14c2d9c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7fb8523c1acf3002ed4e7e9097af440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa7fb8523c1acf3002ed4e7e9097af440">PWM_CMPMUPD_CTRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)))</td></tr>
<tr class="separator:gaa7fb8523c1acf3002ed4e7e9097af440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172bcf93f25ed51f493dff85c9ab569a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga172bcf93f25ed51f493dff85c9ab569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos)</td></tr>
<tr class="memdesc:ga9a42f6b4ac753fe27df637c3cfba9ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Period Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9a42f6b4ac753fe27df637c3cfba9ec7">More...</a><br /></td></tr>
<tr class="separator:ga9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55aea1151db2640b6a1fafb9a7cc023e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga55aea1151db2640b6a1fafb9a7cc023e">PWM_CMPMUPD_CPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)))</td></tr>
<tr class="separator:ga55aea1151db2640b6a1fafb9a7cc023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215cfa6f967c8c69cb03500156c783e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga215cfa6f967c8c69cb03500156c783e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54677fe388d0a3e54a38a078f36137bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos)</td></tr>
<tr class="memdesc:ga54677fe388d0a3e54a38a078f36137bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Update Period Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga54677fe388d0a3e54a38a078f36137bf">More...</a><br /></td></tr>
<tr class="separator:ga54677fe388d0a3e54a38a078f36137bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62488dad3ad02edd4b9f10186f329f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga62488dad3ad02edd4b9f10186f329f91">PWM_CMPMUPD_CUPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)))</td></tr>
<tr class="separator:ga62488dad3ad02edd4b9f10186f329f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5badf58a9dad60e51cc93b3bd3b50857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5badf58a9dad60e51cc93b3bd3b50857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cd448e4b8d4338768b6d3c01087a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMR_CPRE_Pos)</td></tr>
<tr class="memdesc:gaa7cd448e4b8d4338768b6d3c01087a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Pre-scaler  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa7cd448e4b8d4338768b6d3c01087a35">More...</a><br /></td></tr>
<tr class="separator:gaa7cd448e4b8d4338768b6d3c01087a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06e7defd2dba13c0fff86d6496e86bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae06e7defd2dba13c0fff86d6496e86bd">PWM_CMR_CPRE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)))</td></tr>
<tr class="separator:gae06e7defd2dba13c0fff86d6496e86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3f3920d928ba2aa52de186a445d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5d3f3920d928ba2aa52de186a445d0f4">PWM_CMR_CPRE_MCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5d3f3920d928ba2aa52de186a445d0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5d3f3920d928ba2aa52de186a445d0f4">More...</a><br /></td></tr>
<tr class="separator:ga5d3f3920d928ba2aa52de186a445d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ce0b9a18a244345e0bfa53ca090dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga37ce0b9a18a244345e0bfa53ca090dae">PWM_CMR_CPRE_MCK_DIV_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga37ce0b9a18a244345e0bfa53ca090dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/2  <a href="group___s_a_m_e70___p_w_m.xhtml#ga37ce0b9a18a244345e0bfa53ca090dae">More...</a><br /></td></tr>
<tr class="separator:ga37ce0b9a18a244345e0bfa53ca090dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64626b14684edb5448046b2ba3ddcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa64626b14684edb5448046b2ba3ddcdf">PWM_CMR_CPRE_MCK_DIV_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa64626b14684edb5448046b2ba3ddcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/4  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa64626b14684edb5448046b2ba3ddcdf">More...</a><br /></td></tr>
<tr class="separator:gaa64626b14684edb5448046b2ba3ddcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae7938e69e6d1c6f171c8f0cc14c18f61">PWM_CMR_CPRE_MCK_DIV_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae7938e69e6d1c6f171c8f0cc14c18f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/8  <a href="group___s_a_m_e70___p_w_m.xhtml#gae7938e69e6d1c6f171c8f0cc14c18f61">More...</a><br /></td></tr>
<tr class="separator:gae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891db67f708bac4e03b331dbe2b9b736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga891db67f708bac4e03b331dbe2b9b736">PWM_CMR_CPRE_MCK_DIV_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga891db67f708bac4e03b331dbe2b9b736"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/16  <a href="group___s_a_m_e70___p_w_m.xhtml#ga891db67f708bac4e03b331dbe2b9b736">More...</a><br /></td></tr>
<tr class="separator:ga891db67f708bac4e03b331dbe2b9b736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46686466d77516d464299debf2704d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab46686466d77516d464299debf2704d1">PWM_CMR_CPRE_MCK_DIV_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab46686466d77516d464299debf2704d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/32  <a href="group___s_a_m_e70___p_w_m.xhtml#gab46686466d77516d464299debf2704d1">More...</a><br /></td></tr>
<tr class="separator:gab46686466d77516d464299debf2704d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf069ffac1c8b10527ca0aa9172007f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gabf069ffac1c8b10527ca0aa9172007f7">PWM_CMR_CPRE_MCK_DIV_64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabf069ffac1c8b10527ca0aa9172007f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/64  <a href="group___s_a_m_e70___p_w_m.xhtml#gabf069ffac1c8b10527ca0aa9172007f7">More...</a><br /></td></tr>
<tr class="separator:gabf069ffac1c8b10527ca0aa9172007f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a10a7bb26e066c5898b0e543488c024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6a10a7bb26e066c5898b0e543488c024">PWM_CMR_CPRE_MCK_DIV_128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6a10a7bb26e066c5898b0e543488c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/128  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6a10a7bb26e066c5898b0e543488c024">More...</a><br /></td></tr>
<tr class="separator:ga6a10a7bb26e066c5898b0e543488c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9225f1847a5fd90ee574dcb2621d1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga9225f1847a5fd90ee574dcb2621d1837">PWM_CMR_CPRE_MCK_DIV_256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9225f1847a5fd90ee574dcb2621d1837"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/256  <a href="group___s_a_m_e70___p_w_m.xhtml#ga9225f1847a5fd90ee574dcb2621d1837">More...</a><br /></td></tr>
<tr class="separator:ga9225f1847a5fd90ee574dcb2621d1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab1f378d7d346306ac6c6db37fcbf3a4e">PWM_CMR_CPRE_MCK_DIV_512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab1f378d7d346306ac6c6db37fcbf3a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/512  <a href="group___s_a_m_e70___p_w_m.xhtml#gab1f378d7d346306ac6c6db37fcbf3a4e">More...</a><br /></td></tr>
<tr class="separator:gab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaead3bc15fbccd0c23d23c9f357c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gafaead3bc15fbccd0c23d23c9f357c33e">PWM_CMR_CPRE_MCK_DIV_1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafaead3bc15fbccd0c23d23c9f357c33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/1024  <a href="group___s_a_m_e70___p_w_m.xhtml#gafaead3bc15fbccd0c23d23c9f357c33e">More...</a><br /></td></tr>
<tr class="separator:gafaead3bc15fbccd0c23d23c9f357c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc71e46b25f8e3523370fac72f5d033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8bc71e46b25f8e3523370fac72f5d033">PWM_CMR_CPRE_CLKA</a>&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8bc71e46b25f8e3523370fac72f5d033"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock A  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8bc71e46b25f8e3523370fac72f5d033">More...</a><br /></td></tr>
<tr class="separator:ga8bc71e46b25f8e3523370fac72f5d033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f75d57082c66e697b6e9a0d1c7a871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga61f75d57082c66e697b6e9a0d1c7a871">PWM_CMR_CPRE_CLKB</a>&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga61f75d57082c66e697b6e9a0d1c7a871"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock B  <a href="group___s_a_m_e70___p_w_m.xhtml#ga61f75d57082c66e697b6e9a0d1c7a871">More...</a><br /></td></tr>
<tr class="separator:ga61f75d57082c66e697b6e9a0d1c7a871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga389acb2fd3cb962a815dc9bebf0d8c3b">PWM_CMR_CALG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga389acb2fd3cb962a815dc9bebf0d8c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Alignment  <a href="group___s_a_m_e70___p_w_m.xhtml#ga389acb2fd3cb962a815dc9bebf0d8c3b">More...</a><br /></td></tr>
<tr class="separator:ga389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf63b55ca5a5fca06ef63e14542b6d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaf63b55ca5a5fca06ef63e14542b6d80">PWM_CMR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaaf63b55ca5a5fca06ef63e14542b6d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Polarity  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaf63b55ca5a5fca06ef63e14542b6d80">More...</a><br /></td></tr>
<tr class="separator:gaaf63b55ca5a5fca06ef63e14542b6d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb07f5754d14efb326e0a4a6d0d275c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0bb07f5754d14efb326e0a4a6d0d275c">PWM_CMR_CES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga0bb07f5754d14efb326e0a4a6d0d275c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Counter Event Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0bb07f5754d14efb326e0a4a6d0d275c">More...</a><br /></td></tr>
<tr class="separator:ga0bb07f5754d14efb326e0a4a6d0d275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0286fa373fce5c6a2e8a5caa773fa792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0286fa373fce5c6a2e8a5caa773fa792">PWM_CMR_UPDS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga0286fa373fce5c6a2e8a5caa773fa792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Update Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0286fa373fce5c6a2e8a5caa773fa792">More...</a><br /></td></tr>
<tr class="separator:ga0286fa373fce5c6a2e8a5caa773fa792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e1477bf352624727ff3a58db213be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad4e1477bf352624727ff3a58db213be8">PWM_CMR_DPOLI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad4e1477bf352624727ff3a58db213be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Disabled Polarity Inverted  <a href="group___s_a_m_e70___p_w_m.xhtml#gad4e1477bf352624727ff3a58db213be8">More...</a><br /></td></tr>
<tr class="separator:gad4e1477bf352624727ff3a58db213be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0bd8f4431c759ed715d81de18a8eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5b0bd8f4431c759ed715d81de18a8eac">PWM_CMR_TCTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga5b0bd8f4431c759ed715d81de18a8eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Timer Counter Trigger Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5b0bd8f4431c759ed715d81de18a8eac">More...</a><br /></td></tr>
<tr class="separator:ga5b0bd8f4431c759ed715d81de18a8eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga10f3a5ee3f69d0a8a1c74b8d439b0383">PWM_CMR_DTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time Generator Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga10f3a5ee3f69d0a8a1c74b8d439b0383">More...</a><br /></td></tr>
<tr class="separator:ga10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab717ec6a8d10c26426079bd5f86e9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaab717ec6a8d10c26426079bd5f86e9b2">PWM_CMR_DTHI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaab717ec6a8d10c26426079bd5f86e9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMHx Output Inverted  <a href="group___s_a_m_e70___p_w_m.xhtml#gaab717ec6a8d10c26426079bd5f86e9b2">More...</a><br /></td></tr>
<tr class="separator:gaab717ec6a8d10c26426079bd5f86e9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa403af8b6427a80c569435793bc32a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa403af8b6427a80c569435793bc32a30">PWM_CMR_DTLI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaa403af8b6427a80c569435793bc32a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMLx Output Inverted  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa403af8b6427a80c569435793bc32a30">More...</a><br /></td></tr>
<tr class="separator:gaa403af8b6427a80c569435793bc32a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3a78a54d45a88c4de5489532254612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8e3a78a54d45a88c4de5489532254612">PWM_CMR_PPM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga8e3a78a54d45a88c4de5489532254612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Push-Pull Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8e3a78a54d45a88c4de5489532254612">More...</a><br /></td></tr>
<tr class="separator:ga8e3a78a54d45a88c4de5489532254612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c53da07d308aaa980f5d3e997be72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad9c53da07d308aaa980f5d3e997be72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed15d16af3f59ccddcf4f629ea3c5852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos)</td></tr>
<tr class="memdesc:gaed15d16af3f59ccddcf4f629ea3c5852"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTY) Channel Duty-Cycle  <a href="group___s_a_m_e70___p_w_m.xhtml#gaed15d16af3f59ccddcf4f629ea3c5852">More...</a><br /></td></tr>
<tr class="separator:gaed15d16af3f59ccddcf4f629ea3c5852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa252ae7e9c1afb1ed033146edabff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga41fa252ae7e9c1afb1ed033146edabff">PWM_CDTY_CDTY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)))</td></tr>
<tr class="separator:ga41fa252ae7e9c1afb1ed033146edabff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ebfb063219cd157b8360721811c4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac8ebfb063219cd157b8360721811c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)</td></tr>
<tr class="memdesc:ga4744918a2d9e85d39bfc066b0d9a6e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTYUPD) Channel Duty-Cycle Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4744918a2d9e85d39bfc066b0d9a6e3c">More...</a><br /></td></tr>
<tr class="separator:ga4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69460f40bbe07d9e2d8112525c0f6eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga69460f40bbe07d9e2d8112525c0f6eb5">PWM_CDTYUPD_CDTYUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)))</td></tr>
<tr class="separator:ga69460f40bbe07d9e2d8112525c0f6eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e63c47355a0e697cf879301bdcfe97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga15e63c47355a0e697cf879301bdcfe97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5af6b617a5d5e4da51ade21024e340d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos)</td></tr>
<tr class="memdesc:gae5af6b617a5d5e4da51ade21024e340d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRD) Channel Period  <a href="group___s_a_m_e70___p_w_m.xhtml#gae5af6b617a5d5e4da51ade21024e340d">More...</a><br /></td></tr>
<tr class="separator:gae5af6b617a5d5e4da51ade21024e340d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436c7760905f428657aa5b449947a798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga436c7760905f428657aa5b449947a798">PWM_CPRD_CPRD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)))</td></tr>
<tr class="separator:ga436c7760905f428657aa5b449947a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fdc0c18ef2194e73b094365eb792fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)</td></tr>
<tr class="memdesc:ga1fdc0c18ef2194e73b094365eb792fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRDUPD) Channel Period Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga1fdc0c18ef2194e73b094365eb792fd2">More...</a><br /></td></tr>
<tr class="separator:ga1fdc0c18ef2194e73b094365eb792fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3793ebbd314a96f51223948b4e525a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3793ebbd314a96f51223948b4e525a12">PWM_CPRDUPD_CPRDUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)))</td></tr>
<tr class="separator:ga3793ebbd314a96f51223948b4e525a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf83288cd3d60a64c5f5ca649d90787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaacf83288cd3d60a64c5f5ca649d90787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ad77e55d2813cbaa887a2c3c3dac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga50ad77e55d2813cbaa887a2c3c3dac77">PWM_CCNT_CNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos)</td></tr>
<tr class="memdesc:ga50ad77e55d2813cbaa887a2c3c3dac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CCNT) Channel Counter Register  <a href="group___s_a_m_e70___p_w_m.xhtml#ga50ad77e55d2813cbaa887a2c3c3dac77">More...</a><br /></td></tr>
<tr class="separator:ga50ad77e55d2813cbaa887a2c3c3dac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6342d6ab56ac200cdc15b607e006f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gacd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacd6342d6ab56ac200cdc15b607e006f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d5f3ed5aa973fb64575d526a76d299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DT_DTH_Pos)</td></tr>
<tr class="memdesc:gaa2d5f3ed5aa973fb64575d526a76d299"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMHx Output  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa2d5f3ed5aa973fb64575d526a76d299">More...</a><br /></td></tr>
<tr class="separator:gaa2d5f3ed5aa973fb64575d526a76d299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4541374ddf744a071541a6e30503c469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4541374ddf744a071541a6e30503c469">PWM_DT_DTH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gacd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)))</td></tr>
<tr class="separator:ga4541374ddf744a071541a6e30503c469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023ec46a8230cb758371e0f3e0358a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga023ec46a8230cb758371e0f3e0358a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a24dbb50ac3be38a85033a53f91b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DT_DTL_Pos)</td></tr>
<tr class="memdesc:ga94a24dbb50ac3be38a85033a53f91b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMLx Output  <a href="group___s_a_m_e70___p_w_m.xhtml#ga94a24dbb50ac3be38a85033a53f91b65">More...</a><br /></td></tr>
<tr class="separator:ga94a24dbb50ac3be38a85033a53f91b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235770b0d3489660b457979691bc4ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga235770b0d3489660b457979691bc4ffc">PWM_DT_DTL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)))</td></tr>
<tr class="separator:ga235770b0d3489660b457979691bc4ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d565acd6fcde451487298836d3cd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga57d565acd6fcde451487298836d3cd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ae02641d423c938151d286815103df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos)</td></tr>
<tr class="memdesc:ga57ae02641d423c938151d286815103df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMHx Output  <a href="group___s_a_m_e70___p_w_m.xhtml#ga57ae02641d423c938151d286815103df">More...</a><br /></td></tr>
<tr class="separator:ga57ae02641d423c938151d286815103df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe8d0acfd4ae28378e6a670c7da8609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3fe8d0acfd4ae28378e6a670c7da8609">PWM_DTUPD_DTHUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)))</td></tr>
<tr class="separator:ga3fe8d0acfd4ae28378e6a670c7da8609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e46448671db77abc6a8c3b5e9fc07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4e46448671db77abc6a8c3b5e9fc07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745c5dc8738555fd8ccbdf9340af5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos)</td></tr>
<tr class="memdesc:ga745c5dc8738555fd8ccbdf9340af5af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMLx Output  <a href="group___s_a_m_e70___p_w_m.xhtml#ga745c5dc8738555fd8ccbdf9340af5af9">More...</a><br /></td></tr>
<tr class="separator:ga745c5dc8738555fd8ccbdf9340af5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca97073704403153057db53eb67395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1ca97073704403153057db53eb67395d">PWM_DTUPD_DTLUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)))</td></tr>
<tr class="separator:ga1ca97073704403153057db53eb67395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fd5395da2c945ec0e94ebde1670a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga56fd5395da2c945ec0e94ebde1670a25">PWM_CMUPD0_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga56fd5395da2c945ec0e94ebde1670a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD0) Channel Polarity Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga56fd5395da2c945ec0e94ebde1670a25">More...</a><br /></td></tr>
<tr class="separator:ga56fd5395da2c945ec0e94ebde1670a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacc079939259afb417d8e9fb9ff4300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaeacc079939259afb417d8e9fb9ff4300">PWM_CMUPD0_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaeacc079939259afb417d8e9fb9ff4300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD0) Channel Polarity Inversion Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gaeacc079939259afb417d8e9fb9ff4300">More...</a><br /></td></tr>
<tr class="separator:gaeacc079939259afb417d8e9fb9ff4300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383258dd68353cc8e9cdb6e4685da924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga383258dd68353cc8e9cdb6e4685da924">PWM_CMUPD1_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga383258dd68353cc8e9cdb6e4685da924"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD1) Channel Polarity Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga383258dd68353cc8e9cdb6e4685da924">More...</a><br /></td></tr>
<tr class="separator:ga383258dd68353cc8e9cdb6e4685da924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50bff84255cf8d47bb7e2c4e775b5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa50bff84255cf8d47bb7e2c4e775b5ee">PWM_CMUPD1_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaa50bff84255cf8d47bb7e2c4e775b5ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD1) Channel Polarity Inversion Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gaa50bff84255cf8d47bb7e2c4e775b5ee">More...</a><br /></td></tr>
<tr class="separator:gaa50bff84255cf8d47bb7e2c4e775b5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07652b57aad184fdb87e8a849d38175e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga07652b57aad184fdb87e8a849d38175e">PWM_ETRG1_MAXCNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga07652b57aad184fdb87e8a849d38175e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e436b483863606b48f361c07907623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga40e436b483863606b48f361c07907623">PWM_ETRG1_MAXCNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_ETRG1_MAXCNT_Pos)</td></tr>
<tr class="memdesc:ga40e436b483863606b48f361c07907623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Maximum Counter value  <a href="group___s_a_m_e70___p_w_m.xhtml#ga40e436b483863606b48f361c07907623">More...</a><br /></td></tr>
<tr class="separator:ga40e436b483863606b48f361c07907623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9aa87930b869a1ddf671d0144142fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaa9aa87930b869a1ddf671d0144142fb6">PWM_ETRG1_MAXCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga40e436b483863606b48f361c07907623">PWM_ETRG1_MAXCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga07652b57aad184fdb87e8a849d38175e">PWM_ETRG1_MAXCNT_Pos</a>)))</td></tr>
<tr class="separator:gaa9aa87930b869a1ddf671d0144142fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab807eb0d6e77c0e2ac87d90c3df8df2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab807eb0d6e77c0e2ac87d90c3df8df2f">PWM_ETRG1_TRGMODE_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab807eb0d6e77c0e2ac87d90c3df8df2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec425b88b6c97857d3997c8344b36320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaec425b88b6c97857d3997c8344b36320">PWM_ETRG1_TRGMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; PWM_ETRG1_TRGMODE_Pos)</td></tr>
<tr class="memdesc:gaec425b88b6c97857d3997c8344b36320"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External Trigger Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#gaec425b88b6c97857d3997c8344b36320">More...</a><br /></td></tr>
<tr class="separator:gaec425b88b6c97857d3997c8344b36320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abd3c28a286b3dad7348286a5aef75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2abd3c28a286b3dad7348286a5aef75b">PWM_ETRG1_TRGMODE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gaec425b88b6c97857d3997c8344b36320">PWM_ETRG1_TRGMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#gab807eb0d6e77c0e2ac87d90c3df8df2f">PWM_ETRG1_TRGMODE_Pos</a>)))</td></tr>
<tr class="separator:ga2abd3c28a286b3dad7348286a5aef75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78ee7b73c5e1f7bbdf482379c2327a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gab78ee7b73c5e1f7bbdf482379c2327a4">PWM_ETRG1_TRGMODE_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gab78ee7b73c5e1f7bbdf482379c2327a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External trigger is not enabled.  <a href="group___s_a_m_e70___p_w_m.xhtml#gab78ee7b73c5e1f7bbdf482379c2327a4">More...</a><br /></td></tr>
<tr class="separator:gab78ee7b73c5e1f7bbdf482379c2327a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6f77af5ddfbe450441c05ef8c03986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga8e6f77af5ddfbe450441c05ef8c03986">PWM_ETRG1_TRGMODE_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga8e6f77af5ddfbe450441c05ef8c03986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External PWM Reset Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga8e6f77af5ddfbe450441c05ef8c03986">More...</a><br /></td></tr>
<tr class="separator:ga8e6f77af5ddfbe450441c05ef8c03986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d2b1a7d8f9be6ebe009a60434084ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad3d2b1a7d8f9be6ebe009a60434084ee">PWM_ETRG1_TRGMODE_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad3d2b1a7d8f9be6ebe009a60434084ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External PWM Start Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#gad3d2b1a7d8f9be6ebe009a60434084ee">More...</a><br /></td></tr>
<tr class="separator:gad3d2b1a7d8f9be6ebe009a60434084ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cd934d93706f2eaad1f8daa1bb004e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga59cd934d93706f2eaad1f8daa1bb004e">PWM_ETRG1_TRGMODE_MODE3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga59cd934d93706f2eaad1f8daa1bb004e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Cycle-by-cycle Duty Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga59cd934d93706f2eaad1f8daa1bb004e">More...</a><br /></td></tr>
<tr class="separator:ga59cd934d93706f2eaad1f8daa1bb004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0120437d89414d59690742b3efa100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaaf0120437d89414d59690742b3efa100">PWM_ETRG1_TRGEDGE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaaf0120437d89414d59690742b3efa100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Edge Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#gaaf0120437d89414d59690742b3efa100">More...</a><br /></td></tr>
<tr class="separator:gaaf0120437d89414d59690742b3efa100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac266df7e4f0b79f5bcb40bb827b592fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac266df7e4f0b79f5bcb40bb827b592fb">PWM_ETRG1_TRGEDGE_FALLING_ZERO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gac266df7e4f0b79f5bcb40bb827b592fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0  <a href="group___s_a_m_e70___p_w_m.xhtml#gac266df7e4f0b79f5bcb40bb827b592fb">More...</a><br /></td></tr>
<tr class="separator:gac266df7e4f0b79f5bcb40bb827b592fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b672d5ab66c44eda17f0224b2117447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6b672d5ab66c44eda17f0224b2117447">PWM_ETRG1_TRGEDGE_RISING_ONE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga6b672d5ab66c44eda17f0224b2117447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6b672d5ab66c44eda17f0224b2117447">More...</a><br /></td></tr>
<tr class="separator:ga6b672d5ab66c44eda17f0224b2117447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31025a4e43c73075e8035dace5874ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga31025a4e43c73075e8035dace5874ffa">PWM_ETRG1_TRGFILT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga31025a4e43c73075e8035dace5874ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Filtered input  <a href="group___s_a_m_e70___p_w_m.xhtml#ga31025a4e43c73075e8035dace5874ffa">More...</a><br /></td></tr>
<tr class="separator:ga31025a4e43c73075e8035dace5874ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616ec21bb9207fdb750346ff7c510f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga616ec21bb9207fdb750346ff7c510f20">PWM_ETRG1_TRGSRC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga616ec21bb9207fdb750346ff7c510f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Trigger Source  <a href="group___s_a_m_e70___p_w_m.xhtml#ga616ec21bb9207fdb750346ff7c510f20">More...</a><br /></td></tr>
<tr class="separator:ga616ec21bb9207fdb750346ff7c510f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62f0bc7d9db8450ab1c1ecde517d9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gaf62f0bc7d9db8450ab1c1ecde517d9a2">PWM_ETRG1_RFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:gaf62f0bc7d9db8450ab1c1ecde517d9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Recoverable Fault Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gaf62f0bc7d9db8450ab1c1ecde517d9a2">More...</a><br /></td></tr>
<tr class="separator:gaf62f0bc7d9db8450ab1c1ecde517d9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5973634d62b8e525c44969baf1841f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5973634d62b8e525c44969baf1841f96">PWM_LEBR1_LEBDELAY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5973634d62b8e525c44969baf1841f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e118631de809b0488bbfbcc5c1ade2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga80e118631de809b0488bbfbcc5c1ade2">PWM_LEBR1_LEBDELAY_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; PWM_LEBR1_LEBDELAY_Pos)</td></tr>
<tr class="memdesc:ga80e118631de809b0488bbfbcc5c1ade2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) Leading-Edge Blanking Delay for TRGINx  <a href="group___s_a_m_e70___p_w_m.xhtml#ga80e118631de809b0488bbfbcc5c1ade2">More...</a><br /></td></tr>
<tr class="separator:ga80e118631de809b0488bbfbcc5c1ade2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891308bf34bdc2cf6054a01820a4e32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga891308bf34bdc2cf6054a01820a4e32e">PWM_LEBR1_LEBDELAY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga80e118631de809b0488bbfbcc5c1ade2">PWM_LEBR1_LEBDELAY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga5973634d62b8e525c44969baf1841f96">PWM_LEBR1_LEBDELAY_Pos</a>)))</td></tr>
<tr class="separator:ga891308bf34bdc2cf6054a01820a4e32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c148eb9b70c985a577669a6115a7731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga0c148eb9b70c985a577669a6115a7731">PWM_LEBR1_PWMLFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga0c148eb9b70c985a577669a6115a7731"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWML Falling Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga0c148eb9b70c985a577669a6115a7731">More...</a><br /></td></tr>
<tr class="separator:ga0c148eb9b70c985a577669a6115a7731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c0d10aa0794ea08fa5a4137d9648a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga21c0d10aa0794ea08fa5a4137d9648a3">PWM_LEBR1_PWMLREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga21c0d10aa0794ea08fa5a4137d9648a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWML Rising Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga21c0d10aa0794ea08fa5a4137d9648a3">More...</a><br /></td></tr>
<tr class="separator:ga21c0d10aa0794ea08fa5a4137d9648a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3097a80df30369f61b77e3759b2fb168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3097a80df30369f61b77e3759b2fb168">PWM_LEBR1_PWMHFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3097a80df30369f61b77e3759b2fb168"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWMH Falling Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga3097a80df30369f61b77e3759b2fb168">More...</a><br /></td></tr>
<tr class="separator:ga3097a80df30369f61b77e3759b2fb168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666994d0422c9658261cb2ba94bda345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga666994d0422c9658261cb2ba94bda345">PWM_LEBR1_PWMHREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga666994d0422c9658261cb2ba94bda345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWMH Rising Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga666994d0422c9658261cb2ba94bda345">More...</a><br /></td></tr>
<tr class="separator:ga666994d0422c9658261cb2ba94bda345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dff80eff38ba41b19437319c77f17b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga5dff80eff38ba41b19437319c77f17b1">PWM_CMUPD2_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5dff80eff38ba41b19437319c77f17b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD2) Channel Polarity Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga5dff80eff38ba41b19437319c77f17b1">More...</a><br /></td></tr>
<tr class="separator:ga5dff80eff38ba41b19437319c77f17b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b747b7dce5a1fc7f53615b8965d928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga41b747b7dce5a1fc7f53615b8965d928">PWM_CMUPD2_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga41b747b7dce5a1fc7f53615b8965d928"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD2) Channel Polarity Inversion Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga41b747b7dce5a1fc7f53615b8965d928">More...</a><br /></td></tr>
<tr class="separator:ga41b747b7dce5a1fc7f53615b8965d928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b403ea09b3a0706ab8857a1ddd7a841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga2b403ea09b3a0706ab8857a1ddd7a841">PWM_ETRG2_MAXCNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2b403ea09b3a0706ab8857a1ddd7a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d9ea63bd5af4f285fe8136c552b1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga33d9ea63bd5af4f285fe8136c552b1c3">PWM_ETRG2_MAXCNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_ETRG2_MAXCNT_Pos)</td></tr>
<tr class="memdesc:ga33d9ea63bd5af4f285fe8136c552b1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Maximum Counter value  <a href="group___s_a_m_e70___p_w_m.xhtml#ga33d9ea63bd5af4f285fe8136c552b1c3">More...</a><br /></td></tr>
<tr class="separator:ga33d9ea63bd5af4f285fe8136c552b1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1868ebe4d3b7d64681fec31e900d9c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1868ebe4d3b7d64681fec31e900d9c9e">PWM_ETRG2_MAXCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga33d9ea63bd5af4f285fe8136c552b1c3">PWM_ETRG2_MAXCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga2b403ea09b3a0706ab8857a1ddd7a841">PWM_ETRG2_MAXCNT_Pos</a>)))</td></tr>
<tr class="separator:ga1868ebe4d3b7d64681fec31e900d9c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27dd47acf013b989ecb49f90f0d07a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga27dd47acf013b989ecb49f90f0d07a32">PWM_ETRG2_TRGMODE_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga27dd47acf013b989ecb49f90f0d07a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45abf04dad528ecca6bb48ce802e1604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga45abf04dad528ecca6bb48ce802e1604">PWM_ETRG2_TRGMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; PWM_ETRG2_TRGMODE_Pos)</td></tr>
<tr class="memdesc:ga45abf04dad528ecca6bb48ce802e1604"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External Trigger Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga45abf04dad528ecca6bb48ce802e1604">More...</a><br /></td></tr>
<tr class="separator:ga45abf04dad528ecca6bb48ce802e1604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad123f7c9576d72ef6f9ec2360315b504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad123f7c9576d72ef6f9ec2360315b504">PWM_ETRG2_TRGMODE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga45abf04dad528ecca6bb48ce802e1604">PWM_ETRG2_TRGMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga27dd47acf013b989ecb49f90f0d07a32">PWM_ETRG2_TRGMODE_Pos</a>)))</td></tr>
<tr class="separator:gad123f7c9576d72ef6f9ec2360315b504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d89a826b5465b0522869c23cecaf7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6d89a826b5465b0522869c23cecaf7b0">PWM_ETRG2_TRGMODE_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga6d89a826b5465b0522869c23cecaf7b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External trigger is not enabled.  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6d89a826b5465b0522869c23cecaf7b0">More...</a><br /></td></tr>
<tr class="separator:ga6d89a826b5465b0522869c23cecaf7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b9d07ea4fb954ac651e771ea2950b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac5b9d07ea4fb954ac651e771ea2950b3">PWM_ETRG2_TRGMODE_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gac5b9d07ea4fb954ac651e771ea2950b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External PWM Reset Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#gac5b9d07ea4fb954ac651e771ea2950b3">More...</a><br /></td></tr>
<tr class="separator:gac5b9d07ea4fb954ac651e771ea2950b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62131ad36ab4ee457cfb8b7802748cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga62131ad36ab4ee457cfb8b7802748cf4">PWM_ETRG2_TRGMODE_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga62131ad36ab4ee457cfb8b7802748cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External PWM Start Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga62131ad36ab4ee457cfb8b7802748cf4">More...</a><br /></td></tr>
<tr class="separator:ga62131ad36ab4ee457cfb8b7802748cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1301375474c413ec7b447e16a169f3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga1301375474c413ec7b447e16a169f3ba">PWM_ETRG2_TRGMODE_MODE3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga1301375474c413ec7b447e16a169f3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Cycle-by-cycle Duty Mode  <a href="group___s_a_m_e70___p_w_m.xhtml#ga1301375474c413ec7b447e16a169f3ba">More...</a><br /></td></tr>
<tr class="separator:ga1301375474c413ec7b447e16a169f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad870723726d1dcc162f83d624855b12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gad870723726d1dcc162f83d624855b12b">PWM_ETRG2_TRGEDGE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gad870723726d1dcc162f83d624855b12b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Edge Selection  <a href="group___s_a_m_e70___p_w_m.xhtml#gad870723726d1dcc162f83d624855b12b">More...</a><br /></td></tr>
<tr class="separator:gad870723726d1dcc162f83d624855b12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934e06adba09c635569c96f999d80f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga934e06adba09c635569c96f999d80f0a">PWM_ETRG2_TRGEDGE_FALLING_ZERO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga934e06adba09c635569c96f999d80f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0  <a href="group___s_a_m_e70___p_w_m.xhtml#ga934e06adba09c635569c96f999d80f0a">More...</a><br /></td></tr>
<tr class="separator:ga934e06adba09c635569c96f999d80f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b0ef66c25c92f2cb53dc982aa679c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga60b0ef66c25c92f2cb53dc982aa679c9">PWM_ETRG2_TRGEDGE_RISING_ONE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga60b0ef66c25c92f2cb53dc982aa679c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1  <a href="group___s_a_m_e70___p_w_m.xhtml#ga60b0ef66c25c92f2cb53dc982aa679c9">More...</a><br /></td></tr>
<tr class="separator:ga60b0ef66c25c92f2cb53dc982aa679c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abd54fd12e1034101295c7f1517ad99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga7abd54fd12e1034101295c7f1517ad99">PWM_ETRG2_TRGFILT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga7abd54fd12e1034101295c7f1517ad99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Filtered input  <a href="group___s_a_m_e70___p_w_m.xhtml#ga7abd54fd12e1034101295c7f1517ad99">More...</a><br /></td></tr>
<tr class="separator:ga7abd54fd12e1034101295c7f1517ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0be694bd13e2e7e8638e7f3b96b631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga4f0be694bd13e2e7e8638e7f3b96b631">PWM_ETRG2_TRGSRC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga4f0be694bd13e2e7e8638e7f3b96b631"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Trigger Source  <a href="group___s_a_m_e70___p_w_m.xhtml#ga4f0be694bd13e2e7e8638e7f3b96b631">More...</a><br /></td></tr>
<tr class="separator:ga4f0be694bd13e2e7e8638e7f3b96b631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1578b27277cba0582ea65c620ea5005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gac1578b27277cba0582ea65c620ea5005">PWM_ETRG2_RFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:gac1578b27277cba0582ea65c620ea5005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Recoverable Fault Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gac1578b27277cba0582ea65c620ea5005">More...</a><br /></td></tr>
<tr class="separator:gac1578b27277cba0582ea65c620ea5005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081e1b637eb742c88f009c93b397f831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga081e1b637eb742c88f009c93b397f831">PWM_LEBR2_LEBDELAY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga081e1b637eb742c88f009c93b397f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6217bfce3c3d3fc7be8b1ebdbeee8a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6217bfce3c3d3fc7be8b1ebdbeee8a7b">PWM_LEBR2_LEBDELAY_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; PWM_LEBR2_LEBDELAY_Pos)</td></tr>
<tr class="memdesc:ga6217bfce3c3d3fc7be8b1ebdbeee8a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) Leading-Edge Blanking Delay for TRGINx  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6217bfce3c3d3fc7be8b1ebdbeee8a7b">More...</a><br /></td></tr>
<tr class="separator:ga6217bfce3c3d3fc7be8b1ebdbeee8a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d193321d2e282e547e2cfbc15d344f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga3d193321d2e282e547e2cfbc15d344f0">PWM_LEBR2_LEBDELAY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga6217bfce3c3d3fc7be8b1ebdbeee8a7b">PWM_LEBR2_LEBDELAY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___p_w_m.xhtml#ga081e1b637eb742c88f009c93b397f831">PWM_LEBR2_LEBDELAY_Pos</a>)))</td></tr>
<tr class="separator:ga3d193321d2e282e547e2cfbc15d344f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed17098b3cf97e2d00a6198259e93a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga6ed17098b3cf97e2d00a6198259e93a8">PWM_LEBR2_PWMLFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga6ed17098b3cf97e2d00a6198259e93a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWML Falling Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga6ed17098b3cf97e2d00a6198259e93a8">More...</a><br /></td></tr>
<tr class="separator:ga6ed17098b3cf97e2d00a6198259e93a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284196fdc7b855a2f550855d437dd86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga284196fdc7b855a2f550855d437dd86e">PWM_LEBR2_PWMLREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga284196fdc7b855a2f550855d437dd86e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWML Rising Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga284196fdc7b855a2f550855d437dd86e">More...</a><br /></td></tr>
<tr class="separator:ga284196fdc7b855a2f550855d437dd86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae015ab5851301e4bfc757130818ae196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae015ab5851301e4bfc757130818ae196">PWM_LEBR2_PWMHFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae015ab5851301e4bfc757130818ae196"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWMH Falling Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#gae015ab5851301e4bfc757130818ae196">More...</a><br /></td></tr>
<tr class="separator:gae015ab5851301e4bfc757130818ae196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ec5866d3fca1b57c1d71a4ec7ced29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga33ec5866d3fca1b57c1d71a4ec7ced29">PWM_LEBR2_PWMHREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga33ec5866d3fca1b57c1d71a4ec7ced29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWMH Rising Edge Enable  <a href="group___s_a_m_e70___p_w_m.xhtml#ga33ec5866d3fca1b57c1d71a4ec7ced29">More...</a><br /></td></tr>
<tr class="separator:ga33ec5866d3fca1b57c1d71a4ec7ced29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14cfa3eca93d568658b9f59641473437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#ga14cfa3eca93d568658b9f59641473437">PWM_CMUPD3_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga14cfa3eca93d568658b9f59641473437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD3) Channel Polarity Update  <a href="group___s_a_m_e70___p_w_m.xhtml#ga14cfa3eca93d568658b9f59641473437">More...</a><br /></td></tr>
<tr class="separator:ga14cfa3eca93d568658b9f59641473437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2999f989a5f1c10f4662d070919f8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___p_w_m.xhtml#gae2999f989a5f1c10f4662d070919f8b5">PWM_CMUPD3_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gae2999f989a5f1c10f4662d070919f8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD3) Channel Polarity Inversion Update  <a href="group___s_a_m_e70___p_w_m.xhtml#gae2999f989a5f1c10f4662d070919f8b5">More...</a><br /></td></tr>
<tr class="separator:gae2999f989a5f1c10f4662d070919f8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
