$date
	Fri Oct 24 16:55:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ucode_tb $end
$var wire 1 ! halt_f $end
$var wire 32 " instruction_memory_v [31:0] $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clk_en $end
$var reg 1 ' rst $end
$scope module topMod $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 1 ! halt_f $end
$var wire 1 ' rst $end
$var wire 1 ( writeBit $end
$var wire 1 ) readBit $end
$var wire 32 * programCounter [31:0] $end
$var wire 32 + instruction_memory_v [31:0] $end
$var wire 32 , instruction [31:0] $end
$var wire 1 - halt $end
$var wire 2 . err_bits [1:0] $end
$var wire 32 / data_memory_in_v [31:0] $end
$var wire 32 0 dataOutMem [31:0] $end
$var wire 32 1 dataIn [31:0] $end
$var wire 32 2 addressFetch [31:0] $end
$scope module memMod $end
$var wire 1 3 instruction_memory_en $end
$var wire 1 % mem_Clk $end
$var wire 32 4 instruction_memory_a [31:0] $end
$var wire 1 - halt_f $end
$var wire 1 ( data_memory_write $end
$var wire 1 ) data_memory_read $end
$var wire 32 5 data_memory_out_v [31:0] $end
$var wire 32 6 data_memory_a [31:0] $end
$var reg 8 7 a [7:0] $end
$var reg 8 8 b [7:0] $end
$var reg 8 9 c [7:0] $end
$var reg 8 : d [7:0] $end
$var reg 32 ; data_memory_in_v [31:0] $end
$var reg 32 < instruction_memory_v [31:0] $end
$var integer 32 = fd [31:0] $end
$var integer 32 > i [31:0] $end
$upscope $end
$scope module scc $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 32 ? dataIn [31:0] $end
$var wire 32 @ instruction [31:0] $end
$var wire 32 A memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 ( writeFlag $end
$var wire 32 B ucode_inst [31:0] $end
$var wire 1 C specialEncoding $end
$var wire 1 D setFlags $end
$var wire 4 E secondLevelDecode [3:0] $end
$var wire 1 F regWrite $end
$var wire 1 G regRead $end
$var wire 32 H readDataSec [31:0] $end
$var wire 32 I readDataFirst [31:0] $end
$var wire 32 J readDataDest [31:0] $end
$var wire 32 K programCounter [31:0] $end
$var wire 4 L out_sourceSecReg [3:0] $end
$var wire 4 M out_sourceFirstReg [3:0] $end
$var wire 16 N out_imm [15:0] $end
$var wire 4 O out_destRegister [3:0] $end
$var wire 1 P mux_ctrl $end
$var wire 1 Q mul_trigger $end
$var wire 1 ) memoryRead $end
$var wire 1 R loadStore $end
$var wire 32 S instructionForID [31:0] $end
$var wire 1 - halt $end
$var wire 2 T firstLevelDecode [1:0] $end
$var wire 32 U filtered_instruction [31:0] $end
$var wire 1 V exe_writeToReg $end
$var wire 32 W exe_writeData [31:0] $end
$var wire 4 X exe_readRegSec [3:0] $end
$var wire 4 Y exe_readRegFirst [3:0] $end
$var wire 4 Z exe_readRegDest [3:0] $end
$var wire 1 [ exeOverride $end
$var wire 16 \ exeData [15:0] $end
$var wire 1 ] dataRegisterImm $end
$var wire 1 ^ dataRegister $end
$var wire 32 _ dataOut [31:0] $end
$var wire 4 ` branchInstruction [3:0] $end
$var wire 1 a branch $end
$var wire 3 b aluFunction [2:0] $end
$var wire 32 c addressIn [31:0] $end
$var reg 32 d data_memory_v [31:0] $end
$var reg 2 e err_bits [1:0] $end
$var reg 32 f instruction_memory_v [31:0] $end
$scope module EXE $end
$var wire 1 % clk $end
$var wire 16 g exeData [15:0] $end
$var wire 32 h memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 C specialEncoding $end
$var wire 4 i sourceSecReg [3:0] $end
$var wire 4 j sourceFirstReg [3:0] $end
$var wire 1 D setFlags $end
$var wire 4 k secondLevelDecode [3:0] $end
$var wire 32 l readDataSec [31:0] $end
$var wire 32 m readDataFirst [31:0] $end
$var wire 32 n readDataDest [31:0] $end
$var wire 16 o imm [15:0] $end
$var wire 2 p firstLevelDecode [1:0] $end
$var wire 4 q destReg [3:0] $end
$var wire 4 r branchInstruction [3:0] $end
$var wire 3 s aluFunctions [2:0] $end
$var reg 33 t aluRegister [32:0] $end
$var reg 1 [ exeOverride $end
$var reg 4 u flags [3:0] $end
$var reg 4 v flags_next [3:0] $end
$var reg 32 w immExt [31:0] $end
$var reg 32 x memoryAddressOut [31:0] $end
$var reg 32 y memoryDataOut [31:0] $end
$var reg 1 ) memoryRead $end
$var reg 1 ( memoryWrite $end
$var reg 4 z readRegDest [3:0] $end
$var reg 4 { readRegFirst [3:0] $end
$var reg 4 | readRegSec [3:0] $end
$var reg 33 } tempDiff [32:0] $end
$var reg 32 ~ writeData [31:0] $end
$var reg 1 V writeToReg $end
$upscope $end
$scope module ID $end
$var wire 1 % clk $end
$var wire 1 ' rst $end
$var wire 1 !" specialBit $end
$var wire 4 "" sourceSecReg [3:0] $end
$var wire 4 #" sourceFirstReg [3:0] $end
$var wire 4 $" secondLevelDecode [3:0] $end
$var wire 7 %" opcode [6:0] $end
$var wire 32 &" instruction [31:0] $end
$var wire 16 '" imm [15:0] $end
$var wire 2 (" firstLevelDecode [1:0] $end
$var wire 4 )" destReg [3:0] $end
$var wire 4 *" branchCondition [3:0] $end
$var wire 3 +" aluOperationCommands [2:0] $end
$var reg 3 ," aluFunction [2:0] $end
$var reg 1 a branch $end
$var reg 4 -" branchInstruction [3:0] $end
$var reg 1 ^ dataRegister $end
$var reg 1 ] dataRegisterImm $end
$var reg 2 ." firstLevelDecode_out [1:0] $end
$var reg 1 - halt $end
$var reg 1 R loadStore $end
$var reg 1 Q mul_trigger $end
$var reg 4 /" out_destRegister [3:0] $end
$var reg 16 0" out_imm [15:0] $end
$var reg 4 1" out_sourceFirstReg [3:0] $end
$var reg 4 2" out_sourceSecReg [3:0] $end
$var reg 1 G regRead $end
$var reg 1 F regWrite $end
$var reg 4 3" secondLevelDecode_out [3:0] $end
$var reg 1 D setFlags $end
$var reg 1 C specialEncoding $end
$upscope $end
$scope module IF $end
$var wire 1 % clk $end
$var wire 16 4" exeData [15:0] $end
$var wire 1 [ exeOverride $end
$var wire 32 5" fetchedInstruction [31:0] $end
$var wire 16 6" imm16_exe [15:0] $end
$var wire 1 ' rst $end
$var wire 16 7" imm16 [15:0] $end
$var wire 32 8" branchOffsetAddress_exe [31:0] $end
$var wire 32 9" branchOffsetAddress [31:0] $end
$var parameter 32 :" sFilter $end
$var parameter 32 ;" sIdle $end
$var reg 32 <" PC [31:0] $end
$var reg 32 =" PC_next [31:0] $end
$var reg 32 >" filteredInstruction [31:0] $end
$var reg 32 ?" programCounter [31:0] $end
$var reg 2 @" state [1:0] $end
$var reg 2 A" stateNext [1:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 % clk $end
$var wire 32 B" out_rd [31:0] $end
$var wire 32 C" out_rs1 [31:0] $end
$var wire 32 D" out_rs2 [31:0] $end
$var wire 4 E" rd [3:0] $end
$var wire 4 F" rs1 [3:0] $end
$var wire 4 G" rs2 [3:0] $end
$var wire 1 ' rst $end
$var wire 1 V write $end
$var wire 32 H" writeData [31:0] $end
$var integer 32 I" i [31:0] $end
$upscope $end
$scope module Ucode $end
$var wire 1 % clk $end
$var wire 4 J" dest_reg [3:0] $end
$var wire 16 K" immediate [15:0] $end
$var wire 1 ' rst $end
$var wire 4 L" source_reg [3:0] $end
$var wire 1 Q start_mul $end
$var parameter 7 M" ADD_OPCODE $end
$var parameter 7 N" MOV_OPCODE $end
$var parameter 7 O" SUB_OPCODE $end
$var parameter 3 P" sClear $end
$var parameter 3 Q" sHalt $end
$var parameter 3 R" sIdle $end
$var parameter 3 S" sKeep_adding $end
$var parameter 3 T" sMov $end
$var reg 16 U" count_next [15:0] $end
$var reg 16 V" count_reg [15:0] $end
$var reg 1 P mux_ctrl $end
$var reg 32 W" output_instruction [31:0] $end
$var reg 3 X" state_next [2:0] $end
$var reg 3 Y" state_reg [2:0] $end
$upscope $end
$scope module mux $end
$var wire 1 P control $end
$var wire 32 Z" filtered_instruction [31:0] $end
$var wire 32 [" ucode_instruction [31:0] $end
$var reg 32 \" finalized_instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 T"
b11 S"
b0 R"
b100 Q"
b1 P"
b110010 O"
b0 N"
b110001 M"
b0 ;"
b1 :"
$end
#0
$dumpvars
bx \"
b0 ["
bx Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
bx L"
bx K"
bx J"
b10000 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
bx >"
b100 ="
b0 <"
b10 9"
bx 8"
b10 7"
bx 6"
b10 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
x!"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
bx t
bx s
bx r
bx q
bx p
bx o
b0 n
b0 m
b0 l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
b0 c
bx b
xa
bx `
b0 _
x^
x]
bx \
0[
b0 Z
b0 Y
b0 X
b0 W
0V
bx U
bx T
bx S
xR
xQ
0P
bx O
bx N
bx M
bx L
b0 K
b0 J
b0 I
b0 H
xG
xF
bx E
xD
xC
b0 B
bx A
b10 @
bx ?
bx >
bx =
b10 <
bx ;
bx :
bx 9
bx 8
bx 7
b0 6
b0 5
b0 4
13
b0 2
bx 1
b0 0
bx /
bx .
x-
b10 ,
bx +
b0 *
0)
0(
1'
1&
1%
bx $
bx #
bx "
z!
$end
#5
0%
#10
b10000 I"
1%
#15
0%
#20
b10000 I"
1%
#25
0%
#30
b0 ="
b1 A"
0'
b10000 I"
1%
#35
0%
#40
1V
b10 W
b10 ~
b10 H"
b0 E
b0 k
b0 3"
b0 T
b0 p
b0 ."
b0 B
b0 W"
b0 ["
b0 %"
b10 '"
b0 ""
b0 #"
b0 )"
b0 *"
b0 +"
b0 $"
0!"
b0 ("
0-
0Q
b10 8"
b10 6"
b10 \
b10 g
b10 4"
b10 N
b10 o
b10 0"
b10 K"
b0 L
b0 i
b0 2"
b0 M
b0 j
b0 1"
b0 L"
b0 O
b0 q
b0 /"
b0 J"
1G
1F
b0 `
b0 r
b0 -"
b0 b
b0 s
b0 ,"
xD
0C
1]
0^
0R
0a
b10 S
b10 &"
b10 \"
b10 U
b10 >"
b10 Z"
b100 ="
b1 @"
1%
#45
0%
#50
b1 Z
b1 z
b1 E"
b11 U"
b10 X"
1Q
b1 O
b1 q
b1 /"
b1 J"
b11001000000000000000000000000000 B
b11001000000000000000000000000000 W"
b11001000000000000000000000000000 ["
b10000 %"
b11 '"
b1 )"
b1 *"
1!"
b11 8"
b11 6"
b11 \
b11 g
b11 4"
b11 N
b11 o
b11 0"
b11 K"
1G
1F
xD
1]
b100000001000000000000000000011 S
b100000001000000000000000000011 &"
b100000001000000000000000000011 \"
b11 9"
b11 7"
b100000001000000000000000000011 U
b100000001000000000000000000011 >"
b100000001000000000000000000011 Z"
b100000001000000000000000000011 ,
b100000001000000000000000000011 <
b100000001000000000000000000011 @
b100000001000000000000000000011 5"
b11 W
b11 ~
b11 H"
1V
b1000 ="
b0 J
b0 n
b0 B"
b10 I
b10 m
b10 C"
b10 H
b10 l
b10 D"
b100 *
b100 4
b100 K
b100 ?"
b100 <"
1%
#55
0%
#60
b0 9"
b0 7"
b11010000000000000000000000000000 U
b11010000000000000000000000000000 >"
b11010000000000000000000000000000 Z"
b11010000000000000000000000000000 ,
b11010000000000000000000000000000 <
b11010000000000000000000000000000 @
b11010000000000000000000000000000 5"
b0 %"
b0 '"
0!"
0Q
b0 8"
b0 6"
b0 \
b0 g
b0 4"
b0 N
b0 o
b0 0"
b0 K"
b1 O
b1 q
b1 /"
b1 J"
1G
1F
xD
1]
b1000000000000000000000 S
b1000000000000000000000 &"
b1000000000000000000000 \"
b11 X"
1P
b1000000000000000000000 B
b1000000000000000000000 W"
b1000000000000000000000 ["
b1100 ="
b0 W
b0 ~
b0 H"
1V
b1 Z
b1 z
b1 E"
b11 V"
b10 Y"
b1000 *
b1000 4
b1000 K
b1000 ?"
b1000 <"
b11 J
b11 n
b11 B"
1%
#65
0%
#70
bx 9"
bx 7"
bx U
bx >"
bx Z"
bx ,
bx <
bx @
bx 5"
b0 H
b0 l
b0 D"
b1 X
b1 |
b1 G"
b1 L
b1 i
b1 2"
b10000000000000 8"
b10000000000000 6"
b10000000000000 \
b10000000000000 g
b10000000000000 4"
b10000000000000 N
b10000000000000 o
b10000000000000 0"
b10000000000000 K"
b10000000000000 '"
b1 ""
b0 W
b0 ~
b0 H"
b0 t
b0 I
b0 m
b0 C"
b1 Y
b1 {
b1 F"
b1 M
b1 j
b1 1"
b1 L"
1^
b1 b
b1 s
b1 ,"
b1 E
b1 k
b1 3"
b1 T
b1 p
b1 ."
b110001 %"
b1 #"
b1 +"
b1 $"
1!"
b1 ("
b1 O
b1 q
b1 /"
b1 J"
0G
0F
xD
0]
b1100010001000100010000000000000 S
b1100010001000100010000000000000 &"
b1100010001000100010000000000000 \"
b10 U"
1P
b1100010001000100010000000000000 B
b1100010001000100010000000000000 W"
b1100010001000100010000000000000 ["
1V
b1 Z
b1 z
b1 E"
b10000 ="
b11 Y"
b0 J
b0 n
b0 B"
b1100 *
b1100 4
b1100 K
b1100 ?"
b1100 <"
1%
#75
0%
#80
b1 U"
1P
b1100010001000100010000000000000 B
b1100010001000100010000000000000 W"
b1100010001000100010000000000000 ["
b10100 ="
b10 V"
b10000 *
b10000 4
b10000 K
b10000 ?"
b10000 <"
1%
#85
0%
#90
b100 X"
b0 U"
1P
b1100010001000100010000000000000 B
b1100010001000100010000000000000 W"
b1100010001000100010000000000000 ["
b11000 ="
b1 V"
b10100 *
b10100 4
b10100 K
b10100 ?"
b10100 <"
1%
#95
0%
#100
bx E
bx k
bx 3"
bx T
bx p
bx ."
b0 :
b0 9
b0 8
b0 7
b10000000000000000 >
b10000000000000000000000000000011 =
0V
b10 H
b10 l
b10 D"
b0 X
b0 |
b0 G"
b10 I
b10 m
b10 C"
b0 Y
b0 {
b0 F"
b10 J
b10 n
b10 B"
b0 Z
b0 z
b0 E"
bx %"
bx '"
bx ""
bx #"
bx )"
bx *"
bx +"
bx $"
x!"
bx ("
x-
bx 8"
bx 6"
bx \
bx g
bx 4"
bx N
bx o
bx 0"
bx K"
b0 L
b0 i
b0 2"
b0 M
b0 j
b0 1"
b0 L"
b0 O
b0 q
b0 /"
b0 J"
bx b
bx s
bx ,"
xD
0^
bx S
bx &"
bx \"
b0 X"
0P
b11001000000000000000000000000000 B
b11001000000000000000000000000000 W"
b11001000000000000000000000000000 ["
b11100 ="
b0 V"
b100 Y"
b11000 *
b11000 4
b11000 K
b11000 ?"
b11000 <"
1%
#105
0%
#110
b0 B
b0 W"
b0 ["
b100000 ="
b0 Y"
b11100 *
b11100 4
b11100 K
b11100 ?"
b11100 <"
1%
#115
0%
#120
b100100 ="
b100000 *
b100000 4
b100000 K
b100000 ?"
b100000 <"
1%
#125
0%
#130
b101000 ="
b100100 *
b100100 4
b100100 K
b100100 ?"
b100100 <"
1%
#135
0%
#140
b101100 ="
b101000 *
b101000 4
b101000 K
b101000 ?"
b101000 <"
1%
#145
0%
#150
b110000 ="
b101100 *
b101100 4
b101100 K
b101100 ?"
b101100 <"
1%
#155
0%
#160
b110100 ="
b110000 *
b110000 4
b110000 K
b110000 ?"
b110000 <"
1%
#165
0%
#170
b111000 ="
b110100 *
b110100 4
b110100 K
b110100 ?"
b110100 <"
1%
#175
0%
#180
b111100 ="
b111000 *
b111000 4
b111000 K
b111000 ?"
b111000 <"
1%
#185
0%
#190
b1000000 ="
b111100 *
b111100 4
b111100 K
b111100 ?"
b111100 <"
1%
#195
0%
#200
b1000100 ="
b1000000 *
b1000000 4
b1000000 K
b1000000 ?"
b1000000 <"
1%
#205
0%
#210
b1001000 ="
b1000100 *
b1000100 4
b1000100 K
b1000100 ?"
b1000100 <"
1%
#215
0%
#220
b1001100 ="
b1001000 *
b1001000 4
b1001000 K
b1001000 ?"
b1001000 <"
1%
#225
0%
#230
b1010000 ="
b1001100 *
b1001100 4
b1001100 K
b1001100 ?"
b1001100 <"
1%
#235
0%
#240
b1010100 ="
b1010000 *
b1010000 4
b1010000 K
b1010000 ?"
b1010000 <"
1%
#245
0%
#250
b1011000 ="
b1010100 *
b1010100 4
b1010100 K
b1010100 ?"
b1010100 <"
1%
#255
0%
#260
b1011100 ="
b1011000 *
b1011000 4
b1011000 K
b1011000 ?"
b1011000 <"
1%
#265
0%
#270
b1100000 ="
b1011100 *
b1011100 4
b1011100 K
b1011100 ?"
b1011100 <"
1%
#275
0%
#280
b1100100 ="
b1100000 *
b1100000 4
b1100000 K
b1100000 ?"
b1100000 <"
1%
#285
0%
#290
b1101000 ="
b1100100 *
b1100100 4
b1100100 K
b1100100 ?"
b1100100 <"
1%
#295
0%
#300
b1101100 ="
b1101000 *
b1101000 4
b1101000 K
b1101000 ?"
b1101000 <"
1%
#305
0%
#310
b1110000 ="
b1101100 *
b1101100 4
b1101100 K
b1101100 ?"
b1101100 <"
1%
#315
0%
#320
b1110100 ="
b1110000 *
b1110000 4
b1110000 K
b1110000 ?"
b1110000 <"
1%
#325
0%
#330
b1111000 ="
b1110100 *
b1110100 4
b1110100 K
b1110100 ?"
b1110100 <"
1%
#335
0%
#340
b1111100 ="
b1111000 *
b1111000 4
b1111000 K
b1111000 ?"
b1111000 <"
1%
#345
0%
#350
b10000000 ="
b1111100 *
b1111100 4
b1111100 K
b1111100 ?"
b1111100 <"
1%
#355
0%
#360
b10000100 ="
b10000000 *
b10000000 4
b10000000 K
b10000000 ?"
b10000000 <"
1%
#365
0%
#370
b10001000 ="
b10000100 *
b10000100 4
b10000100 K
b10000100 ?"
b10000100 <"
1%
#375
0%
#380
b10001100 ="
b10001000 *
b10001000 4
b10001000 K
b10001000 ?"
b10001000 <"
1%
#385
0%
#390
b10010000 ="
b10001100 *
b10001100 4
b10001100 K
b10001100 ?"
b10001100 <"
1%
#395
0%
#400
b10010100 ="
b10010000 *
b10010000 4
b10010000 K
b10010000 ?"
b10010000 <"
1%
#405
0%
#410
b10011000 ="
b10010100 *
b10010100 4
b10010100 K
b10010100 ?"
b10010100 <"
1%
#415
0%
#420
b10011100 ="
b10011000 *
b10011000 4
b10011000 K
b10011000 ?"
b10011000 <"
1%
#425
0%
#430
b10100000 ="
b10011100 *
b10011100 4
b10011100 K
b10011100 ?"
b10011100 <"
1%
#435
0%
#440
b10100100 ="
b10100000 *
b10100000 4
b10100000 K
b10100000 ?"
b10100000 <"
1%
#445
0%
#450
b10101000 ="
b10100100 *
b10100100 4
b10100100 K
b10100100 ?"
b10100100 <"
1%
#455
0%
#460
b10101100 ="
b10101000 *
b10101000 4
b10101000 K
b10101000 ?"
b10101000 <"
1%
#465
0%
#470
b10110000 ="
b10101100 *
b10101100 4
b10101100 K
b10101100 ?"
b10101100 <"
1%
#475
0%
#480
b10110100 ="
b10110000 *
b10110000 4
b10110000 K
b10110000 ?"
b10110000 <"
1%
#485
0%
#490
b10111000 ="
b10110100 *
b10110100 4
b10110100 K
b10110100 ?"
b10110100 <"
1%
#495
0%
#500
b10111100 ="
b10111000 *
b10111000 4
b10111000 K
b10111000 ?"
b10111000 <"
1%
#505
0%
#510
b11000000 ="
b10111100 *
b10111100 4
b10111100 K
b10111100 ?"
b10111100 <"
1%
#515
0%
#520
b11000100 ="
b11000000 *
b11000000 4
b11000000 K
b11000000 ?"
b11000000 <"
1%
#525
0%
#530
b11001000 ="
b11000100 *
b11000100 4
b11000100 K
b11000100 ?"
b11000100 <"
1%
#535
0%
#540
b11001100 ="
b11001000 *
b11001000 4
b11001000 K
b11001000 ?"
b11001000 <"
1%
#545
0%
#550
b11010000 ="
b11001100 *
b11001100 4
b11001100 K
b11001100 ?"
b11001100 <"
1%
#555
0%
#560
b11010100 ="
b11010000 *
b11010000 4
b11010000 K
b11010000 ?"
b11010000 <"
1%
#565
0%
#570
b11011000 ="
b11010100 *
b11010100 4
b11010100 K
b11010100 ?"
b11010100 <"
1%
#575
0%
#580
b11011100 ="
b11011000 *
b11011000 4
b11011000 K
b11011000 ?"
b11011000 <"
1%
#585
0%
#590
b11100000 ="
b11011100 *
b11011100 4
b11011100 K
b11011100 ?"
b11011100 <"
1%
#595
0%
#600
b11100100 ="
b11100000 *
b11100000 4
b11100000 K
b11100000 ?"
b11100000 <"
1%
#605
0%
#610
b11101000 ="
b11100100 *
b11100100 4
b11100100 K
b11100100 ?"
b11100100 <"
1%
#615
0%
#620
b11101100 ="
b11101000 *
b11101000 4
b11101000 K
b11101000 ?"
b11101000 <"
1%
#625
0%
#630
b11110000 ="
b11101100 *
b11101100 4
b11101100 K
b11101100 ?"
b11101100 <"
1%
#635
0%
#640
b11110100 ="
b11110000 *
b11110000 4
b11110000 K
b11110000 ?"
b11110000 <"
1%
#645
0%
#650
b11111000 ="
b11110100 *
b11110100 4
b11110100 K
b11110100 ?"
b11110100 <"
1%
#655
0%
#660
b11111100 ="
b11111000 *
b11111000 4
b11111000 K
b11111000 ?"
b11111000 <"
1%
#665
0%
#670
b100000000 ="
b11111100 *
b11111100 4
b11111100 K
b11111100 ?"
b11111100 <"
1%
#675
0%
#680
b100000100 ="
b100000000 *
b100000000 4
b100000000 K
b100000000 ?"
b100000000 <"
1%
#685
0%
#690
b100001000 ="
b100000100 *
b100000100 4
b100000100 K
b100000100 ?"
b100000100 <"
1%
#695
0%
#700
b100001100 ="
b100001000 *
b100001000 4
b100001000 K
b100001000 ?"
b100001000 <"
1%
#705
0%
#710
b100010000 ="
b100001100 *
b100001100 4
b100001100 K
b100001100 ?"
b100001100 <"
1%
#715
0%
#720
b100010100 ="
b100010000 *
b100010000 4
b100010000 K
b100010000 ?"
b100010000 <"
1%
#725
0%
#730
b100011000 ="
b100010100 *
b100010100 4
b100010100 K
b100010100 ?"
b100010100 <"
1%
#735
0%
#740
b100011100 ="
b100011000 *
b100011000 4
b100011000 K
b100011000 ?"
b100011000 <"
1%
#745
0%
#750
b100100000 ="
b100011100 *
b100011100 4
b100011100 K
b100011100 ?"
b100011100 <"
1%
#755
0%
#760
b100100100 ="
b100100000 *
b100100000 4
b100100000 K
b100100000 ?"
b100100000 <"
1%
#765
0%
#770
b100101000 ="
b100100100 *
b100100100 4
b100100100 K
b100100100 ?"
b100100100 <"
1%
#775
0%
#780
b100101100 ="
b100101000 *
b100101000 4
b100101000 K
b100101000 ?"
b100101000 <"
1%
#785
0%
#790
b100110000 ="
b100101100 *
b100101100 4
b100101100 K
b100101100 ?"
b100101100 <"
1%
#795
0%
#800
b100110100 ="
b100110000 *
b100110000 4
b100110000 K
b100110000 ?"
b100110000 <"
1%
#805
0%
#810
b100111000 ="
b100110100 *
b100110100 4
b100110100 K
b100110100 ?"
b100110100 <"
1%
#815
0%
#820
b100111100 ="
b100111000 *
b100111000 4
b100111000 K
b100111000 ?"
b100111000 <"
1%
#825
0%
#830
b101000000 ="
b100111100 *
b100111100 4
b100111100 K
b100111100 ?"
b100111100 <"
1%
#835
0%
#840
b101000100 ="
b101000000 *
b101000000 4
b101000000 K
b101000000 ?"
b101000000 <"
1%
#845
0%
#850
b101001000 ="
b101000100 *
b101000100 4
b101000100 K
b101000100 ?"
b101000100 <"
1%
#855
0%
#860
b101001100 ="
b101001000 *
b101001000 4
b101001000 K
b101001000 ?"
b101001000 <"
1%
#865
0%
#870
b101010000 ="
b101001100 *
b101001100 4
b101001100 K
b101001100 ?"
b101001100 <"
1%
#875
0%
#880
b101010100 ="
b101010000 *
b101010000 4
b101010000 K
b101010000 ?"
b101010000 <"
1%
#885
0%
#890
b101011000 ="
b101010100 *
b101010100 4
b101010100 K
b101010100 ?"
b101010100 <"
1%
#895
0%
#900
b101011100 ="
b101011000 *
b101011000 4
b101011000 K
b101011000 ?"
b101011000 <"
1%
#905
0%
#910
b101100000 ="
b101011100 *
b101011100 4
b101011100 K
b101011100 ?"
b101011100 <"
1%
#915
0%
#920
b101100100 ="
b101100000 *
b101100000 4
b101100000 K
b101100000 ?"
b101100000 <"
1%
#925
0%
#930
b101101000 ="
b101100100 *
b101100100 4
b101100100 K
b101100100 ?"
b101100100 <"
1%
#935
0%
#940
b101101100 ="
b101101000 *
b101101000 4
b101101000 K
b101101000 ?"
b101101000 <"
1%
#945
0%
#950
b101110000 ="
b101101100 *
b101101100 4
b101101100 K
b101101100 ?"
b101101100 <"
1%
#955
0%
#960
b101110100 ="
b101110000 *
b101110000 4
b101110000 K
b101110000 ?"
b101110000 <"
1%
#965
0%
#970
b101111000 ="
b101110100 *
b101110100 4
b101110100 K
b101110100 ?"
b101110100 <"
1%
#975
0%
#980
b101111100 ="
b101111000 *
b101111000 4
b101111000 K
b101111000 ?"
b101111000 <"
1%
#985
0%
#990
b110000000 ="
b101111100 *
b101111100 4
b101111100 K
b101111100 ?"
b101111100 <"
1%
#995
0%
#1000
b110000100 ="
b110000000 *
b110000000 4
b110000000 K
b110000000 ?"
b110000000 <"
1%
#1005
0%
#1010
b110001000 ="
b110000100 *
b110000100 4
b110000100 K
b110000100 ?"
b110000100 <"
1%
#1015
0%
#1020
b110001100 ="
b110001000 *
b110001000 4
b110001000 K
b110001000 ?"
b110001000 <"
1%
#1025
0%
#1030
b110010000 ="
b110001100 *
b110001100 4
b110001100 K
b110001100 ?"
b110001100 <"
1%
