Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 15 20:21:43 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder38_timing_summary_routed.rpt -pb decoder38_timing_summary_routed.pb -rpx decoder38_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder38
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.010ns  (logic 5.391ns (53.849%)  route 4.620ns (46.151%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  z_IBUF_inst/O
                         net (fo=8, routed)           2.572     4.076    z_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I2_O)        0.152     4.228 r  D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.047     6.275    D_OBUF[7]
    L4                   OBUF (Prop_obuf_I_O)         3.735    10.010 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.010    D[7]
    L4                                                                r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 5.393ns (55.152%)  route 4.385ns (44.848%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  y_IBUF_inst/O
                         net (fo=8, routed)           2.548     4.062    y_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I0_O)        0.152     4.214 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.837     6.051    D_OBUF[3]
    M7                   OBUF (Prop_obuf_I_O)         3.726     9.778 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.778    D[3]
    M7                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 5.406ns (56.886%)  route 4.097ns (43.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  z_IBUF_inst/O
                         net (fo=8, routed)           2.038     3.541    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I1_O)        0.152     3.693 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.059     5.752    D_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.751     9.503 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.503    D[5]
    M2                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 5.156ns (54.873%)  route 4.240ns (45.127%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  z_IBUF_inst/O
                         net (fo=8, routed)           2.572     4.076    z_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.867    D_OBUF[6]
    M4                   OBUF (Prop_obuf_I_O)         3.528     9.396 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.396    D[6]
    M4                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 5.166ns (55.082%)  route 4.213ns (44.918%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  y_IBUF_inst/O
                         net (fo=8, routed)           2.548     4.062    y_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I1_O)        0.124     4.186 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.851    D_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         3.528     9.379 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.379    D[2]
    M3                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 5.169ns (55.813%)  route 4.092ns (44.187%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  z_IBUF_inst/O
                         net (fo=8, routed)           2.036     3.539    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I1_O)        0.124     3.663 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     5.719    D_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         3.541     9.261 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.261    D[1]
    M1                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 5.398ns (59.268%)  route 3.710ns (40.732%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  z_IBUF_inst/O
                         net (fo=8, routed)           2.036     3.539    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I1_O)        0.152     3.691 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.365    D_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         3.743     9.108 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.108    D[0]
    N5                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.056ns  (logic 5.152ns (56.887%)  route 3.904ns (43.113%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  z_IBUF_inst/O
                         net (fo=8, routed)           2.038     3.541    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I0_O)        0.124     3.665 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.866     5.531    D_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.524     9.056 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.056    D[4]
    N7                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.541ns (56.320%)  route 1.195ns (43.680%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  z_IBUF_inst/O
                         net (fo=8, routed)           0.790     1.061    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I0_O)        0.045     1.106 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.511    D_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         1.225     2.736 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.736    D[4]
    N7                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.618ns (59.125%)  route 1.119ns (40.875%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  z_IBUF_inst/O
                         net (fo=8, routed)           0.791     1.062    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I1_O)        0.044     1.106 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.434    D_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         1.304     2.737 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.737    D[0]
    N5                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.545ns (55.572%)  route 1.235ns (44.428%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  z_IBUF_inst/O
                         net (fo=8, routed)           0.903     1.174    z_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.219 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.551    D_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         1.229     2.779 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.779    D[2]
    M3                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.558ns (54.763%)  route 1.287ns (45.237%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  z_IBUF_inst/O
                         net (fo=8, routed)           0.791     1.062    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.107 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.603    D_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         1.242     2.845 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.845    D[1]
    M1                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.545ns (53.243%)  route 1.357ns (46.757%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  z_IBUF_inst/O
                         net (fo=8, routed)           1.020     1.291    z_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I2_O)        0.045     1.336 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.673    D_OBUF[6]
    M4                   OBUF (Prop_obuf_I_O)         1.229     2.902 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.902    D[6]
    M4                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.626ns (55.802%)  route 1.288ns (44.198%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  z_IBUF_inst/O
                         net (fo=8, routed)           0.790     1.061    z_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.106 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.604    D_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         1.310     2.914 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.914    D[5]
    M2                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.600ns (54.643%)  route 1.328ns (45.357%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  z_IBUF_inst/O
                         net (fo=8, routed)           0.903     1.174    z_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I1_O)        0.042     1.216 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.641    D_OBUF[3]
    M7                   OBUF (Prop_obuf_I_O)         1.287     2.929 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.929    D[3]
    M7                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.124ns  (logic 1.620ns (51.843%)  route 1.505ns (48.157%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    W3                   IBUF (Prop_ibuf_I_O)         0.282     0.282 r  y_IBUF_inst/O
                         net (fo=8, routed)           1.011     1.293    y_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I0_O)        0.043     1.336 r  D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.493     1.829    D_OBUF[7]
    L4                   OBUF (Prop_obuf_I_O)         1.295     3.124 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.124    D[7]
    L4                                                                r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------





