{"vcs1":{"timestamp_begin":1682285700.715591694, "rt":0.84, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1682285701.615751299, "rt":1.36, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682285703.028837127, "rt":1.61, "ut":0.07, "st":1.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682285700.443914078}
{"VCS_COMP_START_TIME": 1682285700.443914078}
{"VCS_COMP_END_TIME": 1682285705.308455252}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340796}}
{"stitch_vcselab": {"peak_mem": 238988}}
