

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KY_KX'
================================================================
* Date:           Mon Oct 30 17:12:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  2.530 us|  2.530 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KY_KX   |      251|      251|        12|          3|          1|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      90|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|     230|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     230|     250|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U18  |ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_2_fu_244_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln51_fu_186_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln52_fu_228_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln56_fu_222_p2                |         +|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_174_p2               |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln52_fu_192_p2               |      icmp|   0|  0|  12|           4|           4|
    |select_ln51_8_fu_206_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln51_fu_198_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  90|          36|          28|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add51_lcssa17_fu_74                     |   9|          2|   32|         64|
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_add51_lcssa17_load     |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten11_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kx_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_ky_load                |   9|          2|    4|          8|
    |gmem_blk_n_R                            |   9|          2|    1|          2|
    |indvar_flatten11_fu_86                  |   9|          2|    7|         14|
    |kx_fu_78                                |   9|          2|    4|          8|
    |ky_fu_82                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 128|         28|   99|        200|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add51_lcssa17_fu_74               |  32|   0|   32|          0|
    |add_ln56_reg_338                  |   5|   0|    5|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_353            |  32|   0|   32|          0|
    |icmp_ln51_reg_334                 |   1|   0|    1|          0|
    |indvar_flatten11_fu_86            |   7|   0|    7|          0|
    |indvar_flatten11_load_reg_329     |   7|   0|    7|          0|
    |input_fm_buffer_2_0_load_reg_358  |  32|   0|   32|          0|
    |kx_fu_78                          |   4|   0|    4|          0|
    |ky_fu_82                          |   4|   0|    4|          0|
    |mul_reg_368                       |  32|   0|   32|          0|
    |icmp_ln51_reg_334                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 230|  32|  167|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_917_p_din0             |  out|   32|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_917_p_din1             |  out|   32|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_917_p_opcode           |  out|    2|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_917_p_dout0            |   in|   32|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_917_p_ce               |  out|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_921_p_din0             |  out|   32|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_921_p_din1             |  out|   32|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_921_p_dout0            |   in|   32|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|grp_fu_921_p_ce               |  out|    1|  ap_ctrl_hs|     conv1_Pipeline_KY_KX|  return value|
|output_fm_buffer_1_load       |   in|   32|     ap_none|  output_fm_buffer_1_load|        scalar|
|m_axi_gmem_AWVALID            |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREADY            |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWADDR             |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWID               |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLEN              |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWSIZE             |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWBURST            |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLOCK             |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWCACHE            |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWPROT             |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWQOS              |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREGION           |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWUSER             |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WVALID             |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WREADY             |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WDATA              |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WSTRB              |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WLAST              |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WID                |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WUSER              |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARVALID            |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREADY            |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARADDR             |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARID               |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLEN              |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARSIZE             |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARBURST            |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLOCK             |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARCACHE            |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARPROT             |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARQOS              |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREGION           |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARUSER             |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RVALID             |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RREADY             |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RDATA              |   in|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RLAST              |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RID                |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RFIFONUM           |   in|    9|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RUSER              |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RRESP              |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BVALID             |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BREADY             |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BRESP              |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BID                |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BUSER              |   in|    1|       m_axi|                     gmem|       pointer|
|sext_ln44                     |   in|   62|     ap_none|                sext_ln44|        scalar|
|select_ln47_2                 |   in|    5|     ap_none|            select_ln47_2|        scalar|
|select_ln47                   |   in|    5|     ap_none|              select_ln47|        scalar|
|add51_lcssa17_out             |  out|   32|      ap_vld|        add51_lcssa17_out|       pointer|
|add51_lcssa17_out_ap_vld      |  out|    1|      ap_vld|        add51_lcssa17_out|       pointer|
|input_fm_buffer_2_0_address0  |  out|   10|   ap_memory|      input_fm_buffer_2_0|         array|
|input_fm_buffer_2_0_ce0       |  out|    1|   ap_memory|      input_fm_buffer_2_0|         array|
|input_fm_buffer_2_0_q0        |   in|   32|   ap_memory|      input_fm_buffer_2_0|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add51_lcssa17 = alloca i32 1"   --->   Operation 15 'alloca' 'add51_lcssa17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 16 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 17 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln47_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln47"   --->   Operation 19 'read' 'select_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln47_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln47_2"   --->   Operation 20 'read' 'select_ln47_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln44_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln44"   --->   Operation 21 'read' 'sext_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_fm_buffer_1_load"   --->   Operation 22 'read' 'output_fm_buffer_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln44_cast = sext i62 %sext_ln44_read"   --->   Operation 23 'sext' 'sext_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kx"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %output_fm_buffer_1_load_read, i32 %add51_lcssa17"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %NIN"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [src/conv1.cpp:51]   --->   Operation 30 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %indvar_flatten11_load, i7 81" [src/conv1.cpp:51]   --->   Operation 31 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc55, void %for.inc58.exitStub" [src/conv1.cpp:51]   --->   Operation 32 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kx_load = load i4 %kx" [src/conv1.cpp:52]   --->   Operation 33 'load' 'kx_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ky_load = load i4 %ky" [src/conv1.cpp:51]   --->   Operation 34 'load' 'ky_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln51 = add i4 %ky_load, i4 1" [src/conv1.cpp:51]   --->   Operation 35 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln52 = icmp_eq  i4 %kx_load, i4 9" [src/conv1.cpp:52]   --->   Operation 36 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i4 0, i4 %kx_load" [src/conv1.cpp:51]   --->   Operation 37 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln51_8 = select i1 %icmp_ln52, i4 %add_ln51, i4 %ky_load" [src/conv1.cpp:51]   --->   Operation 38 'select' 'select_ln51_8' <Predicate = (!icmp_ln51)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %select_ln51_8" [src/conv1.cpp:51]   --->   Operation 39 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.69ns) (grouped into DSP with root node add_ln61)   --->   "%add_ln51_1 = add i5 %zext_ln51, i5 %select_ln47_2_read" [src/conv1.cpp:51]   --->   Operation 40 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%zext_ln61 = zext i5 %add_ln51_1" [src/conv1.cpp:61]   --->   Operation 41 'zext' 'zext_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i10 %zext_ln61, i10 25" [src/conv1.cpp:61]   --->   Operation 42 'mul' 'mul_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kx_cast = zext i4 %select_ln51" [src/conv1.cpp:51]   --->   Operation 43 'zext' 'kx_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln56 = add i5 %kx_cast, i5 %select_ln47_read" [src/conv1.cpp:56]   --->   Operation 44 'add' 'add_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %select_ln51, i4 1" [src/conv1.cpp:52]   --->   Operation 45 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln52 = store i4 %select_ln51_8, i4 %ky" [src/conv1.cpp:52]   --->   Operation 46 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln52 = store i4 %add_ln52, i4 %kx" [src/conv1.cpp:52]   --->   Operation 47 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i10 %zext_ln61, i10 25" [src/conv1.cpp:61]   --->   Operation 48 'mul' 'mul_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln51_2 = add i7 %indvar_flatten11_load, i7 1" [src/conv1.cpp:51]   --->   Operation 49 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i10 %zext_ln61, i10 25" [src/conv1.cpp:61]   --->   Operation 50 'mul' 'mul_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i5 %add_ln56" [src/conv1.cpp:61]   --->   Operation 51 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i10 %mul_ln61, i10 %zext_ln61_1" [src/conv1.cpp:61]   --->   Operation 52 'add' 'add_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln52 = store i7 %add_ln51_2, i7 %indvar_flatten11" [src/conv1.cpp:52]   --->   Operation 53 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i10 %mul_ln61, i10 %zext_ln61_1" [src/conv1.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i10 %add_ln61" [src/conv1.cpp:61]   --->   Operation 55 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln61_2" [src/conv1.cpp:61]   --->   Operation 56 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:61]   --->   Operation 57 'load' 'input_fm_buffer_2_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln44_cast" [src/conv1.cpp:51]   --->   Operation 58 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [src/conv1.cpp:61]   --->   Operation 60 'read' 'gmem_addr_read' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:61]   --->   Operation 61 'load' 'input_fm_buffer_2_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:61]   --->   Operation 62 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 63 '%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load'
ST_6 : Operation 63 [3/3] (5.69ns)   --->   "%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:61]   --->   Operation 63 'fmul' 'mul' <Predicate = (!icmp_ln51)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 64 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:61]   --->   Operation 64 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 65 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:61]   --->   Operation 65 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%add51_lcssa17_load = load i32 %add51_lcssa17" [src/conv1.cpp:61]   --->   Operation 66 'load' 'add51_lcssa17_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (1.31ns)   --->   Input mux for Operation 67 '%add = fadd i32 %add51_lcssa17_load, i32 %mul'
ST_9 : Operation 67 [4/4] (5.11ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 67 'fadd' 'add' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%add51_lcssa17_load_1 = load i32 %add51_lcssa17"   --->   Operation 77 'load' 'add51_lcssa17_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_lcssa17_out, i32 %add51_lcssa17_load_1"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 68 [3/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 69 [2/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KY_KX_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:52]   --->   Operation 73 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln52 = store i32 %add, i32 %add51_lcssa17" [src/conv1.cpp:52]   --->   Operation 75 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln52 = br void %NIN" [src/conv1.cpp:52]   --->   Operation 76 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_fm_buffer_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln47_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add51_lcssa17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_fm_buffer_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add51_lcssa17                (alloca           ) [ 0111111111111]
kx                           (alloca           ) [ 0100000000000]
ky                           (alloca           ) [ 0100000000000]
indvar_flatten11             (alloca           ) [ 0111000000000]
select_ln47_read             (read             ) [ 0000000000000]
select_ln47_2_read           (read             ) [ 0000000000000]
sext_ln44_read               (read             ) [ 0000000000000]
output_fm_buffer_1_load_read (read             ) [ 0000000000000]
sext_ln44_cast               (sext             ) [ 0111110000000]
specinterface_ln0            (specinterface    ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
br_ln0                       (br               ) [ 0000000000000]
indvar_flatten11_load        (load             ) [ 0011000000000]
icmp_ln51                    (icmp             ) [ 0111111111000]
br_ln51                      (br               ) [ 0000000000000]
kx_load                      (load             ) [ 0000000000000]
ky_load                      (load             ) [ 0000000000000]
add_ln51                     (add              ) [ 0000000000000]
icmp_ln52                    (icmp             ) [ 0000000000000]
select_ln51                  (select           ) [ 0000000000000]
select_ln51_8                (select           ) [ 0000000000000]
zext_ln51                    (zext             ) [ 0000000000000]
add_ln51_1                   (add              ) [ 0000000000000]
zext_ln61                    (zext             ) [ 0011000000000]
kx_cast                      (zext             ) [ 0000000000000]
add_ln56                     (add              ) [ 0011000000000]
add_ln52                     (add              ) [ 0000000000000]
store_ln52                   (store            ) [ 0000000000000]
store_ln52                   (store            ) [ 0000000000000]
add_ln51_2                   (add              ) [ 0000000000000]
mul_ln61                     (mul              ) [ 0100100000000]
zext_ln61_1                  (zext             ) [ 0100100000000]
store_ln52                   (store            ) [ 0000000000000]
add_ln61                     (add              ) [ 0000000000000]
zext_ln61_2                  (zext             ) [ 0000000000000]
input_fm_buffer_2_0_addr     (getelementptr    ) [ 0010010000000]
gmem_addr                    (getelementptr    ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
gmem_addr_read               (read             ) [ 0001001000000]
input_fm_buffer_2_0_load     (load             ) [ 0111001110000]
bitcast_ln61                 (bitcast          ) [ 0110000110000]
mul                          (fmul             ) [ 0111000001111]
add51_lcssa17_load           (load             ) [ 0111000000111]
specloopname_ln0             (specloopname     ) [ 0000000000000]
speclooptripcount_ln0        (speclooptripcount) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
specloopname_ln52            (specloopname     ) [ 0000000000000]
add                          (fadd             ) [ 0000000000000]
store_ln52                   (store            ) [ 0000000000000]
br_ln52                      (br               ) [ 0000000000000]
add51_lcssa17_load_1         (load             ) [ 0000000000000]
write_ln0                    (write            ) [ 0000000000000]
ret_ln0                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_fm_buffer_1_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln44">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln47_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln47">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln47"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add51_lcssa17_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add51_lcssa17_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KY_KX_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="add51_lcssa17_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add51_lcssa17/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kx_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kx/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ky_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ky/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten11_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten11/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="select_ln47_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln47_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln47_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln47_2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln44_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="0" index="1" bw="62" slack="0"/>
<pin id="105" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln44_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_fm_buffer_1_load_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_fm_buffer_1_load_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem_addr_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_fm_buffer_2_0_load/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln44_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="62" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="7" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten11_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten11_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln51_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="kx_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kx_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="ky_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ky_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln51_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln52_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln51_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln51_8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_8/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln51_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="kx_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kx_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln56_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln52_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln52_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln52_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln51_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="2"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln61_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="2"/>
<pin id="251" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln52_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="2"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln61_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="gmem_addr_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="4"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bitcast_ln61_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add51_lcssa17_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="8"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add51_lcssa17_load/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln52_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="11"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add51_lcssa17_load_1_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="8"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add51_lcssa17_load_1/9 "/>
</bind>
</comp>

<comp id="284" class="1007" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="0" index="3" bw="5" slack="0"/>
<pin id="289" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln51_1/1 zext_ln61/1 mul_ln61/1 add_ln61/3 "/>
</bind>
</comp>

<comp id="295" class="1005" name="add51_lcssa17_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add51_lcssa17 "/>
</bind>
</comp>

<comp id="303" class="1005" name="kx_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kx "/>
</bind>
</comp>

<comp id="310" class="1005" name="ky_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ky "/>
</bind>
</comp>

<comp id="317" class="1005" name="indvar_flatten11_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten11 "/>
</bind>
</comp>

<comp id="324" class="1005" name="sext_ln44_cast_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="4"/>
<pin id="326" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln44_cast "/>
</bind>
</comp>

<comp id="329" class="1005" name="indvar_flatten11_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="2"/>
<pin id="331" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten11_load "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln51_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="338" class="1005" name="add_ln56_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="2"/>
<pin id="340" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="343" class="1005" name="zext_ln61_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="input_fm_buffer_2_0_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem_addr_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="input_fm_buffer_2_0_load_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_load "/>
</bind>
</comp>

<comp id="363" class="1005" name="bitcast_ln61_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="368" class="1005" name="mul_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="373" class="1005" name="add51_lcssa17_load_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_lcssa17_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="150"><net_src comp="102" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="108" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="180" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="180" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="192" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="186" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="183" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="198" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="90" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="198" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="206" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="228" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="261" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="279"><net_src comp="139" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="290"><net_src comp="214" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="96" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="249" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="294"><net_src comp="284" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="298"><net_src comp="74" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="306"><net_src comp="78" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="313"><net_src comp="82" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="320"><net_src comp="86" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="327"><net_src comp="147" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="332"><net_src comp="171" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="337"><net_src comp="174" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="222" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="346"><net_src comp="249" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="351"><net_src comp="126" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="356"><net_src comp="114" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="361"><net_src comp="133" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="366"><net_src comp="267" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="371"><net_src comp="143" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="376"><net_src comp="271" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: add51_lcssa17_out | {9 }
	Port: input_fm_buffer_2_0 | {}
 - Input state : 
	Port: conv1_Pipeline_KY_KX : output_fm_buffer_1_load | {1 }
	Port: conv1_Pipeline_KY_KX : gmem | {5 }
	Port: conv1_Pipeline_KY_KX : sext_ln44 | {1 }
	Port: conv1_Pipeline_KY_KX : select_ln47_2 | {1 }
	Port: conv1_Pipeline_KY_KX : select_ln47 | {1 }
	Port: conv1_Pipeline_KY_KX : input_fm_buffer_2_0 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten11_load : 1
		icmp_ln51 : 2
		br_ln51 : 3
		kx_load : 1
		ky_load : 1
		add_ln51 : 2
		icmp_ln52 : 2
		select_ln51 : 3
		select_ln51_8 : 3
		zext_ln51 : 4
		add_ln51_1 : 5
		zext_ln61 : 6
		mul_ln61 : 7
		kx_cast : 4
		add_ln56 : 5
		add_ln52 : 4
		store_ln52 : 4
		store_ln52 : 5
	State 2
	State 3
		add_ln61 : 1
		store_ln52 : 1
	State 4
		zext_ln61_2 : 1
		input_fm_buffer_2_0_addr : 2
		input_fm_buffer_2_0_load : 3
	State 5
		gmem_addr_read : 1
	State 6
		mul : 1
	State 7
	State 8
	State 9
		add : 1
		write_ln0 : 1
	State 10
	State 11
	State 12
		store_ln52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_139                |    2    |   227   |   214   |
|----------|------------------------------------------|---------|---------|---------|
|   fmul   |                grp_fu_143                |    3    |   128   |   135   |
|----------|------------------------------------------|---------|---------|---------|
|          |              add_ln51_fu_186             |    0    |    0    |    12   |
|    add   |              add_ln56_fu_222             |    0    |    0    |    12   |
|          |              add_ln52_fu_228             |    0    |    0    |    12   |
|          |             add_ln51_2_fu_244            |    0    |    0    |    14   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln51_fu_174             |    0    |    0    |    14   |
|          |             icmp_ln52_fu_192             |    0    |    0    |    12   |
|----------|------------------------------------------|---------|---------|---------|
|  select  |            select_ln51_fu_198            |    0    |    0    |    4    |
|          |           select_ln51_8_fu_206           |    0    |    0    |    4    |
|----------|------------------------------------------|---------|---------|---------|
| addmuladd|                grp_fu_284                |    1    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |        select_ln47_read_read_fu_90       |    0    |    0    |    0    |
|          |       select_ln47_2_read_read_fu_96      |    0    |    0    |    0    |
|   read   |        sext_ln44_read_read_fu_102        |    0    |    0    |    0    |
|          | output_fm_buffer_1_load_read_read_fu_108 |    0    |    0    |    0    |
|          |        gmem_addr_read_read_fu_114        |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_119          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   sext   |           sext_ln44_cast_fu_147          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             zext_ln51_fu_214             |    0    |    0    |    0    |
|   zext   |              kx_cast_fu_218              |    0    |    0    |    0    |
|          |            zext_ln61_1_fu_249            |    0    |    0    |    0    |
|          |            zext_ln61_2_fu_257            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    6    |   355   |   433   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   add51_lcssa17_load_reg_373   |   32   |
|      add51_lcssa17_reg_295     |   32   |
|        add_ln56_reg_338        |    5   |
|      bitcast_ln61_reg_363      |   32   |
|     gmem_addr_read_reg_353     |   32   |
|        icmp_ln51_reg_334       |    1   |
|  indvar_flatten11_load_reg_329 |    7   |
|    indvar_flatten11_reg_317    |    7   |
|input_fm_buffer_2_0_addr_reg_348|   10   |
|input_fm_buffer_2_0_load_reg_358|   32   |
|           kx_reg_303           |    4   |
|           ky_reg_310           |    4   |
|           mul_reg_368          |   32   |
|     sext_ln44_cast_reg_324     |   64   |
|       zext_ln61_1_reg_343      |   10   |
+--------------------------------+--------+
|              Total             |   304  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_139    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_143    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_284    |  p1  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   158  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   355  |   433  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   659  |   469  |
+-----------+--------+--------+--------+--------+
