command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2594110	File	/home/p4ultr4n/workplace/ReVeal/raw_code/do_interrupt_1.c								
ANR	2594111	Function	do_interrupt	1:0:0:3563							
ANR	2594112	FunctionDef	do_interrupt (CPUARMState * env)		2594111	0					
ANR	2594113	CompoundStatement		3:0:37:3563	2594111	0					
ANR	2594114	IdentifierDeclStatement	uint32_t addr ;	5:4:44:57	2594111	0	True				
ANR	2594115	IdentifierDecl	addr		2594111	0					
ANR	2594116	IdentifierDeclType	uint32_t		2594111	0					
ANR	2594117	Identifier	addr		2594111	1					
ANR	2594118	IdentifierDeclStatement	uint32_t mask ;	7:4:64:77	2594111	1	True				
ANR	2594119	IdentifierDecl	mask		2594111	0					
ANR	2594120	IdentifierDeclType	uint32_t		2594111	0					
ANR	2594121	Identifier	mask		2594111	1					
ANR	2594122	IdentifierDeclStatement	int new_mode ;	9:4:84:96	2594111	2	True				
ANR	2594123	IdentifierDecl	new_mode		2594111	0					
ANR	2594124	IdentifierDeclType	int		2594111	0					
ANR	2594125	Identifier	new_mode		2594111	1					
ANR	2594126	IdentifierDeclStatement	uint32_t offset ;	11:4:103:118	2594111	3	True				
ANR	2594127	IdentifierDecl	offset		2594111	0					
ANR	2594128	IdentifierDeclType	uint32_t		2594111	0					
ANR	2594129	Identifier	offset		2594111	1					
ANR	2594130	IfStatement	if ( IS_M ( env ) )		2594111	4					
ANR	2594131	Condition	IS_M ( env )	15:8:131:139	2594111	0	True				
ANR	2594132	CallExpression	IS_M ( env )		2594111	0					
ANR	2594133	Callee	IS_M		2594111	0					
ANR	2594134	Identifier	IS_M		2594111	0					
ANR	2594135	ArgumentList	env		2594111	1					
ANR	2594136	Argument	env		2594111	0					
ANR	2594137	Identifier	env		2594111	0					
ANR	2594138	CompoundStatement		13:19:104:104	2594111	1					
ANR	2594139	ExpressionStatement	do_interrupt_v7m ( env )	17:8:153:174	2594111	0	True				
ANR	2594140	CallExpression	do_interrupt_v7m ( env )		2594111	0					
ANR	2594141	Callee	do_interrupt_v7m		2594111	0					
ANR	2594142	Identifier	do_interrupt_v7m		2594111	0					
ANR	2594143	ArgumentList	env		2594111	1					
ANR	2594144	Argument	env		2594111	0					
ANR	2594145	Identifier	env		2594111	0					
ANR	2594146	ReturnStatement	return ;	19:8:185:191	2594111	1	True				
ANR	2594147	SwitchStatement	switch ( env -> exception_index )		2594111	5					
ANR	2594148	Condition	env -> exception_index	25:12:262:281	2594111	0	True				
ANR	2594149	PtrMemberAccess	env -> exception_index		2594111	0					
ANR	2594150	Identifier	env		2594111	0					
ANR	2594151	Identifier	exception_index		2594111	1					
ANR	2594152	CompoundStatement		23:34:246:246	2594111	1					
ANR	2594153	Label	case EXCP_UDEF :	27:4:291:305	2594111	0	True				
ANR	2594154	Identifier	EXCP_UDEF		2594111	0					
ANR	2594155	ExpressionStatement	new_mode = ARM_CPU_MODE_UND	29:8:316:343	2594111	1	True				
ANR	2594156	AssignmentExpression	new_mode = ARM_CPU_MODE_UND		2594111	0		=			
ANR	2594157	Identifier	new_mode		2594111	0					
ANR	2594158	Identifier	ARM_CPU_MODE_UND		2594111	1					
ANR	2594159	ExpressionStatement	addr = 0x04	31:8:354:365	2594111	2	True				
ANR	2594160	AssignmentExpression	addr = 0x04		2594111	0		=			
ANR	2594161	Identifier	addr		2594111	0					
ANR	2594162	PrimaryExpression	0x04		2594111	1					
ANR	2594163	ExpressionStatement	mask = CPSR_I	33:8:376:389	2594111	3	True				
ANR	2594164	AssignmentExpression	mask = CPSR_I		2594111	0		=			
ANR	2594165	Identifier	mask		2594111	0					
ANR	2594166	Identifier	CPSR_I		2594111	1					
ANR	2594167	IfStatement	if ( env -> thumb )		2594111	4					
ANR	2594168	Condition	env -> thumb	35:12:404:413	2594111	0	True				
ANR	2594169	PtrMemberAccess	env -> thumb		2594111	0					
ANR	2594170	Identifier	env		2594111	0					
ANR	2594171	Identifier	thumb		2594111	1					
ANR	2594172	ExpressionStatement	offset = 2	37:12:429:439	2594111	1	True				
ANR	2594173	AssignmentExpression	offset = 2		2594111	0		=			
ANR	2594174	Identifier	offset		2594111	0					
ANR	2594175	PrimaryExpression	2		2594111	1					
ANR	2594176	ElseStatement	else		2594111	0					
ANR	2594177	ExpressionStatement	offset = 4	41:12:468:478	2594111	0	True				
ANR	2594178	AssignmentExpression	offset = 4		2594111	0		=			
ANR	2594179	Identifier	offset		2594111	0					
ANR	2594180	PrimaryExpression	4		2594111	1					
ANR	2594181	BreakStatement	break ;	43:8:489:494	2594111	5	True				
ANR	2594182	Label	case EXCP_SWI :	45:4:501:514	2594111	6	True				
ANR	2594183	Identifier	EXCP_SWI		2594111	0					
ANR	2594184	IfStatement	if ( semihosting_enabled )		2594111	7					
ANR	2594185	Condition	semihosting_enabled	47:12:529:547	2594111	0	True				
ANR	2594186	Identifier	semihosting_enabled		2594111	0					
ANR	2594187	CompoundStatement		45:33:512:512	2594111	1					
ANR	2594188	IfStatement	if ( env -> thumb )		2594111	0					
ANR	2594189	Condition	env -> thumb	51:16:622:631	2594111	0	True				
ANR	2594190	PtrMemberAccess	env -> thumb		2594111	0					
ANR	2594191	Identifier	env		2594111	0					
ANR	2594192	Identifier	thumb		2594111	1					
ANR	2594193	CompoundStatement		49:28:596:596	2594111	1					
ANR	2594194	ExpressionStatement	mask = lduw_code ( env -> regs [ 15 ] - 2 ) & 0xff	53:16:653:695	2594111	0	True				
ANR	2594195	AssignmentExpression	mask = lduw_code ( env -> regs [ 15 ] - 2 ) & 0xff		2594111	0		=			
ANR	2594196	Identifier	mask		2594111	0					
ANR	2594197	BitAndExpression	lduw_code ( env -> regs [ 15 ] - 2 ) & 0xff		2594111	1		&			
ANR	2594198	CallExpression	lduw_code ( env -> regs [ 15 ] - 2 )		2594111	0					
ANR	2594199	Callee	lduw_code		2594111	0					
ANR	2594200	Identifier	lduw_code		2594111	0					
ANR	2594201	ArgumentList	env -> regs [ 15 ] - 2		2594111	1					
ANR	2594202	Argument	env -> regs [ 15 ] - 2		2594111	0					
ANR	2594203	AdditiveExpression	env -> regs [ 15 ] - 2		2594111	0		-			
ANR	2594204	ArrayIndexing	env -> regs [ 15 ]		2594111	0					
ANR	2594205	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594206	Identifier	env		2594111	0					
ANR	2594207	Identifier	regs		2594111	1					
ANR	2594208	PrimaryExpression	15		2594111	1					
ANR	2594209	PrimaryExpression	2		2594111	1					
ANR	2594210	PrimaryExpression	0xff		2594111	1					
ANR	2594211	ElseStatement	else		2594111	0					
ANR	2594212	CompoundStatement		53:19:679:679	2594111	0					
ANR	2594213	ExpressionStatement	mask = ldl_code ( env -> regs [ 15 ] - 4 ) & 0xffffff	57:16:736:781	2594111	0	True				
ANR	2594214	AssignmentExpression	mask = ldl_code ( env -> regs [ 15 ] - 4 ) & 0xffffff		2594111	0		=			
ANR	2594215	Identifier	mask		2594111	0					
ANR	2594216	BitAndExpression	ldl_code ( env -> regs [ 15 ] - 4 ) & 0xffffff		2594111	1		&			
ANR	2594217	CallExpression	ldl_code ( env -> regs [ 15 ] - 4 )		2594111	0					
ANR	2594218	Callee	ldl_code		2594111	0					
ANR	2594219	Identifier	ldl_code		2594111	0					
ANR	2594220	ArgumentList	env -> regs [ 15 ] - 4		2594111	1					
ANR	2594221	Argument	env -> regs [ 15 ] - 4		2594111	0					
ANR	2594222	AdditiveExpression	env -> regs [ 15 ] - 4		2594111	0		-			
ANR	2594223	ArrayIndexing	env -> regs [ 15 ]		2594111	0					
ANR	2594224	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594225	Identifier	env		2594111	0					
ANR	2594226	Identifier	regs		2594111	1					
ANR	2594227	PrimaryExpression	15		2594111	1					
ANR	2594228	PrimaryExpression	4		2594111	1					
ANR	2594229	PrimaryExpression	0xffffff		2594111	1					
ANR	2594230	IfStatement	if ( ( ( mask == 0x123456 && ! env -> thumb ) || ( mask == 0xab && env -> thumb ) ) && ( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR )		2594111	1					
ANR	2594231	Condition	( ( mask == 0x123456 && ! env -> thumb ) || ( mask == 0xab && env -> thumb ) ) && ( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR	65:16:934:1093	2594111	0	True				
ANR	2594232	AndExpression	( ( mask == 0x123456 && ! env -> thumb ) || ( mask == 0xab && env -> thumb ) ) && ( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR		2594111	0		&&			
ANR	2594233	OrExpression	( mask == 0x123456 && ! env -> thumb ) || ( mask == 0xab && env -> thumb )		2594111	0		||			
ANR	2594234	AndExpression	mask == 0x123456 && ! env -> thumb		2594111	0		&&			
ANR	2594235	EqualityExpression	mask == 0x123456		2594111	0		==			
ANR	2594236	Identifier	mask		2594111	0					
ANR	2594237	PrimaryExpression	0x123456		2594111	1					
ANR	2594238	UnaryOperationExpression	! env -> thumb		2594111	1					
ANR	2594239	UnaryOperator	!		2594111	0					
ANR	2594240	PtrMemberAccess	env -> thumb		2594111	1					
ANR	2594241	Identifier	env		2594111	0					
ANR	2594242	Identifier	thumb		2594111	1					
ANR	2594243	AndExpression	mask == 0xab && env -> thumb		2594111	1		&&			
ANR	2594244	EqualityExpression	mask == 0xab		2594111	0		==			
ANR	2594245	Identifier	mask		2594111	0					
ANR	2594246	PrimaryExpression	0xab		2594111	1					
ANR	2594247	PtrMemberAccess	env -> thumb		2594111	1					
ANR	2594248	Identifier	env		2594111	0					
ANR	2594249	Identifier	thumb		2594111	1					
ANR	2594250	EqualityExpression	( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR		2594111	1		!=			
ANR	2594251	BitAndExpression	env -> uncached_cpsr & CPSR_M		2594111	0		&			
ANR	2594252	PtrMemberAccess	env -> uncached_cpsr		2594111	0					
ANR	2594253	Identifier	env		2594111	0					
ANR	2594254	Identifier	uncached_cpsr		2594111	1					
ANR	2594255	Identifier	CPSR_M		2594111	1					
ANR	2594256	Identifier	ARM_CPU_MODE_USR		2594111	1					
ANR	2594257	CompoundStatement		67:72:1058:1058	2594111	1					
ANR	2594258	ExpressionStatement	env -> regs [ 0 ] = do_arm_semihosting ( env )	71:16:1115:1153	2594111	0	True				
ANR	2594259	AssignmentExpression	env -> regs [ 0 ] = do_arm_semihosting ( env )		2594111	0		=			
ANR	2594260	ArrayIndexing	env -> regs [ 0 ]		2594111	0					
ANR	2594261	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594262	Identifier	env		2594111	0					
ANR	2594263	Identifier	regs		2594111	1					
ANR	2594264	PrimaryExpression	0		2594111	1					
ANR	2594265	CallExpression	do_arm_semihosting ( env )		2594111	1					
ANR	2594266	Callee	do_arm_semihosting		2594111	0					
ANR	2594267	Identifier	do_arm_semihosting		2594111	0					
ANR	2594268	ArgumentList	env		2594111	1					
ANR	2594269	Argument	env		2594111	0					
ANR	2594270	Identifier	env		2594111	0					
ANR	2594271	ReturnStatement	return ;	73:16:1172:1178	2594111	1	True				
ANR	2594272	ExpressionStatement	new_mode = ARM_CPU_MODE_SVC	79:8:1215:1242	2594111	8	True				
ANR	2594273	AssignmentExpression	new_mode = ARM_CPU_MODE_SVC		2594111	0		=			
ANR	2594274	Identifier	new_mode		2594111	0					
ANR	2594275	Identifier	ARM_CPU_MODE_SVC		2594111	1					
ANR	2594276	ExpressionStatement	addr = 0x08	81:8:1253:1264	2594111	9	True				
ANR	2594277	AssignmentExpression	addr = 0x08		2594111	0		=			
ANR	2594278	Identifier	addr		2594111	0					
ANR	2594279	PrimaryExpression	0x08		2594111	1					
ANR	2594280	ExpressionStatement	mask = CPSR_I	83:8:1275:1288	2594111	10	True				
ANR	2594281	AssignmentExpression	mask = CPSR_I		2594111	0		=			
ANR	2594282	Identifier	mask		2594111	0					
ANR	2594283	Identifier	CPSR_I		2594111	1					
ANR	2594284	ExpressionStatement	offset = 0	87:8:1362:1372	2594111	11	True				
ANR	2594285	AssignmentExpression	offset = 0		2594111	0		=			
ANR	2594286	Identifier	offset		2594111	0					
ANR	2594287	PrimaryExpression	0		2594111	1					
ANR	2594288	BreakStatement	break ;	89:8:1383:1388	2594111	12	True				
ANR	2594289	Label	case EXCP_BKPT :	91:4:1395:1409	2594111	13	True				
ANR	2594290	Identifier	EXCP_BKPT		2594111	0					
ANR	2594291	IfStatement	if ( env -> thumb && semihosting_enabled )		2594111	14					
ANR	2594292	Condition	env -> thumb && semihosting_enabled	95:12:1478:1510	2594111	0	True				
ANR	2594293	AndExpression	env -> thumb && semihosting_enabled		2594111	0		&&			
ANR	2594294	PtrMemberAccess	env -> thumb		2594111	0					
ANR	2594295	Identifier	env		2594111	0					
ANR	2594296	Identifier	thumb		2594111	1					
ANR	2594297	Identifier	semihosting_enabled		2594111	1					
ANR	2594298	CompoundStatement		93:47:1475:1475	2594111	1					
ANR	2594299	ExpressionStatement	mask = lduw_code ( env -> regs [ 15 ] ) & 0xff	97:12:1528:1566	2594111	0	True				
ANR	2594300	AssignmentExpression	mask = lduw_code ( env -> regs [ 15 ] ) & 0xff		2594111	0		=			
ANR	2594301	Identifier	mask		2594111	0					
ANR	2594302	BitAndExpression	lduw_code ( env -> regs [ 15 ] ) & 0xff		2594111	1		&			
ANR	2594303	CallExpression	lduw_code ( env -> regs [ 15 ] )		2594111	0					
ANR	2594304	Callee	lduw_code		2594111	0					
ANR	2594305	Identifier	lduw_code		2594111	0					
ANR	2594306	ArgumentList	env -> regs [ 15 ]		2594111	1					
ANR	2594307	Argument	env -> regs [ 15 ]		2594111	0					
ANR	2594308	ArrayIndexing	env -> regs [ 15 ]		2594111	0					
ANR	2594309	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594310	Identifier	env		2594111	0					
ANR	2594311	Identifier	regs		2594111	1					
ANR	2594312	PrimaryExpression	15		2594111	1					
ANR	2594313	PrimaryExpression	0xff		2594111	1					
ANR	2594314	IfStatement	if ( mask == 0xab && ( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR )		2594111	1					
ANR	2594315	Condition	mask == 0xab && ( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR	99:16:1585:1668	2594111	0	True				
ANR	2594316	AndExpression	mask == 0xab && ( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR		2594111	0		&&			
ANR	2594317	EqualityExpression	mask == 0xab		2594111	0		==			
ANR	2594318	Identifier	mask		2594111	0					
ANR	2594319	PrimaryExpression	0xab		2594111	1					
ANR	2594320	EqualityExpression	( env -> uncached_cpsr & CPSR_M ) != ARM_CPU_MODE_USR		2594111	1		!=			
ANR	2594321	BitAndExpression	env -> uncached_cpsr & CPSR_M		2594111	0		&			
ANR	2594322	PtrMemberAccess	env -> uncached_cpsr		2594111	0					
ANR	2594323	Identifier	env		2594111	0					
ANR	2594324	Identifier	uncached_cpsr		2594111	1					
ANR	2594325	Identifier	CPSR_M		2594111	1					
ANR	2594326	Identifier	ARM_CPU_MODE_USR		2594111	1					
ANR	2594327	CompoundStatement		99:72:1633:1633	2594111	1					
ANR	2594328	ExpressionStatement	env -> regs [ 15 ] += 2	103:16:1690:1708	2594111	0	True				
ANR	2594329	AssignmentExpression	env -> regs [ 15 ] += 2		2594111	0		+=			
ANR	2594330	ArrayIndexing	env -> regs [ 15 ]		2594111	0					
ANR	2594331	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594332	Identifier	env		2594111	0					
ANR	2594333	Identifier	regs		2594111	1					
ANR	2594334	PrimaryExpression	15		2594111	1					
ANR	2594335	PrimaryExpression	2		2594111	1					
ANR	2594336	ExpressionStatement	env -> regs [ 0 ] = do_arm_semihosting ( env )	105:16:1727:1765	2594111	1	True				
ANR	2594337	AssignmentExpression	env -> regs [ 0 ] = do_arm_semihosting ( env )		2594111	0		=			
ANR	2594338	ArrayIndexing	env -> regs [ 0 ]		2594111	0					
ANR	2594339	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594340	Identifier	env		2594111	0					
ANR	2594341	Identifier	regs		2594111	1					
ANR	2594342	PrimaryExpression	0		2594111	1					
ANR	2594343	CallExpression	do_arm_semihosting ( env )		2594111	1					
ANR	2594344	Callee	do_arm_semihosting		2594111	0					
ANR	2594345	Identifier	do_arm_semihosting		2594111	0					
ANR	2594346	ArgumentList	env		2594111	1					
ANR	2594347	Argument	env		2594111	0					
ANR	2594348	Identifier	env		2594111	0					
ANR	2594349	ReturnStatement	return ;	107:16:1784:1790	2594111	2	True				
ANR	2594350	ExpressionStatement	env -> cp15 . c5_insn = 2	113:8:1827:1848	2594111	15	True				
ANR	2594351	AssignmentExpression	env -> cp15 . c5_insn = 2		2594111	0		=			
ANR	2594352	MemberAccess	env -> cp15 . c5_insn		2594111	0					
ANR	2594353	PtrMemberAccess	env -> cp15		2594111	0					
ANR	2594354	Identifier	env		2594111	0					
ANR	2594355	Identifier	cp15		2594111	1					
ANR	2594356	Identifier	c5_insn		2594111	1					
ANR	2594357	PrimaryExpression	2		2594111	1					
ANR	2594358	Label	case EXCP_PREFETCH_ABORT :	117:4:1903:1927	2594111	16	True				
ANR	2594359	Identifier	EXCP_PREFETCH_ABORT		2594111	0					
ANR	2594360	ExpressionStatement	new_mode = ARM_CPU_MODE_ABT	119:8:1938:1965	2594111	17	True				
ANR	2594361	AssignmentExpression	new_mode = ARM_CPU_MODE_ABT		2594111	0		=			
ANR	2594362	Identifier	new_mode		2594111	0					
ANR	2594363	Identifier	ARM_CPU_MODE_ABT		2594111	1					
ANR	2594364	ExpressionStatement	addr = 0x0c	121:8:1976:1987	2594111	18	True				
ANR	2594365	AssignmentExpression	addr = 0x0c		2594111	0		=			
ANR	2594366	Identifier	addr		2594111	0					
ANR	2594367	PrimaryExpression	0x0c		2594111	1					
ANR	2594368	ExpressionStatement	mask = CPSR_A | CPSR_I	123:8:1998:2020	2594111	19	True				
ANR	2594369	AssignmentExpression	mask = CPSR_A | CPSR_I		2594111	0		=			
ANR	2594370	Identifier	mask		2594111	0					
ANR	2594371	InclusiveOrExpression	CPSR_A | CPSR_I		2594111	1		|			
ANR	2594372	Identifier	CPSR_A		2594111	0					
ANR	2594373	Identifier	CPSR_I		2594111	1					
ANR	2594374	ExpressionStatement	offset = 4	125:8:2031:2041	2594111	20	True				
ANR	2594375	AssignmentExpression	offset = 4		2594111	0		=			
ANR	2594376	Identifier	offset		2594111	0					
ANR	2594377	PrimaryExpression	4		2594111	1					
ANR	2594378	BreakStatement	break ;	127:8:2052:2057	2594111	21	True				
ANR	2594379	Label	case EXCP_DATA_ABORT :	129:4:2064:2084	2594111	22	True				
ANR	2594380	Identifier	EXCP_DATA_ABORT		2594111	0					
ANR	2594381	ExpressionStatement	new_mode = ARM_CPU_MODE_ABT	131:8:2095:2122	2594111	23	True				
ANR	2594382	AssignmentExpression	new_mode = ARM_CPU_MODE_ABT		2594111	0		=			
ANR	2594383	Identifier	new_mode		2594111	0					
ANR	2594384	Identifier	ARM_CPU_MODE_ABT		2594111	1					
ANR	2594385	ExpressionStatement	addr = 0x10	133:8:2133:2144	2594111	24	True				
ANR	2594386	AssignmentExpression	addr = 0x10		2594111	0		=			
ANR	2594387	Identifier	addr		2594111	0					
ANR	2594388	PrimaryExpression	0x10		2594111	1					
ANR	2594389	ExpressionStatement	mask = CPSR_A | CPSR_I	135:8:2155:2177	2594111	25	True				
ANR	2594390	AssignmentExpression	mask = CPSR_A | CPSR_I		2594111	0		=			
ANR	2594391	Identifier	mask		2594111	0					
ANR	2594392	InclusiveOrExpression	CPSR_A | CPSR_I		2594111	1		|			
ANR	2594393	Identifier	CPSR_A		2594111	0					
ANR	2594394	Identifier	CPSR_I		2594111	1					
ANR	2594395	ExpressionStatement	offset = 8	137:8:2188:2198	2594111	26	True				
ANR	2594396	AssignmentExpression	offset = 8		2594111	0		=			
ANR	2594397	Identifier	offset		2594111	0					
ANR	2594398	PrimaryExpression	8		2594111	1					
ANR	2594399	BreakStatement	break ;	139:8:2209:2214	2594111	27	True				
ANR	2594400	Label	case EXCP_IRQ :	141:4:2221:2234	2594111	28	True				
ANR	2594401	Identifier	EXCP_IRQ		2594111	0					
ANR	2594402	ExpressionStatement	new_mode = ARM_CPU_MODE_IRQ	143:8:2245:2272	2594111	29	True				
ANR	2594403	AssignmentExpression	new_mode = ARM_CPU_MODE_IRQ		2594111	0		=			
ANR	2594404	Identifier	new_mode		2594111	0					
ANR	2594405	Identifier	ARM_CPU_MODE_IRQ		2594111	1					
ANR	2594406	ExpressionStatement	addr = 0x18	145:8:2283:2294	2594111	30	True				
ANR	2594407	AssignmentExpression	addr = 0x18		2594111	0		=			
ANR	2594408	Identifier	addr		2594111	0					
ANR	2594409	PrimaryExpression	0x18		2594111	1					
ANR	2594410	ExpressionStatement	mask = CPSR_A | CPSR_I	149:8:2360:2382	2594111	31	True				
ANR	2594411	AssignmentExpression	mask = CPSR_A | CPSR_I		2594111	0		=			
ANR	2594412	Identifier	mask		2594111	0					
ANR	2594413	InclusiveOrExpression	CPSR_A | CPSR_I		2594111	1		|			
ANR	2594414	Identifier	CPSR_A		2594111	0					
ANR	2594415	Identifier	CPSR_I		2594111	1					
ANR	2594416	ExpressionStatement	offset = 4	151:8:2393:2403	2594111	32	True				
ANR	2594417	AssignmentExpression	offset = 4		2594111	0		=			
ANR	2594418	Identifier	offset		2594111	0					
ANR	2594419	PrimaryExpression	4		2594111	1					
ANR	2594420	BreakStatement	break ;	153:8:2414:2419	2594111	33	True				
ANR	2594421	Label	case EXCP_FIQ :	155:4:2426:2439	2594111	34	True				
ANR	2594422	Identifier	EXCP_FIQ		2594111	0					
ANR	2594423	ExpressionStatement	new_mode = ARM_CPU_MODE_FIQ	157:8:2450:2477	2594111	35	True				
ANR	2594424	AssignmentExpression	new_mode = ARM_CPU_MODE_FIQ		2594111	0		=			
ANR	2594425	Identifier	new_mode		2594111	0					
ANR	2594426	Identifier	ARM_CPU_MODE_FIQ		2594111	1					
ANR	2594427	ExpressionStatement	addr = 0x1c	159:8:2488:2499	2594111	36	True				
ANR	2594428	AssignmentExpression	addr = 0x1c		2594111	0		=			
ANR	2594429	Identifier	addr		2594111	0					
ANR	2594430	PrimaryExpression	0x1c		2594111	1					
ANR	2594431	ExpressionStatement	mask = CPSR_A | CPSR_I | CPSR_F	163:8:2570:2601	2594111	37	True				
ANR	2594432	AssignmentExpression	mask = CPSR_A | CPSR_I | CPSR_F		2594111	0		=			
ANR	2594433	Identifier	mask		2594111	0					
ANR	2594434	InclusiveOrExpression	CPSR_A | CPSR_I | CPSR_F		2594111	1		|			
ANR	2594435	Identifier	CPSR_A		2594111	0					
ANR	2594436	InclusiveOrExpression	CPSR_I | CPSR_F		2594111	1		|			
ANR	2594437	Identifier	CPSR_I		2594111	0					
ANR	2594438	Identifier	CPSR_F		2594111	1					
ANR	2594439	ExpressionStatement	offset = 4	165:8:2612:2622	2594111	38	True				
ANR	2594440	AssignmentExpression	offset = 4		2594111	0		=			
ANR	2594441	Identifier	offset		2594111	0					
ANR	2594442	PrimaryExpression	4		2594111	1					
ANR	2594443	BreakStatement	break ;	167:8:2633:2638	2594111	39	True				
ANR	2594444	Label	default :	169:4:2645:2652	2594111	40	True				
ANR	2594445	Identifier	default		2594111	0					
ANR	2594446	ExpressionStatement	"cpu_abort ( env , ""Unhandled exception 0x%x\\n"" , env -> exception_index )"	171:8:2663:2729	2594111	41	True				
ANR	2594447	CallExpression	"cpu_abort ( env , ""Unhandled exception 0x%x\\n"" , env -> exception_index )"		2594111	0					
ANR	2594448	Callee	cpu_abort		2594111	0					
ANR	2594449	Identifier	cpu_abort		2594111	0					
ANR	2594450	ArgumentList	env		2594111	1					
ANR	2594451	Argument	env		2594111	0					
ANR	2594452	Identifier	env		2594111	0					
ANR	2594453	Argument	"""Unhandled exception 0x%x\\n"""		2594111	1					
ANR	2594454	PrimaryExpression	"""Unhandled exception 0x%x\\n"""		2594111	0					
ANR	2594455	Argument	env -> exception_index		2594111	2					
ANR	2594456	PtrMemberAccess	env -> exception_index		2594111	0					
ANR	2594457	Identifier	env		2594111	0					
ANR	2594458	Identifier	exception_index		2594111	1					
ANR	2594459	ReturnStatement	return ;	173:8:2740:2746	2594111	42	True				
ANR	2594460	IfStatement	if ( env -> cp15 . c1_sys & ( 1 << 13 ) )		2594111	6					
ANR	2594461	Condition	env -> cp15 . c1_sys & ( 1 << 13 )	179:8:2834:2861	2594111	0	True				
ANR	2594462	BitAndExpression	env -> cp15 . c1_sys & ( 1 << 13 )		2594111	0		&			
ANR	2594463	MemberAccess	env -> cp15 . c1_sys		2594111	0					
ANR	2594464	PtrMemberAccess	env -> cp15		2594111	0					
ANR	2594465	Identifier	env		2594111	0					
ANR	2594466	Identifier	cp15		2594111	1					
ANR	2594467	Identifier	c1_sys		2594111	1					
ANR	2594468	ShiftExpression	1 << 13		2594111	1		<<			
ANR	2594469	PrimaryExpression	1		2594111	0					
ANR	2594470	PrimaryExpression	13		2594111	1					
ANR	2594471	CompoundStatement		177:38:2826:2826	2594111	1					
ANR	2594472	ExpressionStatement	addr += 0xffff0000	181:8:2875:2893	2594111	0	True				
ANR	2594473	AssignmentExpression	addr += 0xffff0000		2594111	0		+=			
ANR	2594474	Identifier	addr		2594111	0					
ANR	2594475	PrimaryExpression	0xffff0000		2594111	1					
ANR	2594476	ExpressionStatement	"switch_mode ( env , new_mode )"	185:4:2907:2934	2594111	7	True				
ANR	2594477	CallExpression	"switch_mode ( env , new_mode )"		2594111	0					
ANR	2594478	Callee	switch_mode		2594111	0					
ANR	2594479	Identifier	switch_mode		2594111	0					
ANR	2594480	ArgumentList	env		2594111	1					
ANR	2594481	Argument	env		2594111	0					
ANR	2594482	Identifier	env		2594111	0					
ANR	2594483	Argument	new_mode		2594111	1					
ANR	2594484	Identifier	new_mode		2594111	0					
ANR	2594485	ExpressionStatement	env -> spsr = cpsr_read ( env )	187:4:2941:2967	2594111	8	True				
ANR	2594486	AssignmentExpression	env -> spsr = cpsr_read ( env )		2594111	0		=			
ANR	2594487	PtrMemberAccess	env -> spsr		2594111	0					
ANR	2594488	Identifier	env		2594111	0					
ANR	2594489	Identifier	spsr		2594111	1					
ANR	2594490	CallExpression	cpsr_read ( env )		2594111	1					
ANR	2594491	Callee	cpsr_read		2594111	0					
ANR	2594492	Identifier	cpsr_read		2594111	0					
ANR	2594493	ArgumentList	env		2594111	1					
ANR	2594494	Argument	env		2594111	0					
ANR	2594495	Identifier	env		2594111	0					
ANR	2594496	ExpressionStatement	env -> condexec_bits = 0	191:4:3001:3023	2594111	9	True				
ANR	2594497	AssignmentExpression	env -> condexec_bits = 0		2594111	0		=			
ANR	2594498	PtrMemberAccess	env -> condexec_bits		2594111	0					
ANR	2594499	Identifier	env		2594111	0					
ANR	2594500	Identifier	condexec_bits		2594111	1					
ANR	2594501	PrimaryExpression	0		2594111	1					
ANR	2594502	ExpressionStatement	env -> uncached_cpsr = ( env -> uncached_cpsr & ~CPSR_M ) | new_mode	195:4:3102:3164	2594111	10	True				
ANR	2594503	AssignmentExpression	env -> uncached_cpsr = ( env -> uncached_cpsr & ~CPSR_M ) | new_mode		2594111	0		=			
ANR	2594504	PtrMemberAccess	env -> uncached_cpsr		2594111	0					
ANR	2594505	Identifier	env		2594111	0					
ANR	2594506	Identifier	uncached_cpsr		2594111	1					
ANR	2594507	InclusiveOrExpression	( env -> uncached_cpsr & ~CPSR_M ) | new_mode		2594111	1		|			
ANR	2594508	BitAndExpression	env -> uncached_cpsr & ~CPSR_M		2594111	0		&			
ANR	2594509	PtrMemberAccess	env -> uncached_cpsr		2594111	0					
ANR	2594510	Identifier	env		2594111	0					
ANR	2594511	Identifier	uncached_cpsr		2594111	1					
ANR	2594512	Identifier	~CPSR_M		2594111	1					
ANR	2594513	Identifier	new_mode		2594111	1					
ANR	2594514	ExpressionStatement	env -> uncached_cpsr |= mask	197:4:3171:3197	2594111	11	True				
ANR	2594515	AssignmentExpression	env -> uncached_cpsr |= mask		2594111	0		|=			
ANR	2594516	PtrMemberAccess	env -> uncached_cpsr		2594111	0					
ANR	2594517	Identifier	env		2594111	0					
ANR	2594518	Identifier	uncached_cpsr		2594111	1					
ANR	2594519	Identifier	mask		2594111	1					
ANR	2594520	IfStatement	"if ( arm_feature ( env , ARM_FEATURE_V4T ) )"		2594111	12					
ANR	2594521	Condition	"arm_feature ( env , ARM_FEATURE_V4T )"	203:8:3334:3366	2594111	0	True				
ANR	2594522	CallExpression	"arm_feature ( env , ARM_FEATURE_V4T )"		2594111	0					
ANR	2594523	Callee	arm_feature		2594111	0					
ANR	2594524	Identifier	arm_feature		2594111	0					
ANR	2594525	ArgumentList	env		2594111	1					
ANR	2594526	Argument	env		2594111	0					
ANR	2594527	Identifier	env		2594111	0					
ANR	2594528	Argument	ARM_FEATURE_V4T		2594111	1					
ANR	2594529	Identifier	ARM_FEATURE_V4T		2594111	0					
ANR	2594530	CompoundStatement		201:43:3331:3331	2594111	1					
ANR	2594531	ExpressionStatement	env -> thumb = ( env -> cp15 . c1_sys & ( 1 << 30 ) ) != 0	205:8:3380:3428	2594111	0	True				
ANR	2594532	AssignmentExpression	env -> thumb = ( env -> cp15 . c1_sys & ( 1 << 30 ) ) != 0		2594111	0		=			
ANR	2594533	PtrMemberAccess	env -> thumb		2594111	0					
ANR	2594534	Identifier	env		2594111	0					
ANR	2594535	Identifier	thumb		2594111	1					
ANR	2594536	EqualityExpression	( env -> cp15 . c1_sys & ( 1 << 30 ) ) != 0		2594111	1		!=			
ANR	2594537	BitAndExpression	env -> cp15 . c1_sys & ( 1 << 30 )		2594111	0		&			
ANR	2594538	MemberAccess	env -> cp15 . c1_sys		2594111	0					
ANR	2594539	PtrMemberAccess	env -> cp15		2594111	0					
ANR	2594540	Identifier	env		2594111	0					
ANR	2594541	Identifier	cp15		2594111	1					
ANR	2594542	Identifier	c1_sys		2594111	1					
ANR	2594543	ShiftExpression	1 << 30		2594111	1		<<			
ANR	2594544	PrimaryExpression	1		2594111	0					
ANR	2594545	PrimaryExpression	30		2594111	1					
ANR	2594546	PrimaryExpression	0		2594111	1					
ANR	2594547	ExpressionStatement	env -> regs [ 14 ] = env -> regs [ 15 ] + offset	209:4:3442:3480	2594111	13	True				
ANR	2594548	AssignmentExpression	env -> regs [ 14 ] = env -> regs [ 15 ] + offset		2594111	0		=			
ANR	2594549	ArrayIndexing	env -> regs [ 14 ]		2594111	0					
ANR	2594550	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594551	Identifier	env		2594111	0					
ANR	2594552	Identifier	regs		2594111	1					
ANR	2594553	PrimaryExpression	14		2594111	1					
ANR	2594554	AdditiveExpression	env -> regs [ 15 ] + offset		2594111	1		+			
ANR	2594555	ArrayIndexing	env -> regs [ 15 ]		2594111	0					
ANR	2594556	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594557	Identifier	env		2594111	0					
ANR	2594558	Identifier	regs		2594111	1					
ANR	2594559	PrimaryExpression	15		2594111	1					
ANR	2594560	Identifier	offset		2594111	1					
ANR	2594561	ExpressionStatement	env -> regs [ 15 ] = addr	211:4:3487:3507	2594111	14	True				
ANR	2594562	AssignmentExpression	env -> regs [ 15 ] = addr		2594111	0		=			
ANR	2594563	ArrayIndexing	env -> regs [ 15 ]		2594111	0					
ANR	2594564	PtrMemberAccess	env -> regs		2594111	0					
ANR	2594565	Identifier	env		2594111	0					
ANR	2594566	Identifier	regs		2594111	1					
ANR	2594567	PrimaryExpression	15		2594111	1					
ANR	2594568	Identifier	addr		2594111	1					
ANR	2594569	ExpressionStatement	env -> interrupt_request |= CPU_INTERRUPT_EXITTB	213:4:3514:3560	2594111	15	True				
ANR	2594570	AssignmentExpression	env -> interrupt_request |= CPU_INTERRUPT_EXITTB		2594111	0		|=			
ANR	2594571	PtrMemberAccess	env -> interrupt_request		2594111	0					
ANR	2594572	Identifier	env		2594111	0					
ANR	2594573	Identifier	interrupt_request		2594111	1					
ANR	2594574	Identifier	CPU_INTERRUPT_EXITTB		2594111	1					
ANR	2594575	ReturnType	void		2594111	1					
ANR	2594576	Identifier	do_interrupt		2594111	2					
ANR	2594577	ParameterList	CPUARMState * env		2594111	3					
ANR	2594578	Parameter	CPUARMState * env	1:18:18:33	2594111	0	True				
ANR	2594579	ParameterType	CPUARMState *		2594111	0					
ANR	2594580	Identifier	env		2594111	1					
ANR	2594581	CFGEntryNode	ENTRY		2594111		True				
ANR	2594582	CFGExitNode	EXIT		2594111		True				
ANR	2594583	Symbol	* * env		2594111						
ANR	2594584	Symbol	env -> cp15 . c1_sys		2594111						
ANR	2594585	Symbol	ARM_CPU_MODE_UND		2594111						
ANR	2594586	Symbol	CPU_INTERRUPT_EXITTB		2594111						
ANR	2594587	Symbol	ARM_CPU_MODE_IRQ		2594111						
ANR	2594588	Symbol	env -> regs		2594111						
ANR	2594589	Symbol	ARM_FEATURE_V4T		2594111						
ANR	2594590	Symbol	IS_M		2594111						
ANR	2594591	Symbol	env -> condexec_bits		2594111						
ANR	2594592	Symbol	addr		2594111						
ANR	2594593	Symbol	ARM_CPU_MODE_ABT		2594111						
ANR	2594594	Symbol	env -> cp15		2594111						
ANR	2594595	Symbol	mask		2594111						
ANR	2594596	Symbol	ARM_CPU_MODE_FIQ		2594111						
ANR	2594597	Symbol	arm_feature		2594111						
ANR	2594598	Symbol	offset		2594111						
ANR	2594599	Symbol	semihosting_enabled		2594111						
ANR	2594600	Symbol	do_arm_semihosting		2594111						
ANR	2594601	Symbol	* env		2594111						
ANR	2594602	Symbol	env		2594111						
ANR	2594603	Symbol	~CPSR_M		2594111						
ANR	2594604	Symbol	CPSR_A		2594111						
ANR	2594605	Symbol	* env -> regs		2594111						
ANR	2594606	Symbol	env -> uncached_cpsr		2594111						
ANR	2594607	Symbol	env -> spsr		2594111						
ANR	2594608	Symbol	CPSR_F		2594111						
ANR	2594609	Symbol	env -> interrupt_request		2594111						
ANR	2594610	Symbol	env -> thumb		2594111						
ANR	2594611	Symbol	ARM_CPU_MODE_SVC		2594111						
ANR	2594612	Symbol	env -> cp15 . c5_insn		2594111						
ANR	2594613	Symbol	CPSR_I		2594111						
ANR	2594614	Symbol	lduw_code		2594111						
ANR	2594615	Symbol	cpsr_read		2594111						
ANR	2594616	Symbol	new_mode		2594111						
ANR	2594617	Symbol	CPSR_M		2594111						
ANR	2594618	Symbol	ldl_code		2594111						
ANR	2594619	Symbol	env -> exception_index		2594111						
ANR	2594620	Symbol	ARM_CPU_MODE_USR		2594111						
