Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/weinijuan/open/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 6c1fb159a8da46e296128ad1578aae5d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L blk_mem_gen_v8_4_4 -L axi_infrastructure_v1_1_0 -L axi_clock_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_top_behav xil_defaultlib.soc_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:617]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [/home/weinijuan/cpu/IP/myCPU/cache.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'read_unfinish' [/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v:868]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_awlen' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:1036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_awlock' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:1039]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_arlen' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:1056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_arlock' [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:1059]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'ext_int' is not connected on this instance [/home/weinijuan/cpu/chip/soc_demo/loongson/soc_top.v:609]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/weinijuan/cpu/IP/xilinx_ip/mig_axi_32_loongson/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IOBUF.v" Line 31. Module IOBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(data_width='b0100000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/div.v" Line 1. Module div_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=16,data_width='b0100000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/sram_to_axi.v" Line 394. Module sram_to_axi_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/cache.v" Line 3. Module cache_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/cache_table.v" Line 3. Module cache_table_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WIDTH=21) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WIDTH=21) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2,data_width=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2,data_width=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2,data_width=20) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/addr_parse.v" Line 1. Module addr_parse_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/isolate_rightmost.v" Line 1. Module isolate_rightmost has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=6,data_width=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/replace_way_gen.v" Line 4. Module replace_way_gen_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/isolate_rightmost.v" Line 1. Module isolate_rightmost has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/lfsr.v" Line 3. Module lfsr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bin_to_1h.v" Line 1. Module bin_to_1h_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2,data_width=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(data_width=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2,data_width=20) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(data_width=20) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(data_width=75) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2,data_width=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h(num_port=2,data_width=20) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/mux_1h.v" Line 1. Module mux_1h_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/cache.v" Line 3. Module cache_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/cache_table.v" Line 3. Module cache_table_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WIDTH=21) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weinijuan/cpu/IP/myCPU/bram.v" Line 1. Module bram(DEPTH=256,WRITE_BYTE=1) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package xil_defaultlib.cpuDefine
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.tlb_
Compiling module xil_defaultlib.csr_
Compiling module xil_defaultlib.addr_trans
Compiling module xil_defaultlib.Pipeline(T=DType_cpuDefine_xil_d...
Compiling module xil_defaultlib.Pipeline(T=ID_DATA_cpuDefine_xil...
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.HazardDetect
Compiling module xil_defaultlib.Pipeline(T=EX_DATA_cpuDefine_xil...
Compiling module xil_defaultlib.mux_1h(data_width='b0100000)
Compiling module xil_defaultlib.signed_to_abs
Compiling module xil_defaultlib.div_default
Compiling module xil_defaultlib.mux_1h(num_port=16,data_width='b...
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend_store
Compiling module xil_defaultlib.Pipeline(T=MEM_DATA_cpuDefine_xi...
Compiling module xil_defaultlib.extend_memData
Compiling module xil_defaultlib.Pipeline(T=WB_DATA_cpuDefine_xil...
Compiling module xil_defaultlib.cpu_sram
Compiling module xil_defaultlib.bram(DEPTH=256,WIDTH=21)
Compiling module xil_defaultlib.bram(DEPTH=256,WRITE_BYTE=1)
Compiling module xil_defaultlib.mux_1h(num_port=2)
Compiling module xil_defaultlib.mux_1h(num_port=2,data_width=1)
Compiling module xil_defaultlib.mux_1h(num_port=2,data_width=128...
Compiling module xil_defaultlib.mux_1h(num_port=2,data_width=20)
Compiling module xil_defaultlib.cache_table_default
Compiling module xil_defaultlib.addr_parse_default
Compiling module xil_defaultlib.isolate_rightmost
Compiling module xil_defaultlib.mux_1h(num_port=6,data_width=3)
Compiling module xil_defaultlib.lfsr(WIDTH=3)
Compiling module xil_defaultlib.bin_to_1h_default
Compiling module xil_defaultlib.replace_way_gen_default
Compiling module xil_defaultlib.mux_1h(data_width=128)
Compiling module xil_defaultlib.mux_1h(data_width=20)
Compiling module xil_defaultlib.mux_1h(data_width=75)
Compiling module xil_defaultlib.mux_1h(num_port=2,data_width=8)
Compiling module xil_defaultlib.mux_1h_default
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.mux_1h(num_port=4,data_width=13)
Compiling module xil_defaultlib.mux_1h(num_port=5,data_width=3)
Compiling module xil_defaultlib.mux_1h(num_port=2,data_width=49)
Compiling module xil_defaultlib.axi_wr(D_WORDS_PER_LINE=4)
Compiling module xil_defaultlib.sram_to_axi_default
Compiling module xil_defaultlib.mycpu_top
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.nb_sync_fifo_mux
Compiling module xil_defaultlib.axi_slave_mux
Compiling module xil_defaultlib.spi_fifo4
Compiling module xil_defaultlib.simple_spi_top
Compiling module xil_defaultlib.spi_flash_ctrl
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.RegFile2_64x16
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.TLSM
Compiling module xil_defaultlib.TFIFO_default
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.BD
Compiling module xil_defaultlib.RC
Compiling module xil_defaultlib.RFIFO
Compiling module xil_defaultlib.RLSM
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.RSTC
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MACDATA2AXI
Compiling module xil_defaultlib.MACCSR2AXI
Compiling module xil_defaultlib.MAC2AXI
Compiling module xil_defaultlib.MAC_AXI
Compiling module xil_defaultlib.mac_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dpram_512x32
Compiling module xil_defaultlib.ethernet_top
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV_default
Compiling module xil_defaultlib.clk_pll_33_clk_wiz
Compiling module xil_defaultlib.clk_pll_33
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_registe...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_registe...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_protoco...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clo...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clo...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_fifo_ge...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_fi...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_fifo_ge...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_fi...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_a_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_w_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_b_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_a_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_r_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_dow...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_convert...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clo...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_convert...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_dat...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_data_fi...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_dat...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_data_fi...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_arbiter...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_ndeep_s...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_r...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_r...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module unisims_ver.MUXCY
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_carry_a...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_compara...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_compara...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_compara...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_addr_de...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_ndeep_s...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_m...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_m...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_addr_ar...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_crossba...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_cro...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_int...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKOUT2_DIVIDE=32,CLKO...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_A...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.mig_axi_32_mig_default
Compiling module xil_defaultlib.mig_axi_32
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi2apb_bridge
Compiling module xil_defaultlib.arb_2_1
Compiling module xil_defaultlib.apb_mux2
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.UART_TOP
Compiling module xil_defaultlib.NAND_top
Compiling module xil_defaultlib.nand_module
Compiling module xil_defaultlib.axi2apb_misc
Compiling module xil_defaultlib.soc_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_top_behav
