INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
