Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 21:36:11 2022
| Host         : Dylan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             286 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           36 |
| Yes          | No                    | No                     |             177 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             114 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                    |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                      | reset_cond/M_reset_cond_in                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/CEA2                         | reset_cond/Q[0]                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_score_q[3]_i_1_n_0         |                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_score_q[7]_i_1_n_0         |                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_temp_q[4]_i_2_n_0          |                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/slowClockEdge/E[1]           |                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/slowClockEdge/E[0]           |                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/rowShift/E[0]                |                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[119]_i_1_n_0  |                                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[87]_i_1_n_0   |                                                       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_current_row_q[7]_i_1_n_0   |                                                       |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_current_row_q[7]_i_1_n_0   | matrixConnect/matrixFSM/M_current_row_q[15]_i_1_n_0   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[103]_i_1_n_0  |                                                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[111]_i_1_n_0  |                                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[127]_i_1_n_0  |                                                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[15]_i_1_n_0   |                                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[23]_i_1_n_0   |                                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[39]_i_1_n_0   |                                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[47]_i_1_n_0   |                                                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[63]_i_1_n_0   |                                                       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[31]_i_1_n_0   |                                                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[55]_i_1_n_0   |                                                       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[7]_i_1_n_0    |                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[95]_i_1_n_0   |                                                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[71]_i_1_n_0   |                                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_matrixShow_q[79]_i_1_n_0   |                                                       |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/p_0_out[0]                   |                                                       |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | M_highScore_q[8]_i_1_n_0                             |                                                       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_temp_q[4]_i_2_n_0          | matrixConnect/matrixFSM/M_temp_q[4]_i_1_n_0           |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/sel                   | buttoncond_gen_0[1].buttoncond/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__0_n_0 | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_speed2_q[21]_i_2_n_0       | matrixConnect/matrixFSM/M_speed2_q[21]_i_1_n_0        |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | matrixConnect/matrixFSM/M_speed1_q[22]_i_2_n_0       | matrixConnect/matrixFSM/M_speed1_q[22]_i_1_n_0        |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                                      | reset_cond/Q[0]                                       |               35 |            118 |         3.37 |
|  clk_IBUF_BUFG |                                                      |                                                       |               52 |            286 |         5.50 |
+----------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


