; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused__log_softmax_28(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 8, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 254, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = srem i32 %9, 4096, !dbg !14
  %11 = sdiv i32 %9, 16384, !dbg !15
  %12 = sext i32 %9 to i64, !dbg !16
  %13 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !16
  %14 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %13, i1 true) #2, !dbg !17
  %15 = shl nsw i32 %11, 14, !dbg !18
  %16 = add i32 %15, %10, !dbg !19
  %17 = sext i32 %16 to i64, !dbg !20
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !20
  %19 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %18, i1 true) #2, !dbg !21
  %20 = extractvalue { i32, i32 } %19, 0, !dbg !21
  %21 = extractvalue { i32, i32 } %19, 1, !dbg !21
  %22 = bitcast i32 %20 to float, !dbg !21
  %23 = bitcast i32 %21 to float, !dbg !21
  %24 = add i32 %16, 4096, !dbg !22
  %25 = sext i32 %24 to i64, !dbg !23
  %26 = getelementptr float, ptr addrspace(1) %0, i64 %25, !dbg !23
  %27 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %26, i1 true) #2, !dbg !24
  %28 = extractvalue { i32, i32 } %27, 0, !dbg !24
  %29 = extractvalue { i32, i32 } %27, 1, !dbg !24
  %30 = bitcast i32 %28 to float, !dbg !24
  %31 = bitcast i32 %29 to float, !dbg !24
  %32 = add i32 %16, 8192, !dbg !25
  %33 = sext i32 %32 to i64, !dbg !26
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !26
  %35 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %34, i1 true) #2, !dbg !27
  %36 = extractvalue { i32, i32 } %35, 0, !dbg !27
  %37 = extractvalue { i32, i32 } %35, 1, !dbg !27
  %38 = bitcast i32 %36 to float, !dbg !27
  %39 = bitcast i32 %37 to float, !dbg !27
  %40 = add i32 %16, 12288, !dbg !28
  %41 = sext i32 %40 to i64, !dbg !29
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !29
  %43 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %42, i1 true) #2, !dbg !30
  %44 = extractvalue { i32, i32 } %43, 0, !dbg !30
  %45 = extractvalue { i32, i32 } %43, 1, !dbg !30
  %46 = bitcast i32 %44 to float, !dbg !30
  %47 = bitcast i32 %45 to float, !dbg !30
  %48 = fmul float %22, 0x3FF7154760000000, !dbg !31
  %49 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %48) #2, !dbg !31
  %50 = fmul float %23, 0x3FF7154760000000, !dbg !31
  %51 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %50) #2, !dbg !31
  %52 = fmul float %30, 0x3FF7154760000000, !dbg !32
  %53 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %52) #2, !dbg !32
  %54 = fmul float %31, 0x3FF7154760000000, !dbg !32
  %55 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %54) #2, !dbg !32
  %56 = fadd float %49, %53, !dbg !33
  %57 = fadd float %51, %55, !dbg !33
  %58 = fmul float %38, 0x3FF7154760000000, !dbg !34
  %59 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %58) #2, !dbg !34
  %60 = fmul float %39, 0x3FF7154760000000, !dbg !34
  %61 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %60) #2, !dbg !34
  %62 = fadd float %56, %59, !dbg !35
  %63 = fadd float %57, %61, !dbg !35
  %64 = fmul float %46, 0x3FF7154760000000, !dbg !36
  %65 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %64) #2, !dbg !36
  %66 = fmul float %47, 0x3FF7154760000000, !dbg !36
  %67 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %66) #2, !dbg !36
  %68 = fadd float %62, %65, !dbg !37
  %69 = fadd float %63, %67, !dbg !37
  %70 = fcmp olt float %68, 0x3810000000000000, !dbg !38
  %71 = fmul float %68, 0x4160000000000000, !dbg !38
  %.02.i = select i1 %70, float %71, float %68, !dbg !38
  %i.i.0.i = select i1 %70, float -2.300000e+01, float 0.000000e+00, !dbg !38
  %72 = bitcast float %.02.i to i32, !dbg !38
  %73 = add i32 %72, -1059760811, !dbg !38
  %74 = and i32 %73, -8388608, !dbg !38
  %75 = sub i32 %72, %74, !dbg !38
  %76 = bitcast i32 %75 to float, !dbg !38
  %77 = sitofp i32 %74 to float, !dbg !38
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not.i = icmp eq i32 %78, 0, !dbg !38
  %79 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %77, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !38
  %80 = tail call float @llvm.nvvm.fma.rn.f(float %77, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !38
  %.08.i = select i1 %.not.i, float %80, float %79, !dbg !38
  %81 = fadd float %76, -1.000000e+00, !dbg !38
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not1.i = icmp eq i32 %82, 0, !dbg !38
  %83 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %81, float 0x3FC2073EC0000000) #2, !dbg !38
  %84 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %81, float 0x3FC2073EC0000000) #2, !dbg !38
  %.010.i = select i1 %.not1.i, float %84, float %83, !dbg !38
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not2.i = icmp eq i32 %85, 0, !dbg !38
  %86 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %81, float 0xBFBF19B980000000) #2, !dbg !38
  %87 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %81, float 0xBFBF19B980000000) #2, !dbg !38
  %.011.i = select i1 %.not2.i, float %87, float %86, !dbg !38
  %88 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not3.i = icmp eq i32 %88, 0, !dbg !38
  %89 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %81, float 0x3FC1E52AA0000000) #2, !dbg !38
  %90 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %81, float 0x3FC1E52AA0000000) #2, !dbg !38
  %.012.i = select i1 %.not3.i, float %90, float %89, !dbg !38
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not4.i = icmp eq i32 %91, 0, !dbg !38
  %92 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %81, float 0xBFC55B1720000000) #2, !dbg !38
  %93 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %81, float 0xBFC55B1720000000) #2, !dbg !38
  %.09.i = select i1 %.not4.i, float %93, float %92, !dbg !38
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not5.i = icmp eq i32 %94, 0, !dbg !38
  %95 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %81, float 0x3FC99DA160000000) #2, !dbg !38
  %96 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %81, float 0x3FC99DA160000000) #2, !dbg !38
  %.05.i = select i1 %.not5.i, float %96, float %95, !dbg !38
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not6.i = icmp eq i32 %97, 0, !dbg !38
  %98 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %81, float 0xBFCFFFE440000000) #2, !dbg !38
  %99 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %81, float 0xBFCFFFE440000000) #2, !dbg !38
  %.01.i = select i1 %.not6.i, float %99, float %98, !dbg !38
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not7.i = icmp eq i32 %100, 0, !dbg !38
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %81, float 0x3FD5554F00000000) #2, !dbg !38
  %102 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %81, float 0x3FD5554F00000000) #2, !dbg !38
  %.0.i = select i1 %.not7.i, float %102, float %101, !dbg !38
  %103 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not8.i = icmp eq i32 %103, 0, !dbg !38
  %104 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %81, float -5.000000e-01) #2, !dbg !38
  %105 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %81, float -5.000000e-01) #2, !dbg !38
  %.07.i = select i1 %.not8.i, float %105, float %104, !dbg !38
  %106 = fmul float %81, %.07.i, !dbg !38
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not9.i = icmp eq i32 %107, 0, !dbg !38
  %108 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %106, float %81, float %81) #2, !dbg !38
  %109 = tail call float @llvm.nvvm.fma.rn.f(float %106, float %81, float %81) #2, !dbg !38
  %.06.i = select i1 %.not9.i, float %109, float %108, !dbg !38
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not10.i = icmp eq i32 %110, 0, !dbg !38
  %111 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !38
  %112 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !38
  %.04.i = select i1 %.not10.i, float %112, float %111, !dbg !38
  %113 = icmp ugt i32 %72, 2139095039, !dbg !38
  br i1 %113, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !38

__nv_fmaf_rn.exit.i.i:                            ; preds = %3
  %114 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not11.i = icmp eq i32 %114, 0, !dbg !38
  %115 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !38
  %116 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !38
  %.03.i = select i1 %.not11.i, float %116, float %115, !dbg !38
  br label %__nv_logf.exit, !dbg !38

__nv_logf.exit:                                   ; preds = %3, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %3 ], !dbg !38
  %117 = fcmp olt float %69, 0x3810000000000000, !dbg !38
  %118 = fmul float %69, 0x4160000000000000, !dbg !38
  %.02.i1 = select i1 %117, float %118, float %69, !dbg !38
  %i.i.0.i2 = select i1 %117, float -2.300000e+01, float 0.000000e+00, !dbg !38
  %119 = bitcast float %.02.i1 to i32, !dbg !38
  %120 = add i32 %119, -1059760811, !dbg !38
  %121 = and i32 %120, -8388608, !dbg !38
  %122 = sub i32 %119, %121, !dbg !38
  %123 = bitcast i32 %122 to float, !dbg !38
  %124 = sitofp i32 %121 to float, !dbg !38
  %125 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not.i3 = icmp eq i32 %125, 0, !dbg !38
  %126 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %124, float 0x3E80000000000000, float %i.i.0.i2) #2, !dbg !38
  %127 = tail call float @llvm.nvvm.fma.rn.f(float %124, float 0x3E80000000000000, float %i.i.0.i2) #2, !dbg !38
  %.08.i4 = select i1 %.not.i3, float %127, float %126, !dbg !38
  %128 = fadd float %123, -1.000000e+00, !dbg !38
  %129 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not1.i5 = icmp eq i32 %129, 0, !dbg !38
  %130 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %128, float 0x3FC2073EC0000000) #2, !dbg !38
  %131 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %128, float 0x3FC2073EC0000000) #2, !dbg !38
  %.010.i6 = select i1 %.not1.i5, float %131, float %130, !dbg !38
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not2.i7 = icmp eq i32 %132, 0, !dbg !38
  %133 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i6, float %128, float 0xBFBF19B980000000) #2, !dbg !38
  %134 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i6, float %128, float 0xBFBF19B980000000) #2, !dbg !38
  %.011.i8 = select i1 %.not2.i7, float %134, float %133, !dbg !38
  %135 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not3.i9 = icmp eq i32 %135, 0, !dbg !38
  %136 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i8, float %128, float 0x3FC1E52AA0000000) #2, !dbg !38
  %137 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i8, float %128, float 0x3FC1E52AA0000000) #2, !dbg !38
  %.012.i10 = select i1 %.not3.i9, float %137, float %136, !dbg !38
  %138 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not4.i11 = icmp eq i32 %138, 0, !dbg !38
  %139 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i10, float %128, float 0xBFC55B1720000000) #2, !dbg !38
  %140 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i10, float %128, float 0xBFC55B1720000000) #2, !dbg !38
  %.09.i12 = select i1 %.not4.i11, float %140, float %139, !dbg !38
  %141 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not5.i13 = icmp eq i32 %141, 0, !dbg !38
  %142 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i12, float %128, float 0x3FC99DA160000000) #2, !dbg !38
  %143 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i12, float %128, float 0x3FC99DA160000000) #2, !dbg !38
  %.05.i14 = select i1 %.not5.i13, float %143, float %142, !dbg !38
  %144 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not6.i15 = icmp eq i32 %144, 0, !dbg !38
  %145 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i14, float %128, float 0xBFCFFFE440000000) #2, !dbg !38
  %146 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i14, float %128, float 0xBFCFFFE440000000) #2, !dbg !38
  %.01.i16 = select i1 %.not6.i15, float %146, float %145, !dbg !38
  %147 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not7.i17 = icmp eq i32 %147, 0, !dbg !38
  %148 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i16, float %128, float 0x3FD5554F00000000) #2, !dbg !38
  %149 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i16, float %128, float 0x3FD5554F00000000) #2, !dbg !38
  %.0.i18 = select i1 %.not7.i17, float %149, float %148, !dbg !38
  %150 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not8.i19 = icmp eq i32 %150, 0, !dbg !38
  %151 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i18, float %128, float -5.000000e-01) #2, !dbg !38
  %152 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i18, float %128, float -5.000000e-01) #2, !dbg !38
  %.07.i20 = select i1 %.not8.i19, float %152, float %151, !dbg !38
  %153 = fmul float %128, %.07.i20, !dbg !38
  %154 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not9.i21 = icmp eq i32 %154, 0, !dbg !38
  %155 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %153, float %128, float %128) #2, !dbg !38
  %156 = tail call float @llvm.nvvm.fma.rn.f(float %153, float %128, float %128) #2, !dbg !38
  %.06.i22 = select i1 %.not9.i21, float %156, float %155, !dbg !38
  %157 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not10.i23 = icmp eq i32 %157, 0, !dbg !38
  %158 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #2, !dbg !38
  %159 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #2, !dbg !38
  %.04.i24 = select i1 %.not10.i23, float %159, float %158, !dbg !38
  %160 = icmp ugt i32 %119, 2139095039, !dbg !38
  br i1 %160, label %__nv_fmaf_rn.exit.i.i27, label %__nv_logf.exit30, !dbg !38

__nv_fmaf_rn.exit.i.i27:                          ; preds = %__nv_logf.exit
  %161 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !38
  %.not11.i28 = icmp eq i32 %161, 0, !dbg !38
  %162 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !38
  %163 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !38
  %.03.i29 = select i1 %.not11.i28, float %163, float %162, !dbg !38
  br label %__nv_logf.exit30, !dbg !38

__nv_logf.exit30:                                 ; preds = %__nv_logf.exit, %__nv_fmaf_rn.exit.i.i27
  %r.i.0.i25 = phi float [ %.03.i29, %__nv_fmaf_rn.exit.i.i27 ], [ %.04.i24, %__nv_logf.exit ], !dbg !38
  %164 = fcmp oeq float %.02.i, 0.000000e+00, !dbg !38
  %r.i.1.i = select i1 %164, float 0xFFF0000000000000, float %r.i.0.i, !dbg !38
  %165 = extractvalue { i32, i32 } %14, 1, !dbg !17
  %166 = bitcast i32 %165 to float, !dbg !17
  %167 = extractvalue { i32, i32 } %14, 0, !dbg !17
  %168 = bitcast i32 %167 to float, !dbg !17
  %169 = fcmp oeq float %.02.i1, 0.000000e+00, !dbg !38
  %r.i.1.i26 = select i1 %169, float 0xFFF0000000000000, float %r.i.0.i25, !dbg !38
  %170 = fsub float %168, %r.i.1.i, !dbg !39
  %171 = fsub float %166, %r.i.1.i26, !dbg !39
  %172 = getelementptr float, ptr addrspace(1) %1, i64 %12, !dbg !40
  %173 = bitcast float %170 to i32, !dbg !41
  %174 = bitcast float %171 to i32, !dbg !41
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %173, i32 %174, ptr addrspace(1) %172, i1 true) #2, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7tj4uz73vhktmzzhzllkcgsen6cub5jmzvu2jzqokyiheoond7s.py", directory: "inductor_cache/7t")
!4 = !{ptr @triton_poi_fused__log_softmax_28, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__log_softmax_28, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__log_softmax_28", linkageName: "triton_poi_fused__log_softmax_28", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 30, scope: !7)
!17 = !DILocation(line: 27, column: 35, scope: !7)
!18 = !DILocation(line: 28, column: 41, scope: !7)
!19 = !DILocation(line: 28, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 30, scope: !7)
!21 = !DILocation(line: 28, column: 46, scope: !7)
!22 = !DILocation(line: 29, column: 42, scope: !7)
!23 = !DILocation(line: 29, column: 30, scope: !7)
!24 = !DILocation(line: 29, column: 53, scope: !7)
!25 = !DILocation(line: 30, column: 42, scope: !7)
!26 = !DILocation(line: 30, column: 30, scope: !7)
!27 = !DILocation(line: 30, column: 53, scope: !7)
!28 = !DILocation(line: 31, column: 43, scope: !7)
!29 = !DILocation(line: 31, column: 30, scope: !7)
!30 = !DILocation(line: 31, column: 54, scope: !7)
!31 = !DILocation(line: 32, column: 23, scope: !7)
!32 = !DILocation(line: 33, column: 23, scope: !7)
!33 = !DILocation(line: 34, column: 18, scope: !7)
!34 = !DILocation(line: 35, column: 23, scope: !7)
!35 = !DILocation(line: 36, column: 18, scope: !7)
!36 = !DILocation(line: 37, column: 24, scope: !7)
!37 = !DILocation(line: 38, column: 19, scope: !7)
!38 = !DILocation(line: 39, column: 24, scope: !7)
!39 = !DILocation(line: 40, column: 19, scope: !7)
!40 = !DILocation(line: 41, column: 25, scope: !7)
!41 = !DILocation(line: 41, column: 37, scope: !7)
!42 = !DILocation(line: 41, column: 4, scope: !7)
