D:/Xilinx/verilog/src/glbl.v
J:/I.31/rtf/verilog/src/unisims/OR2.v
J:/I.31/rtf/verilog/src/unisims/AND2.v
J:/I.31/rtf/verilog/src/unisims/XOR2.v
D:/Xilinx_projects/Internet/FULL_ADDER/full_add.vf
D:/Xilinx_projects/Internet/FULL_ADDER/full_add_sim.tfw
