/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by fltg from Logical Table definition files.
 *
 * Tool: $SDK/INTERNAL/fltg/bin/fltg
 *
 * Edits to this file will be lost when it is regenerated.
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#include "bcm56990_a0_lrd_enumpool.h"
/* enum ALPM_COMP_KEY_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_alpm_comp_key_type_t_enum[BCM56990_A0_LRD_ALPM_COMP_KEY_TYPE_T_ENUM_COUNT] = {
    { "ALPM_COMP_KEY_L4_PORT", 0 },
    { "ALPM_COMP_KEY_VRF", 1 },
    { "ALPM_COMP_KEY_FULL", 2 },
};

/* enum ALPM_CONTROL_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_alpm_control_state_t_enum[BCM56990_A0_LRD_ALPM_CONTROL_STATE_T_ENUM_COUNT] = {
    { "VALID", 0 },
    { "CONFLICTING_ALPM_BANKS", 1 },
};

/* enum ALPM_DB_T */
static const shr_enum_map_t bcm56990_a0_lrd_alpm_db_t_enum[BCM56990_A0_LRD_ALPM_DB_T_ENUM_COUNT] = {
    { "ALPM_DB_0", 0 },
    { "ALPM_DB_1", 1 },
    { "ALPM_DB_2", 2 },
    { "ALPM_DB_3", 3 },
};

/* enum ALPM_HIT_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_alpm_hit_mode_t_enum[BCM56990_A0_LRD_ALPM_HIT_MODE_T_ENUM_COUNT] = {
    { "ALPM_HIT_MODE_DISABLE", 0 },
    { "ALPM_HIT_MODE_FORCE_CLEAR", 1 },
    { "ALPM_HIT_MODE_FORCE_SET", 2 },
};

/* enum ALPM_KEY_INPUT_T */
static const shr_enum_map_t bcm56990_a0_lrd_alpm_key_input_t_enum[BCM56990_A0_LRD_ALPM_KEY_INPUT_T_ENUM_COUNT] = {
    { "ALPM_KEY_INPUT_LPM_DST_QUAD", 0 },
    { "ALPM_KEY_INPUT_LPM_DST_DOUBLE", 1 },
    { "ALPM_KEY_INPUT_LPM_DST_SINGLE", 2 },
    { "ALPM_KEY_INPUT_LPM_SRC_QUAD", 3 },
    { "ALPM_KEY_INPUT_LPM_SRC_DOUBLE", 4 },
    { "ALPM_KEY_INPUT_LPM_SRC_SINGLE", 5 },
    { "ALPM_KEY_INPUT_FP_COMP_DST", 6 },
    { "ALPM_KEY_INPUT_FP_COMP_SRC", 7 },
    { "ALPM_KEY_INPUT_LPM_L3MC_QUAD", 8 },
    { "ALPM_KEY_INPUT_LPM_L3MC_DOUBLE", 9 },
};

/* enum ALPM_KEY_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_alpm_key_type_t_enum[BCM56990_A0_LRD_ALPM_KEY_TYPE_T_ENUM_COUNT] = {
    { "KEY_L3_IPV4_UC", 0 },
    { "KEY_L3_IPV4_UC_VRF", 1 },
    { "KEY_L3_IPV4_UC_OVERRIDE", 2 },
    { "KEY_L3_IPV6_UC_SINGLE", 3 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF", 4 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE", 5 },
    { "KEY_L3_IPV6_UC_DOUBLE", 6 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF", 7 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE", 8 },
    { "KEY_L3_IPV6_UC_QUAD", 9 },
    { "KEY_L3_IPV6_UC_QUAD_VRF", 10 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE", 11 },
    { "KEY_L3_IPV4_COMP", 12 },
    { "KEY_L3_IPV6_COMP", 13 },
    { "KEY_L3_IPV4_UC_SRC", 14 },
    { "KEY_L3_IPV4_UC_VRF_SRC", 15 },
    { "KEY_L3_IPV4_UC_OVERRIDE_SRC", 16 },
    { "KEY_L3_IPV6_UC_SINGLE_SRC", 17 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF_SRC", 18 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE_SRC", 19 },
    { "KEY_L3_IPV6_UC_DOUBLE_SRC", 20 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF_SRC", 21 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE_SRC", 22 },
    { "KEY_L3_IPV6_UC_QUAD_SRC", 23 },
    { "KEY_L3_IPV6_UC_QUAD_VRF_SRC", 24 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE_SRC", 25 },
    { "KEY_L3_IPV4_COMP_SRC", 26 },
    { "KEY_L3_IPV6_COMP_SRC", 27 },
    { "KEY_L3_IPV4_MC", 28 },
    { "KEY_L3_IPV6_MC", 29 },
};

/* enum CTR_EFLEX_OBJ_SRC_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_eflex_obj_src_t_enum[BCM56990_A0_LRD_CTR_EFLEX_OBJ_SRC_T_ENUM_COUNT] = {
    { "USE_0", 0 },
    { "USE_1", 1 },
    { "USE_OBJ_1", 2 },
    { "USE_OBJ_2", 3 },
    { "USE_OBJ_3", 4 },
    { "USE_OBJ_4", 5 },
    { "USE_TRIG_INTERVAL", 6 },
    { "USE_RANGE_CHK_1", 7 },
    { "USE_RANGE_CHK_2", 8 },
    { "USE_RANGE_CHK_3", 9 },
    { "USE_RANGE_CHK_4", 10 },
};

/* enum CTR_EFLEX_SCALE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_eflex_scale_t_enum[BCM56990_A0_LRD_CTR_EFLEX_SCALE_T_ENUM_COUNT] = {
    { "SCALE_INFINITE", 0 },
    { "SCALE_128_NSEC", 1 },
    { "SCALE_512_NSEC", 2 },
    { "SCALE_1024_NSEC", 3 },
    { "SCALE_8_USEC", 4 },
    { "SCALE_131_USEC", 5 },
    { "SCALE_1_MSEC", 6 },
    { "SCALE_8_MSEC", 7 },
    { "SCALE_131_MSEC", 8 },
    { "SCALE_1_SEC", 9 },
};

/* enum CTR_EFLEX_STOP_TRIGGER_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_eflex_stop_trigger_t_enum[BCM56990_A0_LRD_CTR_EFLEX_STOP_TRIGGER_T_ENUM_COUNT] = {
    { "PERIOD", 0 },
    { "CONDITION", 1 },
};

/* enum CTR_EFLEX_UPDATE_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_eflex_update_mode_t_enum[BCM56990_A0_LRD_CTR_EFLEX_UPDATE_MODE_T_ENUM_COUNT] = {
    { "NOOP", 0 },
    { "SET", 1 },
    { "INC", 2 },
    { "DEC", 3 },
    { "MAX", 4 },
    { "MIN", 5 },
    { "AVG", 6 },
    { "SETBIT", 7 },
    { "REV_DEC", 8 },
    { "XOR", 9 },
};

/* enum CTR_EGR_EFLEX_OBJ_BUS_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_egr_eflex_obj_bus_t_enum[BCM56990_A0_LRD_CTR_EGR_EFLEX_OBJ_BUS_T_ENUM_COUNT] = {
    { "EGR_ADAPT", 0 },
    { "EFP_POLICY_OBJ0", 1 },
    { "EFP_POLICY_OBJ1", 2 },
    { "EFP_POLICY_OBJ2", 3 },
    { "EFP_POLICY_OBJ3", 4 },
    { "ING_PORT", 5 },
    { "EGR_PORT", 6 },
    { "VLAN_ID", 7 },
    { "VRF", 8 },
    { "L3_OIF", 9 },
    { "L3_TNL_INDEX", 10 },
    { "NHOP", 11 },
    { "NHOP_METADATA", 12 },
    { "I2E_CLASSID", 13 },
    { "I2E_CLASSID_TYPE", 14 },
    { "QUEUE_NUM", 15 },
    { "QUEUE_OCCUPANCY_OBJ0", 16 },
    { "QUEUE_OCCUPANCY_OBJ1", 17 },
    { "RESIDENCY_TIMESTAMP_LOWER", 18 },
    { "RESIDENCY_TIMESTAMP_UPPER", 19 },
    { "EGR_TIMESTAMP_OBJ0", 20 },
    { "EGR_TIMESTAMP_OBJ1", 21 },
    { "EGR_TIMESTAMP_OBJ2", 22 },
    { "ING_TIMESTAMP_OBJ0", 23 },
    { "ING_TIMESTAMP_OBJ1", 24 },
    { "ING_TIMESTAMP_OBJ2", 25 },
    { "ENTROPY_OBJ0", 26 },
    { "ENTROPY_OBJ1", 27 },
    { "EGR_MOD_EVENT", 28 },
    { "INT_CN", 29 },
    { "INT_PRI", 30 },
    { "CNG", 31 },
    { "PKT_ATTR_OBJ0", 32 },
    { "PKT_ATTR_OBJ1", 33 },
    { "PKT_ATTR_OBJ2", 34 },
    { "PORT_AND_QUEUE_NUM", 35 },
};

/* enum CTR_EGR_EFLEX_PKT_ATTR_BUS_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_egr_eflex_pkt_attr_bus_t_enum[BCM56990_A0_LRD_CTR_EGR_EFLEX_PKT_ATTR_BUS_T_ENUM_COUNT] = {
    { "CNG_BIT0", 0 },
    { "CNG_BIT1", 1 },
    { "CONGESTION_MARKED", 2 },
    { "DROP", 5 },
    { "INT_CN_BIT0", 7 },
    { "INT_CN_BIT1", 8 },
    { "INT_PRI_BIT0", 9 },
    { "INT_PRI_BIT1", 10 },
    { "INT_PRI_BIT2", 11 },
    { "INT_PRI_BIT3", 12 },
    { "IP", 13 },
    { "PKT_TYPE_MULTICAST", 14 },
    { "MMU_QUEUE_NUM_BIT0", 15 },
    { "MMU_QUEUE_NUM_BIT1", 16 },
    { "MMU_QUEUE_NUM_BIT2", 17 },
    { "MMU_QUEUE_NUM_BIT3", 18 },
    { "MPLS_EXP_BIT0", 19 },
    { "MPLS_EXP_BIT1", 20 },
    { "MPLS_EXP_BIT2", 21 },
    { "OUTER_DOT1P_BIT0", 22 },
    { "OUTER_DOT1P_BIT1", 23 },
    { "OUTER_DOT1P_BIT2", 24 },
    { "VLAN_SOT", 25 },
    { "PORT_ID_BIT0", 26 },
    { "PORT_ID_BIT1", 27 },
    { "PORT_ID_BIT2", 28 },
    { "PORT_ID_BIT3", 29 },
    { "PORT_ID_BIT4", 30 },
    { "PORT_ID_BIT5", 31 },
    { "TOS_ECN_BIT0", 32 },
    { "TOS_ECN_BIT1", 33 },
    { "TOS_DSCP_BIT0", 34 },
    { "TOS_DSCP_BIT1", 35 },
    { "TOS_DSCP_BIT2", 36 },
    { "TOS_DSCP_BIT3", 37 },
    { "TOS_DSCP_BIT4", 38 },
    { "TOS_DSCP_BIT5", 39 },
    { "UNICAST_QUEUEING", 40 },
};

/* enum CTR_ING_EFLEX_OBJ_BUS_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_ing_eflex_obj_bus_t_enum[BCM56990_A0_LRD_CTR_ING_EFLEX_OBJ_BUS_T_ENUM_COUNT] = {
    { "VFP_POLICY_OBJ0", 0 },
    { "VFP_POLICY_OBJ1", 1 },
    { "VFP_POLICY_OBJ2", 2 },
    { "VFP_POLICY_OBJ3", 3 },
    { "IFP_POLICY_OBJ0", 4 },
    { "IFP_POLICY_OBJ1", 5 },
    { "IFP_POLICY_OBJ2", 6 },
    { "IFP_POLICY_OBJ3", 7 },
    { "IFP_POLICY_OBJ4", 8 },
    { "IFP_POLICY_OBJ5", 9 },
    { "IFP_POLICY_OBJ6", 10 },
    { "IFP_POLICY_OBJ7", 11 },
    { "IFP_POLICY_OBJ8", 12 },
    { "EM_POLICY_OBJ", 13 },
    { "MPLS_OBJ1", 14 },
    { "MPLS_OBJ2", 15 },
    { "L3_TNL", 16 },
    { "FLOW_COUNT_PREFIX_LEN", 17 },
    { "FLOW_COUNT_PORT_CONTEXT", 18 },
    { "FLOW_COUNT_FLOW_SIZE_LOWER", 19 },
    { "FLOW_COUNT_FLOW_SIZE_UPPER", 20 },
    { "ALPM_SRC_LOOKUP", 21 },
    { "ALPM_DST_LOOKUP", 22 },
    { "LOOKUP_HIT_STATUS", 23 },
    { "ING_PORT", 24 },
    { "EGR_PORT", 25 },
    { "VLAN_ID", 26 },
    { "L3_IIF", 27 },
    { "VRF", 28 },
    { "PORT_CLASS_ID", 29 },
    { "ECMP_GROUP", 30 },
    { "ECMP_MEMBER", 31 },
    { "NHOP_MC_INDEX", 32 },
    { "RTAG7_HASH_OBJ0", 33 },
    { "RTAG7_HASH_OBJ1", 34 },
    { "RTAG7_HASH_OBJ2", 35 },
    { "RTAG7_HASH_OBJ3", 36 },
    { "ING_TIMESTAMP_OBJ0", 37 },
    { "ING_TIMESTAMP_OBJ1", 38 },
    { "ING_TIMESTAMP_OBJ2", 39 },
    { "IP_TOTAL_LEN", 40 },
    { "L4_FLAGS", 41 },
    { "UDF1_OBJ0", 42 },
    { "UDF1_OBJ1", 43 },
    { "UDF1_OBJ2", 44 },
    { "UDF1_OBJ3", 45 },
    { "UDF1_OBJ4", 46 },
    { "UDF1_OBJ5", 47 },
    { "UDF1_OBJ6", 48 },
    { "UDF1_OBJ7", 49 },
    { "UDF2_OBJ0", 50 },
    { "UDF2_OBJ1", 51 },
    { "UDF2_OBJ2", 52 },
    { "UDF2_OBJ3", 53 },
    { "UDF2_OBJ4", 54 },
    { "UDF2_OBJ5", 55 },
    { "UDF2_OBJ6", 56 },
    { "UDF2_OBJ7", 57 },
    { "PKT_ATTR_OBJ0", 58 },
    { "PKT_ATTR_OBJ1", 59 },
    { "PKT_ATTR_OBJ2", 60 },
    { "INT_PRI", 61 },
    { "INT_CN", 62 },
    { "ING_MOD_EVENT", 63 },
    { "TRUNK_GROUP", 64 },
    { "TRUNK_MEMBER", 65 },
    { "IP_PROTOCOL", 66 },
};

/* enum CTR_ING_EFLEX_PKT_ATTR_BUS_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_ing_eflex_pkt_attr_bus_t_enum[BCM56990_A0_LRD_CTR_ING_EFLEX_PKT_ATTR_BUS_T_ENUM_COUNT] = {
    { "CNG_BIT0", 0 },
    { "CNG_BIT1", 1 },
    { "DCN", 2 },
    { "DROP", 3 },
    { "ELEPHANT", 4 },
    { "IFP_CNG_BIT0", 6 },
    { "IFP_CNG_BIT1", 7 },
    { "IFP_INT_PRI_BIT0", 8 },
    { "IFP_INT_PRI_BIT1", 9 },
    { "IFP_INT_PRI_BIT2", 10 },
    { "IFP_INT_PRI_BIT3", 11 },
    { "INT_CN_BIT0", 12 },
    { "INT_CN_BIT1", 13 },
    { "INT_PRI_BIT0", 14 },
    { "INT_PRI_BIT1", 15 },
    { "INT_PRI_BIT2", 16 },
    { "INT_PRI_BIT3", 17 },
    { "IP", 18 },
    { "MPLS_EXP_BIT0", 19 },
    { "MPLS_EXP_BIT1", 20 },
    { "MPLS_EXP_BIT2", 21 },
    { "OUTER_DOT1P_BIT0", 22 },
    { "OUTER_DOT1P_BIT1", 23 },
    { "OUTER_DOT1P_BIT2", 24 },
    { "VLAN_SOT", 25 },
    { "PKT_RESOLUTION_BIT0", 26 },
    { "PKT_RESOLUTION_BIT1", 27 },
    { "PKT_RESOLUTION_BIT2", 28 },
    { "PKT_RESOLUTION_BIT3", 29 },
    { "PKT_RESOLUTION_BIT4", 30 },
    { "PKT_RESOLUTION_BIT5", 31 },
    { "PORT_ID_BIT0", 32 },
    { "PORT_ID_BIT1", 33 },
    { "PORT_ID_BIT2", 34 },
    { "PORT_ID_BIT3", 35 },
    { "PORT_ID_BIT4", 36 },
    { "PORT_ID_BIT5", 37 },
    { "TCP_FLAG_TYPE_FIN", 38 },
    { "TCP_FLAG_TYPE_SYN", 39 },
    { "TCP_FLAG_TYPE_RST", 40 },
    { "TCP_FLAG_TYPE_PSH", 41 },
    { "TCP_FLAG_TYPE_ACK", 42 },
    { "TCP_FLAG_TYPE_URG", 43 },
    { "TCP_FLAG_TYPE_ECE", 44 },
    { "TCP_FLAG_TYPE_CWR", 45 },
    { "TOS_ECN_BIT0", 46 },
    { "TOS_ECN_BIT1", 47 },
    { "TOS_DSCP_BIT0", 48 },
    { "TOS_DSCP_BIT1", 49 },
    { "TOS_DSCP_BIT2", 50 },
    { "TOS_DSCP_BIT3", 51 },
    { "TOS_DSCP_BIT4", 52 },
    { "TOS_DSCP_BIT5", 53 },
};

/* enum CTR_ING_EFLEX_PKT_RESOLUTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_ctr_ing_eflex_pkt_resolution_t_enum[BCM56990_A0_LRD_CTR_ING_EFLEX_PKT_RESOLUTION_T_ENUM_COUNT] = {
    { "PKT_TYPE_UNKNOWN", 0 },
    { "PKT_TYPE_CONTROL", 1 },
    { "PKT_TYPE_BFD", 3 },
    { "PKT_TYPE_BPDU", 4 },
    { "PKT_TYPE_1588", 6 },
    { "PKT_TYPE_KNOWN_L2UC", 8 },
    { "PKT_TYPE_UNKNOWN_L2UC", 9 },
    { "PKT_TYPE_KNOWN_L2MC", 10 },
    { "PKT_TYPE_UNKNOWN_L2MC", 11 },
    { "PKT_TYPE_L2BC", 12 },
    { "PKT_TYPE_KNOWN_L3UC", 16 },
    { "PKT_TYPE_UNKNOWN_L3UC", 17 },
    { "PKT_TYPE_KNOWN_IPMC", 18 },
    { "PKT_TYPE_UNKNOWN_IPMC", 19 },
    { "PKT_TYPE_UNKNOWN_MPLS", 25 },
    { "PKT_TYPE_KNOWN_MPLS_L3", 26 },
    { "PKT_TYPE_KNOWN_MPLS", 28 },
};

/* enum DEVICE_BS_PLL_REF_CLK_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_bs_pll_ref_clk_t_enum[BCM56990_A0_LRD_DEVICE_BS_PLL_REF_CLK_T_ENUM_COUNT] = {
    { "CLK_AUTO", 0 },
    { "CLK_EXT_12_8MHZ", 1 },
    { "CLK_EXT_20MHZ", 2 },
    { "CLK_EXT_25MHZ", 3 },
    { "CLK_EXT_32MHZ", 4 },
    { "CLK_EXT_50MHZ", 5 },
    { "CLK_INT_50MHZ", 6 },
};

/* enum DEVICE_CLK_FREQ_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_clk_freq_t_enum[BCM56990_A0_LRD_DEVICE_CLK_FREQ_T_ENUM_COUNT] = {
    { "CLK_1325MHZ", 0 },
    { "CLK_1250MHZ", 1 },
    { "CLK_1175MHZ", 2 },
    { "CLK_1100MHZ", 3 },
    { "CLK_1025MHZ", 4 },
    { "CLK_950MHZ", 5 },
};

/* enum DEVICE_EM_BANK_ID_KEY_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_em_bank_id_key_t_enum[BCM56990_A0_LRD_DEVICE_EM_BANK_ID_KEY_T_ENUM_COUNT] = {
    { "L2_BANK0", 1 },
    { "L2_BANK1", 2 },
    { "MPLS_BANK0", 3 },
    { "MPLS_BANK1", 4 },
    { "MPLS_BANK2", 5 },
    { "MPLS_BANK3", 6 },
    { "L3_TUNNEL_BANK0", 7 },
    { "L3_TUNNEL_BANK1", 8 },
    { "L3_TUNNEL_BANK2", 9 },
    { "L3_TUNNEL_BANK3", 10 },
    { "UFT_BANK0", 11 },
    { "UFT_BANK1", 12 },
    { "UFT_BANK2", 13 },
    { "UFT_BANK3", 14 },
    { "UFT_BANK4", 15 },
    { "UFT_BANK5", 16 },
    { "UFT_BANK6", 17 },
    { "UFT_BANK7", 18 },
    { "UFT_MINI_BANK0", 19 },
    { "UFT_MINI_BANK1", 20 },
    { "UFT_MINI_BANK2", 21 },
    { "UFT_MINI_BANK3", 22 },
    { "UFT_MINI_BANK4", 23 },
    { "UFT_MINI_BANK5", 24 },
};

/* enum DEVICE_EM_BANK_ID_VALUE_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_em_bank_id_value_t_enum[BCM56990_A0_LRD_DEVICE_EM_BANK_ID_VALUE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "L2_BANK0", 1 },
    { "L2_BANK1", 2 },
    { "MPLS_BANK0", 3 },
    { "MPLS_BANK1", 4 },
    { "MPLS_BANK2", 5 },
    { "MPLS_BANK3", 6 },
    { "L3_TUNNEL_BANK0", 7 },
    { "L3_TUNNEL_BANK1", 8 },
    { "L3_TUNNEL_BANK2", 9 },
    { "L3_TUNNEL_BANK3", 10 },
    { "UFT_BANK0", 11 },
    { "UFT_BANK1", 12 },
    { "UFT_BANK2", 13 },
    { "UFT_BANK3", 14 },
    { "UFT_BANK4", 15 },
    { "UFT_BANK5", 16 },
    { "UFT_BANK6", 17 },
    { "UFT_BANK7", 18 },
    { "UFT_MINI_BANK0", 19 },
    { "UFT_MINI_BANK1", 20 },
    { "UFT_MINI_BANK2", 21 },
    { "UFT_MINI_BANK3", 22 },
    { "UFT_MINI_BANK4", 23 },
    { "UFT_MINI_BANK5", 24 },
};

/* enum DEVICE_EM_GROUP_ID_KEY_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_em_group_id_key_t_enum[BCM56990_A0_LRD_DEVICE_EM_GROUP_ID_KEY_T_ENUM_COUNT] = {
    { "L2_HASH_GROUP", 1 },
    { "MPLS_HASH_GROUP", 2 },
    { "FP_EM_HASH_GROUP", 3 },
    { "L3_TUNNEL_HASH_GROUP", 4 },
    { "ALPM_LEVEL2_GROUP", 5 },
    { "ALPM_LEVEL3_GROUP", 6 },
};

/* enum DEVICE_EM_GROUP_ID_VALUE_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_em_group_id_value_t_enum[BCM56990_A0_LRD_DEVICE_EM_GROUP_ID_VALUE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "L2_HASH_GROUP", 1 },
    { "MPLS_HASH_GROUP", 2 },
    { "FP_EM_HASH_GROUP", 3 },
    { "L3_TUNNEL_HASH_GROUP", 4 },
    { "ALPM_LEVEL2_GROUP", 5 },
    { "ALPM_LEVEL3_GROUP", 6 },
};

/* enum DEVICE_HASH_BANK_ID_KEY_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_hash_bank_id_key_t_enum[BCM56990_A0_LRD_DEVICE_HASH_BANK_ID_KEY_T_ENUM_COUNT] = {
    { "L2_BANK0", 1 },
    { "L2_BANK1", 2 },
    { "MPLS_BANK0", 3 },
    { "MPLS_BANK1", 4 },
    { "MPLS_BANK2", 5 },
    { "MPLS_BANK3", 6 },
    { "L3_TUNNEL_BANK0", 7 },
    { "L3_TUNNEL_BANK1", 8 },
    { "L3_TUNNEL_BANK2", 9 },
    { "L3_TUNNEL_BANK3", 10 },
    { "UFT_BANK0", 11 },
    { "UFT_BANK1", 12 },
    { "UFT_BANK2", 13 },
    { "UFT_BANK3", 14 },
};

/* enum DEVICE_HASH_VECTOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_hash_vector_t_enum[BCM56990_A0_LRD_DEVICE_HASH_VECTOR_T_ENUM_COUNT] = {
    { "CRC32A_CRC32B", 6 },
};

/* enum DEVICE_SEQ_RESET_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_seq_reset_t_enum[BCM56990_A0_LRD_DEVICE_SEQ_RESET_T_ENUM_COUNT] = {
    { "SEQ_RESET_NONE", 0 },
    { "SEQ_RESET_STAGE_4_PORTS", 1 },
    { "SEQ_RESET_STAGE_8_PORTS", 2 },
    { "SEQ_RESET_STAGE_ALL_PORTS", 3 },
};

/* enum DEVICE_TS_PLL_REF_CLK_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_ts_pll_ref_clk_t_enum[BCM56990_A0_LRD_DEVICE_TS_PLL_REF_CLK_T_ENUM_COUNT] = {
    { "CLK_AUTO", 0 },
    { "CLK_EXT_50MHZ", 1 },
    { "CLK_INT_50MHZ", 2 },
};

/* enum DEVICE_VARIANT_T */
#include <bcmltd/chip/bcmltd_variant_defs.h> /* DEVICE_VARIANT_T */
#include <bcmlrd/chip/bcm56990_a0/bcm56990_a0_lrd_override_default.h> /* DEVICE_VARIANT_T */
static const shr_enum_map_t bcm56990_a0_lrd_device_variant_t_enum[BCM56990_A0_LRD_DEVICE_VARIANT_T_ENUM_COUNT] = {
    { "BASE", BCMLTD_VARIANT_BCM56990_A0_BASE },
};

/* enum DLB_ASSIGNMENT_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_dlb_assignment_mode_t_enum[BCM56990_A0_LRD_DLB_ASSIGNMENT_MODE_T_ENUM_COUNT] = {
    { "TIME_ELIGIBILITY", 0 },
    { "FIXED", 1 },
    { "PACKET_SPRAY", 2 },
};

/* enum DLB_FLOW_SET_SIZE_T */
static const shr_enum_map_t bcm56990_a0_lrd_dlb_flow_set_size_t_enum[BCM56990_A0_LRD_DLB_FLOW_SET_SIZE_T_ENUM_COUNT] = {
    { "FLOW_SET_SIZE_0", 0 },
    { "FLOW_SET_SIZE_256", 1 },
    { "FLOW_SET_SIZE_512", 2 },
    { "FLOW_SET_SIZE_1024", 3 },
    { "FLOW_SET_SIZE_2048", 4 },
    { "FLOW_SET_SIZE_4096", 5 },
    { "FLOW_SET_SIZE_8192", 6 },
    { "FLOW_SET_SIZE_16384", 7 },
    { "FLOW_SET_SIZE_32768", 8 },
};

/* enum DLB_PORT_SCALING_FACTOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_dlb_port_scaling_factor_t_enum[BCM56990_A0_LRD_DLB_PORT_SCALING_FACTOR_T_ENUM_COUNT] = {
    { "SCALING_FACTOR_10G", 0 },
    { "SCALING_FACTOR_25G", 1 },
    { "SCALING_FACTOR_40G", 2 },
    { "SCALING_FACTOR_50G", 3 },
    { "SCALING_FACTOR_75G", 4 },
    { "SCALING_FACTOR_100G", 5 },
    { "SCALING_FACTOR_200G", 6 },
    { "SCALING_FACTOR_400G", 7 },
};

/* enum ECMP_HASH_ALG_T */
static const shr_enum_map_t bcm56990_a0_lrd_ecmp_hash_alg_t_enum[BCM56990_A0_LRD_ECMP_HASH_ALG_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "CRC32U", 1 },
    { "CRC32L", 2 },
    { "LSB", 3 },
};

/* enum ECMP_HASH_MASK_T */
static const shr_enum_map_t bcm56990_a0_lrd_ecmp_hash_mask_t_enum[BCM56990_A0_LRD_ECMP_HASH_MASK_T_ENUM_COUNT] = {
    { "LSB_10BITS", 0 },
    { "LSB_11BITS", 1 },
    { "LSB_12BITS", 2 },
    { "LSB_13BITS", 3 },
    { "LSB_14BITS", 4 },
    { "LSB_15BITS", 5 },
    { "LSB_16BITS", 6 },
};

/* enum ECMP_LB_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ecmp_lb_mode_t_enum[BCM56990_A0_LRD_ECMP_LB_MODE_T_ENUM_COUNT] = {
    { "REGULAR", 0 },
    { "RESILIENT", 1 },
    { "RANDOM", 2 },
};

/* enum ECMP_RH_SIZE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ecmp_rh_size_t_enum[BCM56990_A0_LRD_ECMP_RH_SIZE_T_ENUM_COUNT] = {
    { "RH_SIZE_64", 6 },
    { "RH_SIZE_128", 7 },
    { "RH_SIZE_256", 8 },
    { "RH_SIZE_512", 9 },
    { "RH_SIZE_1K", 10 },
    { "RH_SIZE_2K", 11 },
    { "RH_SIZE_4K", 12 },
    { "RH_SIZE_8K", 13 },
    { "RH_SIZE_16K", 14 },
    { "RH_SIZE_32K", 15 },
};

/* enum ECMP_WEIGHTED_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ecmp_weighted_mode_t_enum[BCM56990_A0_LRD_ECMP_WEIGHTED_MODE_T_ENUM_COUNT] = {
    { "MEMBER_REPLICATION", 1 },
    { "MEMBER_WEIGHT", 2 },
};

/* enum ECMP_WEIGHTED_SIZE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ecmp_weighted_size_t_enum[BCM56990_A0_LRD_ECMP_WEIGHTED_SIZE_T_ENUM_COUNT] = {
    { "WEIGHTED_SIZE_0_127", 2 },
    { "WEIGHTED_SIZE_256", 3 },
    { "WEIGHTED_SIZE_512", 4 },
    { "WEIGHTED_SIZE_1K", 5 },
    { "WEIGHTED_SIZE_2K", 6 },
    { "WEIGHTED_SIZE_4K", 7 },
};

/* enum ENUM_NAME_T */
static const shr_enum_map_t bcm56990_a0_lrd_enum_name_t_enum[BCM56990_A0_LRD_ENUM_NAME_T_ENUM_COUNT] = {
    { "INVALID_ENUM_NAME", -1 },
    { "ABILITY_TYPE", 0 },
    { "ACCEPT_ALL", 1 },
    { "ACCEPT_RED", 2 },
    { "ACCEPT_YELLOW_RED", 3 },
    { "ACQUIRING", 4 },
    { "ACTION", 5 },
    { "ACTION_ADD_INNER_TAG", 6 },
    { "ACTION_ADD_OUTER_TAG", 7 },
    { "ACTION_ARP_RARP_TERMINATION", 8 },
    { "ACTION_BFD_ENABLE", 9 },
    { "ACTION_CHANGE_LOOPBACK_SRC_PORT", 10 },
    { "ACTION_CHANGE_PKT_L2_FIELDS", 11 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL", 12 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_OFFSET", 13 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_ORDER", 14 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_WIDTH", 15 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_OFFSET", 16 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_ORDER", 17 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_WIDTH", 18 },
    { "ACTION_COPY_TO_CPU", 19 },
    { "ACTION_COPY_TO_CPU_CANCEL", 20 },
    { "ACTION_CTR_ENABLE", 21 },
    { "ACTION_CTR_ENABLE_OFFSET", 22 },
    { "ACTION_CTR_ENABLE_ORDER", 23 },
    { "ACTION_CTR_ENABLE_WIDTH", 24 },
    { "ACTION_DCN_DISABLE", 25 },
    { "ACTION_DCN_DISABLE_OFFSET", 26 },
    { "ACTION_DCN_DISABLE_ORDER", 27 },
    { "ACTION_DCN_DISABLE_WIDTH", 28 },
    { "ACTION_DCN_ENABLE", 29 },
    { "ACTION_DCN_ENABLE_OFFSET", 30 },
    { "ACTION_DCN_ENABLE_ORDER", 31 },
    { "ACTION_DCN_ENABLE_WIDTH", 32 },
    { "ACTION_DELAYED_DROP_ENABLE", 33 },
    { "ACTION_DELAYED_DROP_ENABLE_OFFSET", 34 },
    { "ACTION_DELAYED_DROP_ENABLE_ORDER", 35 },
    { "ACTION_DELAYED_DROP_ENABLE_WIDTH", 36 },
    { "ACTION_DELAYED_REDIRECT_ENABLE", 37 },
    { "ACTION_DELAYED_REDIRECT_ENABLE_OFFSET", 38 },
    { "ACTION_DELAYED_REDIRECT_ENABLE_ORDER", 39 },
    { "ACTION_DELAYED_REDIRECT_ENABLE_WIDTH", 40 },
    { "ACTION_DELAYED_REDIRECT_PORT", 41 },
    { "ACTION_DELAYED_REDIRECT_PORT_OFFSET", 42 },
    { "ACTION_DELAYED_REDIRECT_PORT_ORDER", 43 },
    { "ACTION_DELAYED_REDIRECT_PORT_WIDTH", 44 },
    { "ACTION_DELETE_INNER_TAG", 45 },
    { "ACTION_DGM", 46 },
    { "ACTION_DGM_BIAS", 47 },
    { "ACTION_DGM_BIAS_OFFSET", 48 },
    { "ACTION_DGM_BIAS_ORDER", 49 },
    { "ACTION_DGM_BIAS_WIDTH", 50 },
    { "ACTION_DGM_COST", 51 },
    { "ACTION_DGM_COST_OFFSET", 52 },
    { "ACTION_DGM_COST_ORDER", 53 },
    { "ACTION_DGM_COST_WIDTH", 54 },
    { "ACTION_DGM_OFFSET", 55 },
    { "ACTION_DGM_ORDER", 56 },
    { "ACTION_DGM_THRESHOLD", 57 },
    { "ACTION_DGM_THRESHOLD_OFFSET", 58 },
    { "ACTION_DGM_THRESHOLD_ORDER", 59 },
    { "ACTION_DGM_THRESHOLD_WIDTH", 60 },
    { "ACTION_DGM_WIDTH", 61 },
    { "ACTION_DISABLE_SRC_PRUNING", 62 },
    { "ACTION_DISABLE_SRC_PRUNING_OFFSET", 63 },
    { "ACTION_DISABLE_SRC_PRUNING_ORDER", 64 },
    { "ACTION_DISABLE_SRC_PRUNING_WIDTH", 65 },
    { "ACTION_DISABLE_VLAN_CHECK", 66 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE", 67 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE_OFFSET", 68 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE_ORDER", 69 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE_WIDTH", 70 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE", 71 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE_OFFSET", 72 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE_ORDER", 73 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE_WIDTH", 74 },
    { "ACTION_DO_NOT_CHANGE_TTL", 75 },
    { "ACTION_DO_NOT_CHANGE_TTL_OFFSET", 76 },
    { "ACTION_DO_NOT_CHANGE_TTL_ORDER", 77 },
    { "ACTION_DO_NOT_CHANGE_TTL_WIDTH", 78 },
    { "ACTION_DO_NOT_CUT_THROUGH", 79 },
    { "ACTION_DO_NOT_CUT_THROUGH_OFFSET", 80 },
    { "ACTION_DO_NOT_CUT_THROUGH_ORDER", 81 },
    { "ACTION_DO_NOT_CUT_THROUGH_WIDTH", 82 },
    { "ACTION_DO_NOT_LEARN", 83 },
    { "ACTION_DO_NOT_NAT", 84 },
    { "ACTION_DO_NOT_NAT_OFFSET", 85 },
    { "ACTION_DO_NOT_NAT_ORDER", 86 },
    { "ACTION_DO_NOT_NAT_WIDTH", 87 },
    { "ACTION_DO_NOT_URPF", 88 },
    { "ACTION_DO_NOT_URPF_OFFSET", 89 },
    { "ACTION_DO_NOT_URPF_ORDER", 90 },
    { "ACTION_DO_NOT_URPF_WIDTH", 91 },
    { "ACTION_DROP", 92 },
    { "ACTION_DROP_CANCEL", 93 },
    { "ACTION_DSCP_MASK", 94 },
    { "ACTION_DYNAMIC_ECMP_CANCEL", 95 },
    { "ACTION_DYNAMIC_ECMP_CANCEL_OFFSET", 96 },
    { "ACTION_DYNAMIC_ECMP_CANCEL_ORDER", 97 },
    { "ACTION_DYNAMIC_ECMP_CANCEL_WIDTH", 98 },
    { "ACTION_DYNAMIC_ECMP_ENABLE", 99 },
    { "ACTION_DYNAMIC_ECMP_ENABLE_OFFSET", 100 },
    { "ACTION_DYNAMIC_ECMP_ENABLE_ORDER", 101 },
    { "ACTION_DYNAMIC_ECMP_ENABLE_WIDTH", 102 },
    { "ACTION_ECMP_HASH", 103 },
    { "ACTION_ECMP_HASH_OFFSET", 104 },
    { "ACTION_ECMP_HASH_ORDER", 105 },
    { "ACTION_ECMP_HASH_WIDTH", 106 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL", 107 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL_OFFSET", 108 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL_ORDER", 109 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL_WIDTH", 110 },
    { "ACTION_ECN_MASK", 111 },
    { "ACTION_EGR_TIMESTAMP_INSERT", 112 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL", 113 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL_OFFSET", 114 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL_ORDER", 115 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL_WIDTH", 116 },
    { "ACTION_EGR_TIMESTAMP_INSERT_OFFSET", 117 },
    { "ACTION_EGR_TIMESTAMP_INSERT_ORDER", 118 },
    { "ACTION_EGR_TIMESTAMP_INSERT_WIDTH", 119 },
    { "ACTION_ENABLE_VLAN_CHECK", 120 },
    { "ACTION_ETRAP_COLOR_DISABLE", 121 },
    { "ACTION_ETRAP_COLOR_DISABLE_OFFSET", 122 },
    { "ACTION_ETRAP_COLOR_DISABLE_ORDER", 123 },
    { "ACTION_ETRAP_COLOR_DISABLE_WIDTH", 124 },
    { "ACTION_ETRAP_COLOR_ENABLE", 125 },
    { "ACTION_ETRAP_COLOR_ENABLE_OFFSET", 126 },
    { "ACTION_ETRAP_COLOR_ENABLE_ORDER", 127 },
    { "ACTION_ETRAP_COLOR_ENABLE_WIDTH", 128 },
    { "ACTION_ETRAP_LOOKUP_DISABLE", 129 },
    { "ACTION_ETRAP_LOOKUP_DISABLE_OFFSET", 130 },
    { "ACTION_ETRAP_LOOKUP_DISABLE_ORDER", 131 },
    { "ACTION_ETRAP_LOOKUP_DISABLE_WIDTH", 132 },
    { "ACTION_ETRAP_LOOKUP_ENABLE", 133 },
    { "ACTION_ETRAP_LOOKUP_ENABLE_OFFSET", 134 },
    { "ACTION_ETRAP_LOOKUP_ENABLE_ORDER", 135 },
    { "ACTION_ETRAP_LOOKUP_ENABLE_WIDTH", 136 },
    { "ACTION_ETRAP_QUEUE_DISABLE", 137 },
    { "ACTION_ETRAP_QUEUE_DISABLE_OFFSET", 138 },
    { "ACTION_ETRAP_QUEUE_DISABLE_ORDER", 139 },
    { "ACTION_ETRAP_QUEUE_DISABLE_WIDTH", 140 },
    { "ACTION_ETRAP_QUEUE_ENABLE", 141 },
    { "ACTION_ETRAP_QUEUE_ENABLE_OFFSET", 142 },
    { "ACTION_ETRAP_QUEUE_ENABLE_ORDER", 143 },
    { "ACTION_ETRAP_QUEUE_ENABLE_WIDTH", 144 },
    { "ACTION_EXACT_MATCH_CLASS_ID", 145 },
    { "ACTION_EXACT_MATCH_CLASS_ID_OFFSET", 146 },
    { "ACTION_EXACT_MATCH_CLASS_ID_ORDER", 147 },
    { "ACTION_EXACT_MATCH_CLASS_ID_WIDTH", 148 },
    { "ACTION_FLEX_CTR_G_COUNT", 149 },
    { "ACTION_FLEX_CTR_G_COUNT_OFFSET", 150 },
    { "ACTION_FLEX_CTR_G_COUNT_ORDER", 151 },
    { "ACTION_FLEX_CTR_G_COUNT_WIDTH", 152 },
    { "ACTION_FLEX_CTR_R_COUNT", 153 },
    { "ACTION_FLEX_CTR_R_COUNT_OFFSET", 154 },
    { "ACTION_FLEX_CTR_R_COUNT_ORDER", 155 },
    { "ACTION_FLEX_CTR_R_COUNT_WIDTH", 156 },
    { "ACTION_FLEX_CTR_Y_COUNT", 157 },
    { "ACTION_FLEX_CTR_Y_COUNT_OFFSET", 158 },
    { "ACTION_FLEX_CTR_Y_COUNT_ORDER", 159 },
    { "ACTION_FLEX_CTR_Y_COUNT_WIDTH", 160 },
    { "ACTION_FP_DELAYED_DROP_ID", 161 },
    { "ACTION_FP_DELAYED_DROP_ID_OFFSET", 162 },
    { "ACTION_FP_DELAYED_DROP_ID_ORDER", 163 },
    { "ACTION_FP_DELAYED_DROP_ID_WIDTH", 164 },
    { "ACTION_FP_DELAYED_REDIRECT_ID", 165 },
    { "ACTION_FP_DELAYED_REDIRECT_ID_OFFSET", 166 },
    { "ACTION_FP_DELAYED_REDIRECT_ID_ORDER", 167 },
    { "ACTION_FP_DELAYED_REDIRECT_ID_WIDTH", 168 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID", 169 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID_OFFSET", 170 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID_ORDER", 171 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID_WIDTH", 172 },
    { "ACTION_FP_ING_CLASS_ID", 173 },
    { "ACTION_FP_ING_CLASS_ID_OFFSET", 174 },
    { "ACTION_FP_ING_CLASS_ID_ORDER", 175 },
    { "ACTION_FP_ING_CLASS_ID_WIDTH", 176 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID", 177 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID_OFFSET", 178 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID_ORDER", 179 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID_WIDTH", 180 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID", 181 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_OFFSET", 182 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_ORDER", 183 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_WIDTH", 184 },
    { "ACTION_FP_VLAN_HASH_TABLE_A_ID", 185 },
    { "ACTION_FP_VLAN_HASH_TABLE_B_ID", 186 },
    { "ACTION_GREEN_TO_PID", 187 },
    { "ACTION_GREEN_TO_PID_OFFSET", 188 },
    { "ACTION_GREEN_TO_PID_ORDER", 189 },
    { "ACTION_GREEN_TO_PID_WIDTH", 190 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL", 191 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_OFFSET", 192 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_ORDER", 193 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_WIDTH", 194 },
    { "ACTION_G_COPY_TO_CPU", 195 },
    { "ACTION_G_COPY_TO_CPU_CANCEL", 196 },
    { "ACTION_G_COPY_TO_CPU_CANCEL_OFFSET", 197 },
    { "ACTION_G_COPY_TO_CPU_CANCEL_ORDER", 198 },
    { "ACTION_G_COPY_TO_CPU_CANCEL_WIDTH", 199 },
    { "ACTION_G_COPY_TO_CPU_OFFSET", 200 },
    { "ACTION_G_COPY_TO_CPU_ORDER", 201 },
    { "ACTION_G_COPY_TO_CPU_WIDTH", 202 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP", 203 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_OFFSET", 204 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_ORDER", 205 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_WIDTH", 206 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL", 207 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL_OFFSET", 208 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL_ORDER", 209 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL_WIDTH", 210 },
    { "ACTION_G_DROP", 211 },
    { "ACTION_G_DROP_CANCEL", 212 },
    { "ACTION_G_DROP_CANCEL_OFFSET", 213 },
    { "ACTION_G_DROP_CANCEL_ORDER", 214 },
    { "ACTION_G_DROP_CANCEL_WIDTH", 215 },
    { "ACTION_G_DROP_OFFSET", 216 },
    { "ACTION_G_DROP_ORDER", 217 },
    { "ACTION_G_DROP_WIDTH", 218 },
    { "ACTION_G_DSCP_UPDATES_CANCEL", 219 },
    { "ACTION_G_DSCP_UPDATES_CANCEL_OFFSET", 220 },
    { "ACTION_G_DSCP_UPDATES_CANCEL_ORDER", 221 },
    { "ACTION_G_DSCP_UPDATES_CANCEL_WIDTH", 222 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID", 223 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_OFFSET", 224 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_ORDER", 225 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_WIDTH", 226 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P", 227 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P_OFFSET", 228 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P_ORDER", 229 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P_WIDTH", 230 },
    { "ACTION_G_INTPRI_TO_TOS", 231 },
    { "ACTION_G_INTPRI_TO_TOS_OFFSET", 232 },
    { "ACTION_G_INTPRI_TO_TOS_ORDER", 233 },
    { "ACTION_G_INTPRI_TO_TOS_WIDTH", 234 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL", 235 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL_OFFSET", 236 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL_ORDER", 237 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL_WIDTH", 238 },
    { "ACTION_G_NEW_COLOR", 239 },
    { "ACTION_G_NEW_COLOR_OFFSET", 240 },
    { "ACTION_G_NEW_COLOR_ORDER", 241 },
    { "ACTION_G_NEW_COLOR_WIDTH", 242 },
    { "ACTION_G_NEW_COS", 243 },
    { "ACTION_G_NEW_COS_OFFSET", 244 },
    { "ACTION_G_NEW_COS_ORDER", 245 },
    { "ACTION_G_NEW_COS_WIDTH", 246 },
    { "ACTION_G_NEW_DSCP", 247 },
    { "ACTION_G_NEW_DSCP_OFFSET", 248 },
    { "ACTION_G_NEW_DSCP_ORDER", 249 },
    { "ACTION_G_NEW_DSCP_WIDTH", 250 },
    { "ACTION_G_NEW_ECN", 251 },
    { "ACTION_G_NEW_ECN_OFFSET", 252 },
    { "ACTION_G_NEW_ECN_ORDER", 253 },
    { "ACTION_G_NEW_ECN_WIDTH", 254 },
    { "ACTION_G_NEW_INNER_CFI", 255 },
    { "ACTION_G_NEW_INNER_PRI", 256 },
    { "ACTION_G_NEW_INTCN", 257 },
    { "ACTION_G_NEW_INTCN_OFFSET", 258 },
    { "ACTION_G_NEW_INTCN_ORDER", 259 },
    { "ACTION_G_NEW_INTCN_WIDTH", 260 },
    { "ACTION_G_NEW_INTPRI", 261 },
    { "ACTION_G_NEW_INTPRI_OFFSET", 262 },
    { "ACTION_G_NEW_INTPRI_ORDER", 263 },
    { "ACTION_G_NEW_INTPRI_WIDTH", 264 },
    { "ACTION_G_NEW_MC_COS", 265 },
    { "ACTION_G_NEW_MC_COS_OFFSET", 266 },
    { "ACTION_G_NEW_MC_COS_ORDER", 267 },
    { "ACTION_G_NEW_MC_COS_WIDTH", 268 },
    { "ACTION_G_NEW_OUTER_CFI", 269 },
    { "ACTION_G_NEW_OUTER_DOT1P", 270 },
    { "ACTION_G_NEW_OUTER_DOT1P_OFFSET", 271 },
    { "ACTION_G_NEW_OUTER_DOT1P_ORDER", 272 },
    { "ACTION_G_NEW_OUTER_DOT1P_WIDTH", 273 },
    { "ACTION_G_NEW_TOS", 274 },
    { "ACTION_G_NEW_TOS_OFFSET", 275 },
    { "ACTION_G_NEW_TOS_ORDER", 276 },
    { "ACTION_G_NEW_TOS_WIDTH", 277 },
    { "ACTION_G_NEW_UC_COS", 278 },
    { "ACTION_G_NEW_UC_COS_OFFSET", 279 },
    { "ACTION_G_NEW_UC_COS_ORDER", 280 },
    { "ACTION_G_NEW_UC_COS_WIDTH", 281 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P", 282 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_OFFSET", 283 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_ORDER", 284 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_WIDTH", 285 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS", 286 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS_OFFSET", 287 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS_ORDER", 288 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS_WIDTH", 289 },
    { "ACTION_G_PRESERVE_DOT1P", 290 },
    { "ACTION_G_PRESERVE_DOT1P_OFFSET", 291 },
    { "ACTION_G_PRESERVE_DOT1P_ORDER", 292 },
    { "ACTION_G_PRESERVE_DOT1P_WIDTH", 293 },
    { "ACTION_G_PRESERVE_DSCP", 294 },
    { "ACTION_G_PRESERVE_DSCP_OFFSET", 295 },
    { "ACTION_G_PRESERVE_DSCP_ORDER", 296 },
    { "ACTION_G_PRESERVE_DSCP_WIDTH", 297 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL", 298 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL_OFFSET", 299 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL_ORDER", 300 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL_WIDTH", 301 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE", 302 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE_OFFSET", 303 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE_ORDER", 304 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE_WIDTH", 305 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P", 306 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_OFFSET", 307 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_ORDER", 308 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_WIDTH", 309 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL", 310 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL_OFFSET", 311 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL_ORDER", 312 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL_WIDTH", 313 },
    { "ACTION_HIGIG_CLASS_ID_SELECT", 314 },
    { "ACTION_HIGIG_CLASS_ID_SELECT_OFFSET", 315 },
    { "ACTION_HIGIG_CLASS_ID_SELECT_ORDER", 316 },
    { "ACTION_HIGIG_CLASS_ID_SELECT_WIDTH", 317 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID", 318 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID_OFFSET", 319 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID_ORDER", 320 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID_WIDTH", 321 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX", 322 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_OFFSET", 323 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_ORDER", 324 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_WIDTH", 325 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE", 326 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_OFFSET", 327 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_ORDER", 328 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_WIDTH", 329 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE", 330 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_OFFSET", 331 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_ORDER", 332 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_WIDTH", 333 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID", 334 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_OFFSET", 335 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_ORDER", 336 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_WIDTH", 337 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0", 338 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_OFFSET", 339 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_ORDER", 340 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_WIDTH", 341 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1", 342 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_OFFSET", 343 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_ORDER", 344 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_WIDTH", 345 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX", 346 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX_OFFSET", 347 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX_ORDER", 348 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX_WIDTH", 349 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE", 350 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_OFFSET", 351 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_ORDER", 352 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_WIDTH", 353 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX", 354 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_OFFSET", 355 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_ORDER", 356 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_WIDTH", 357 },
    { "ACTION_ING_CLASS_ID_SELECT", 358 },
    { "ACTION_ING_CLASS_ID_SELECT_OFFSET", 359 },
    { "ACTION_ING_CLASS_ID_SELECT_ORDER", 360 },
    { "ACTION_ING_CLASS_ID_SELECT_WIDTH", 361 },
    { "ACTION_ING_TIMESTAMP_INSERT", 362 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL", 363 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL_OFFSET", 364 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL_ORDER", 365 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL_WIDTH", 366 },
    { "ACTION_ING_TIMESTAMP_INSERT_OFFSET", 367 },
    { "ACTION_ING_TIMESTAMP_INSERT_ORDER", 368 },
    { "ACTION_ING_TIMESTAMP_INSERT_WIDTH", 369 },
    { "ACTION_INNER_CFI_TO_OUTER_CFI", 370 },
    { "ACTION_INNER_DOT1P_TO_OUTER_DOT1P", 371 },
    { "ACTION_INNER_HDR_DSCP_CHANGE_DISABLE", 372 },
    { "ACTION_INNER_VLANID_TO_OUTER_VLANID", 373 },
    { "ACTION_IPV4_MC_TERMINATION", 374 },
    { "ACTION_IPV4_TERMINATION", 375 },
    { "ACTION_IPV6_MC_TERMINATION", 376 },
    { "ACTION_IPV6_TERMINATION", 377 },
    { "ACTION_L3_IIF_SET", 378 },
    { "ACTION_L3_SWITCH_CANCEL", 379 },
    { "ACTION_L3_SWITCH_CANCEL_OFFSET", 380 },
    { "ACTION_L3_SWITCH_CANCEL_ORDER", 381 },
    { "ACTION_L3_SWITCH_CANCEL_WIDTH", 382 },
    { "ACTION_L3_TNL_TERMINATION", 383 },
    { "ACTION_L3_TNL_TYPE", 384 },
    { "ACTION_LATENCY_MONITOR_DISABLE", 385 },
    { "ACTION_LATENCY_MONITOR_ENABLE", 386 },
    { "ACTION_MATCH_ID", 387 },
    { "ACTION_MATCH_ID_OFFSET", 388 },
    { "ACTION_MATCH_ID_ORDER", 389 },
    { "ACTION_MATCH_ID_WIDTH", 390 },
    { "ACTION_METER_ENABLE", 391 },
    { "ACTION_METER_ENABLE_OFFSET", 392 },
    { "ACTION_METER_ENABLE_ORDER", 393 },
    { "ACTION_METER_ENABLE_WIDTH", 394 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID", 395 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_OFFSET", 396 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_ORDER", 397 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_WIDTH", 398 },
    { "ACTION_MIRROR_FLOW_CLASS", 399 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE", 400 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE_OFFSET", 401 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE_ORDER", 402 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE_WIDTH", 403 },
    { "ACTION_MIRROR_FLOW_CLASS_OFFSET", 404 },
    { "ACTION_MIRROR_FLOW_CLASS_ORDER", 405 },
    { "ACTION_MIRROR_FLOW_CLASS_WIDTH", 406 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID", 407 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID_OFFSET", 408 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID_ORDER", 409 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID_WIDTH", 410 },
    { "ACTION_MIRROR_INSTANCE_ENABLE", 411 },
    { "ACTION_MIRROR_INSTANCE_ENABLE_OFFSET", 412 },
    { "ACTION_MIRROR_INSTANCE_ENABLE_ORDER", 413 },
    { "ACTION_MIRROR_INSTANCE_ENABLE_WIDTH", 414 },
    { "ACTION_MIRROR_INSTANCE_ID", 415 },
    { "ACTION_MIRROR_INSTANCE_ID_OFFSET", 416 },
    { "ACTION_MIRROR_INSTANCE_ID_ORDER", 417 },
    { "ACTION_MIRROR_INSTANCE_ID_WIDTH", 418 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE", 419 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE_OFFSET", 420 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE_ORDER", 421 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE_WIDTH", 422 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE", 423 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE_OFFSET", 424 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE_ORDER", 425 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE_WIDTH", 426 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID", 427 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_OFFSET", 428 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_ORDER", 429 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_WIDTH", 430 },
    { "ACTION_MIRROR_OVERRIDE", 431 },
    { "ACTION_MIRROR_OVERRIDE_OFFSET", 432 },
    { "ACTION_MIRROR_OVERRIDE_ORDER", 433 },
    { "ACTION_MIRROR_OVERRIDE_WIDTH", 434 },
    { "ACTION_MISCONFIG", 435 },
    { "ACTION_MISMATCH", 436 },
    { "ACTION_MPLS_DISABLE", 437 },
    { "ACTION_MPLS_ENABLE", 438 },
    { "ACTION_MPLS_TERMINATION", 439 },
    { "ACTION_NAT_EGR_OVERRIDE", 440 },
    { "ACTION_NAT_EGR_OVERRIDE_OFFSET", 441 },
    { "ACTION_NAT_EGR_OVERRIDE_ORDER", 442 },
    { "ACTION_NAT_EGR_OVERRIDE_WIDTH", 443 },
    { "ACTION_NEW_BFD_SEESSION_IDX", 444 },
    { "ACTION_NEW_CLASSIFICATION_TAG", 445 },
    { "ACTION_NEW_CLASSIFICATION_TAG_OFFSET", 446 },
    { "ACTION_NEW_CLASSIFICATION_TAG_ORDER", 447 },
    { "ACTION_NEW_CLASSIFICATION_TAG_WIDTH", 448 },
    { "ACTION_NEW_COLOR", 449 },
    { "ACTION_NEW_CPU_COS", 450 },
    { "ACTION_NEW_CPU_COS_OFFSET", 451 },
    { "ACTION_NEW_CPU_COS_ORDER", 452 },
    { "ACTION_NEW_CPU_COS_WIDTH", 453 },
    { "ACTION_NEW_DSCP", 454 },
    { "ACTION_NEW_ECN", 455 },
    { "ACTION_NEW_HIGIG_EH", 456 },
    { "ACTION_NEW_HIGIG_EH_OFFSET", 457 },
    { "ACTION_NEW_HIGIG_EH_ORDER", 458 },
    { "ACTION_NEW_HIGIG_EH_WIDTH", 459 },
    { "ACTION_NEW_INNER_CFI", 460 },
    { "ACTION_NEW_INNER_DOT1P", 461 },
    { "ACTION_NEW_INNER_VLANID", 462 },
    { "ACTION_NEW_INTPRI", 463 },
    { "ACTION_NEW_LOOPBACK_PACKET_PROFILE", 464 },
    { "ACTION_NEW_LOOPBACK_PP_PORT", 465 },
    { "ACTION_NEW_LOOPBACK_SRC_PORT", 466 },
    { "ACTION_NEW_LOOPBACK_TYPE", 467 },
    { "ACTION_NEW_MPLS_EXP", 468 },
    { "ACTION_NEW_OUTER_CFI", 469 },
    { "ACTION_NEW_OUTER_DOT1P", 470 },
    { "ACTION_NEW_OUTER_TPID", 471 },
    { "ACTION_NEW_OUTER_VLANID", 472 },
    { "ACTION_NEW_SERVICE_POOL_ID", 473 },
    { "ACTION_NEW_SERVICE_POOL_ID_OFFSET", 474 },
    { "ACTION_NEW_SERVICE_POOL_ID_ORDER", 475 },
    { "ACTION_NEW_SERVICE_POOL_ID_WIDTH", 476 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE", 477 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE_OFFSET", 478 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE_ORDER", 479 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE_WIDTH", 480 },
    { "ACTION_NEW_SVP", 481 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY", 482 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY_OFFSET", 483 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY_ORDER", 484 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY_WIDTH", 485 },
    { "ACTION_NEW_VFI", 486 },
    { "ACTION_NEW_VRF", 487 },
    { "ACTION_OUTER_CFI_TO_INNER_CFI", 488 },
    { "ACTION_OUTER_DOT1P_TO_INNER_DOT1P", 489 },
    { "ACTION_OUTER_VLANID_TO_INNER_VLANID", 490 },
    { "ACTION_PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_ID", 491 },
    { "ACTION_PRI_MODIFIER", 492 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE", 493 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_OFFSET", 494 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_ORDER", 495 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_WIDTH", 496 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST", 497 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST_OFFSET", 498 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST_ORDER", 499 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST_WIDTH", 500 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID", 501 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID_OFFSET", 502 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID_ORDER", 503 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID_WIDTH", 504 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID", 505 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID_OFFSET", 506 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID_ORDER", 507 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID_WIDTH", 508 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT", 509 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT_OFFSET", 510 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT_ORDER", 511 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT_WIDTH", 512 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST", 513 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING", 514 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_OFFSET", 515 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_ORDER", 516 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_WIDTH", 517 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_OFFSET", 518 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_ORDER", 519 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_WIDTH", 520 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST", 521 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_OFFSET", 522 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_ORDER", 523 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_WIDTH", 524 },
    { "ACTION_REDIRECT_TO_DVP", 525 },
    { "ACTION_REDIRECT_TO_DVP_OFFSET", 526 },
    { "ACTION_REDIRECT_TO_DVP_ORDER", 527 },
    { "ACTION_REDIRECT_TO_DVP_WIDTH", 528 },
    { "ACTION_REDIRECT_TO_ECMP", 529 },
    { "ACTION_REDIRECT_TO_ECMP_OFFSET", 530 },
    { "ACTION_REDIRECT_TO_ECMP_ORDER", 531 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID", 532 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_OFFSET", 533 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_ORDER", 534 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_WIDTH", 535 },
    { "ACTION_REDIRECT_TO_ECMP_WIDTH", 536 },
    { "ACTION_REDIRECT_TO_MODULE", 537 },
    { "ACTION_REDIRECT_TO_MODULE_OFFSET", 538 },
    { "ACTION_REDIRECT_TO_MODULE_ORDER", 539 },
    { "ACTION_REDIRECT_TO_MODULE_WIDTH", 540 },
    { "ACTION_REDIRECT_TO_NHOP", 541 },
    { "ACTION_REDIRECT_TO_NHOP_OFFSET", 542 },
    { "ACTION_REDIRECT_TO_NHOP_ORDER", 543 },
    { "ACTION_REDIRECT_TO_NHOP_WIDTH", 544 },
    { "ACTION_REDIRECT_TO_PORT", 545 },
    { "ACTION_REDIRECT_TO_PORT_OFFSET", 546 },
    { "ACTION_REDIRECT_TO_PORT_ORDER", 547 },
    { "ACTION_REDIRECT_TO_PORT_WIDTH", 548 },
    { "ACTION_REDIRECT_TO_TRUNK", 549 },
    { "ACTION_REDIRECT_TO_TRUNK_OFFSET", 550 },
    { "ACTION_REDIRECT_TO_TRUNK_ORDER", 551 },
    { "ACTION_REDIRECT_TO_TRUNK_WIDTH", 552 },
    { "ACTION_REDIRECT_UC_CANCEL", 553 },
    { "ACTION_REDIRECT_UC_CANCEL_OFFSET", 554 },
    { "ACTION_REDIRECT_UC_CANCEL_ORDER", 555 },
    { "ACTION_REDIRECT_UC_CANCEL_WIDTH", 556 },
    { "ACTION_REPLACE_INNER_TAG", 557 },
    { "ACTION_REPLACE_OUTER_TAG", 558 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL", 559 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_OFFSET", 560 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_ORDER", 561 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_WIDTH", 562 },
    { "ACTION_R_COPY_TO_CPU", 563 },
    { "ACTION_R_COPY_TO_CPU_CANCEL", 564 },
    { "ACTION_R_COPY_TO_CPU_CANCEL_OFFSET", 565 },
    { "ACTION_R_COPY_TO_CPU_CANCEL_ORDER", 566 },
    { "ACTION_R_COPY_TO_CPU_CANCEL_WIDTH", 567 },
    { "ACTION_R_COPY_TO_CPU_OFFSET", 568 },
    { "ACTION_R_COPY_TO_CPU_ORDER", 569 },
    { "ACTION_R_COPY_TO_CPU_WIDTH", 570 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP", 571 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_OFFSET", 572 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_ORDER", 573 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_WIDTH", 574 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL", 575 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL_OFFSET", 576 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL_ORDER", 577 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL_WIDTH", 578 },
    { "ACTION_R_DROP", 579 },
    { "ACTION_R_DROP_CANCEL", 580 },
    { "ACTION_R_DROP_CANCEL_OFFSET", 581 },
    { "ACTION_R_DROP_CANCEL_ORDER", 582 },
    { "ACTION_R_DROP_CANCEL_WIDTH", 583 },
    { "ACTION_R_DROP_OFFSET", 584 },
    { "ACTION_R_DROP_ORDER", 585 },
    { "ACTION_R_DROP_WIDTH", 586 },
    { "ACTION_R_DSCP_UPDATES_CANCEL", 587 },
    { "ACTION_R_DSCP_UPDATES_CANCEL_OFFSET", 588 },
    { "ACTION_R_DSCP_UPDATES_CANCEL_ORDER", 589 },
    { "ACTION_R_DSCP_UPDATES_CANCEL_WIDTH", 590 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID", 591 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_OFFSET", 592 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_ORDER", 593 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_WIDTH", 594 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P", 595 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P_OFFSET", 596 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P_ORDER", 597 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P_WIDTH", 598 },
    { "ACTION_R_INTPRI_TO_TOS", 599 },
    { "ACTION_R_INTPRI_TO_TOS_OFFSET", 600 },
    { "ACTION_R_INTPRI_TO_TOS_ORDER", 601 },
    { "ACTION_R_INTPRI_TO_TOS_WIDTH", 602 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL", 603 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL_OFFSET", 604 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL_ORDER", 605 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL_WIDTH", 606 },
    { "ACTION_R_NEW_COLOR", 607 },
    { "ACTION_R_NEW_COLOR_OFFSET", 608 },
    { "ACTION_R_NEW_COLOR_ORDER", 609 },
    { "ACTION_R_NEW_COLOR_WIDTH", 610 },
    { "ACTION_R_NEW_COS", 611 },
    { "ACTION_R_NEW_COS_OFFSET", 612 },
    { "ACTION_R_NEW_COS_ORDER", 613 },
    { "ACTION_R_NEW_COS_WIDTH", 614 },
    { "ACTION_R_NEW_DSCP", 615 },
    { "ACTION_R_NEW_DSCP_OFFSET", 616 },
    { "ACTION_R_NEW_DSCP_ORDER", 617 },
    { "ACTION_R_NEW_DSCP_WIDTH", 618 },
    { "ACTION_R_NEW_ECN", 619 },
    { "ACTION_R_NEW_ECN_OFFSET", 620 },
    { "ACTION_R_NEW_ECN_ORDER", 621 },
    { "ACTION_R_NEW_ECN_WIDTH", 622 },
    { "ACTION_R_NEW_INNER_CFI", 623 },
    { "ACTION_R_NEW_INNER_PRI", 624 },
    { "ACTION_R_NEW_INTCN", 625 },
    { "ACTION_R_NEW_INTCN_OFFSET", 626 },
    { "ACTION_R_NEW_INTCN_ORDER", 627 },
    { "ACTION_R_NEW_INTCN_WIDTH", 628 },
    { "ACTION_R_NEW_INTPRI", 629 },
    { "ACTION_R_NEW_INTPRI_OFFSET", 630 },
    { "ACTION_R_NEW_INTPRI_ORDER", 631 },
    { "ACTION_R_NEW_INTPRI_WIDTH", 632 },
    { "ACTION_R_NEW_MC_COS", 633 },
    { "ACTION_R_NEW_MC_COS_OFFSET", 634 },
    { "ACTION_R_NEW_MC_COS_ORDER", 635 },
    { "ACTION_R_NEW_MC_COS_WIDTH", 636 },
    { "ACTION_R_NEW_OUTER_CFI", 637 },
    { "ACTION_R_NEW_OUTER_DOT1P", 638 },
    { "ACTION_R_NEW_OUTER_DOT1P_OFFSET", 639 },
    { "ACTION_R_NEW_OUTER_DOT1P_ORDER", 640 },
    { "ACTION_R_NEW_OUTER_DOT1P_WIDTH", 641 },
    { "ACTION_R_NEW_UC_COS", 642 },
    { "ACTION_R_NEW_UC_COS_OFFSET", 643 },
    { "ACTION_R_NEW_UC_COS_ORDER", 644 },
    { "ACTION_R_NEW_UC_COS_WIDTH", 645 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P", 646 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_OFFSET", 647 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_ORDER", 648 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_WIDTH", 649 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS", 650 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS_OFFSET", 651 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS_ORDER", 652 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS_WIDTH", 653 },
    { "ACTION_R_PRESERVE_DOT1P", 654 },
    { "ACTION_R_PRESERVE_DOT1P_OFFSET", 655 },
    { "ACTION_R_PRESERVE_DOT1P_ORDER", 656 },
    { "ACTION_R_PRESERVE_DOT1P_WIDTH", 657 },
    { "ACTION_R_PRESERVE_DSCP", 658 },
    { "ACTION_R_PRESERVE_DSCP_OFFSET", 659 },
    { "ACTION_R_PRESERVE_DSCP_ORDER", 660 },
    { "ACTION_R_PRESERVE_DSCP_WIDTH", 661 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL", 662 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL_OFFSET", 663 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL_ORDER", 664 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL_WIDTH", 665 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE", 666 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE_OFFSET", 667 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE_ORDER", 668 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE_WIDTH", 669 },
    { "ACTION_SET_FWD_VLAN_TAG", 670 },
    { "ACTION_SET_VXLAN_FLAGS", 671 },
    { "ACTION_SET_VXLAN_HEADER_56_63", 672 },
    { "ACTION_SET_VXLAN_HEADER_8_31", 673 },
    { "ACTION_SET_VXLAN_RESERVED_1", 674 },
    { "ACTION_SET_VXLAN_RESERVED_2", 675 },
    { "ACTION_SFLOW_ENABLE", 676 },
    { "ACTION_SFLOW_ENABLE_OFFSET", 677 },
    { "ACTION_SFLOW_ENABLE_ORDER", 678 },
    { "ACTION_SFLOW_ENABLE_WIDTH", 679 },
    { "ACTION_SWITCH_TO_ECMP", 680 },
    { "ACTION_SWITCH_TO_ECMP_OFFSET", 681 },
    { "ACTION_SWITCH_TO_ECMP_ORDER", 682 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID", 683 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_OFFSET", 684 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_ORDER", 685 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_WIDTH", 686 },
    { "ACTION_SWITCH_TO_ECMP_WIDTH", 687 },
    { "ACTION_SWITCH_TO_L3UC", 688 },
    { "ACTION_SWITCH_TO_L3UC_OFFSET", 689 },
    { "ACTION_SWITCH_TO_L3UC_ORDER", 690 },
    { "ACTION_SWITCH_TO_L3UC_WIDTH", 691 },
    { "ACTION_TNL_AUTO", 692 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL", 693 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL_OFFSET", 694 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL_ORDER", 695 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL_WIDTH", 696 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE", 697 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE_OFFSET", 698 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE_ORDER", 699 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE_WIDTH", 700 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT", 701 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT_OFFSET", 702 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT_ORDER", 703 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT_WIDTH", 704 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK", 705 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_OFFSET", 706 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_ORDER", 707 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_WIDTH", 708 },
    { "ACTION_USE_OUTER_HDR_DSCP", 709 },
    { "ACTION_USE_OUTER_HDR_TTL", 710 },
    { "ACTION_VISIBILITY_ENABLE", 711 },
    { "ACTION_VISIBILITY_ENABLE_OFFSET", 712 },
    { "ACTION_VISIBILITY_ENABLE_ORDER", 713 },
    { "ACTION_VISIBILITY_ENABLE_WIDTH", 714 },
    { "ACTION_VLAN_CLASS_0", 715 },
    { "ACTION_VLAN_CLASS_1", 716 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL", 717 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_OFFSET", 718 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_ORDER", 719 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_WIDTH", 720 },
    { "ACTION_Y_COPY_TO_CPU", 721 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL", 722 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL_OFFSET", 723 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL_ORDER", 724 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL_WIDTH", 725 },
    { "ACTION_Y_COPY_TO_CPU_OFFSET", 726 },
    { "ACTION_Y_COPY_TO_CPU_ORDER", 727 },
    { "ACTION_Y_COPY_TO_CPU_WIDTH", 728 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP", 729 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_OFFSET", 730 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_ORDER", 731 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_WIDTH", 732 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL", 733 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL_OFFSET", 734 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL_ORDER", 735 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL_WIDTH", 736 },
    { "ACTION_Y_DROP", 737 },
    { "ACTION_Y_DROP_CANCEL", 738 },
    { "ACTION_Y_DROP_CANCEL_OFFSET", 739 },
    { "ACTION_Y_DROP_CANCEL_ORDER", 740 },
    { "ACTION_Y_DROP_CANCEL_WIDTH", 741 },
    { "ACTION_Y_DROP_OFFSET", 742 },
    { "ACTION_Y_DROP_ORDER", 743 },
    { "ACTION_Y_DROP_WIDTH", 744 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL", 745 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL_OFFSET", 746 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL_ORDER", 747 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL_WIDTH", 748 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID", 749 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_OFFSET", 750 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_ORDER", 751 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_WIDTH", 752 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P", 753 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P_OFFSET", 754 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P_ORDER", 755 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P_WIDTH", 756 },
    { "ACTION_Y_INTPRI_TO_TOS", 757 },
    { "ACTION_Y_INTPRI_TO_TOS_OFFSET", 758 },
    { "ACTION_Y_INTPRI_TO_TOS_ORDER", 759 },
    { "ACTION_Y_INTPRI_TO_TOS_WIDTH", 760 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL", 761 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL_OFFSET", 762 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL_ORDER", 763 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL_WIDTH", 764 },
    { "ACTION_Y_NEW_COLOR", 765 },
    { "ACTION_Y_NEW_COLOR_OFFSET", 766 },
    { "ACTION_Y_NEW_COLOR_ORDER", 767 },
    { "ACTION_Y_NEW_COLOR_WIDTH", 768 },
    { "ACTION_Y_NEW_COS", 769 },
    { "ACTION_Y_NEW_COS_OFFSET", 770 },
    { "ACTION_Y_NEW_COS_ORDER", 771 },
    { "ACTION_Y_NEW_COS_WIDTH", 772 },
    { "ACTION_Y_NEW_DSCP", 773 },
    { "ACTION_Y_NEW_DSCP_OFFSET", 774 },
    { "ACTION_Y_NEW_DSCP_ORDER", 775 },
    { "ACTION_Y_NEW_DSCP_WIDTH", 776 },
    { "ACTION_Y_NEW_ECN", 777 },
    { "ACTION_Y_NEW_ECN_OFFSET", 778 },
    { "ACTION_Y_NEW_ECN_ORDER", 779 },
    { "ACTION_Y_NEW_ECN_WIDTH", 780 },
    { "ACTION_Y_NEW_INNER_CFI", 781 },
    { "ACTION_Y_NEW_INNER_PRI", 782 },
    { "ACTION_Y_NEW_INTCN", 783 },
    { "ACTION_Y_NEW_INTCN_OFFSET", 784 },
    { "ACTION_Y_NEW_INTCN_ORDER", 785 },
    { "ACTION_Y_NEW_INTCN_WIDTH", 786 },
    { "ACTION_Y_NEW_INTPRI", 787 },
    { "ACTION_Y_NEW_INTPRI_OFFSET", 788 },
    { "ACTION_Y_NEW_INTPRI_ORDER", 789 },
    { "ACTION_Y_NEW_INTPRI_WIDTH", 790 },
    { "ACTION_Y_NEW_MC_COS", 791 },
    { "ACTION_Y_NEW_MC_COS_OFFSET", 792 },
    { "ACTION_Y_NEW_MC_COS_ORDER", 793 },
    { "ACTION_Y_NEW_MC_COS_WIDTH", 794 },
    { "ACTION_Y_NEW_OUTER_CFI", 795 },
    { "ACTION_Y_NEW_OUTER_DOT1P", 796 },
    { "ACTION_Y_NEW_OUTER_DOT1P_OFFSET", 797 },
    { "ACTION_Y_NEW_OUTER_DOT1P_ORDER", 798 },
    { "ACTION_Y_NEW_OUTER_DOT1P_WIDTH", 799 },
    { "ACTION_Y_NEW_UC_COS", 800 },
    { "ACTION_Y_NEW_UC_COS_OFFSET", 801 },
    { "ACTION_Y_NEW_UC_COS_ORDER", 802 },
    { "ACTION_Y_NEW_UC_COS_WIDTH", 803 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P", 804 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_OFFSET", 805 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_ORDER", 806 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_WIDTH", 807 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS", 808 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS_OFFSET", 809 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS_ORDER", 810 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS_WIDTH", 811 },
    { "ACTION_Y_PRESERVE_DOT1P", 812 },
    { "ACTION_Y_PRESERVE_DOT1P_OFFSET", 813 },
    { "ACTION_Y_PRESERVE_DOT1P_ORDER", 814 },
    { "ACTION_Y_PRESERVE_DOT1P_WIDTH", 815 },
    { "ACTION_Y_PRESERVE_DSCP", 816 },
    { "ACTION_Y_PRESERVE_DSCP_OFFSET", 817 },
    { "ACTION_Y_PRESERVE_DSCP_ORDER", 818 },
    { "ACTION_Y_PRESERVE_DSCP_WIDTH", 819 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL", 820 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL_OFFSET", 821 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL_ORDER", 822 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL_WIDTH", 823 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE", 824 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE_OFFSET", 825 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE_ORDER", 826 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE_WIDTH", 827 },
    { "ACTIVE", 828 },
    { "ACTIVE_LANE_MASK", 829 },
    { "ADAPTIVE_DYNAMIC", 830 },
    { "ADAPT_LOOKUP_MISS", 831 },
    { "ADAPT_RAM_CONTROLr", 832 },
    { "ADAPT_SER_CONTROLr", 833 },
    { "ADD", 834 },
    { "ADJUST", 835 },
    { "ADJUST_METERS", 836 },
    { "ADJUST_OPER", 837 },
    { "ADMINISTRATIVELY_DOWN", 838 },
    { "ADMIN_DOWN", 839 },
    { "ADVERT_SPEED", 840 },
    { "AGG_LIST_MEMBER", 841 },
    { "ALL", 842 },
    { "ALLOW", 843 },
    { "ALLOWED_PORT_BITMAP_PROFILEm", 844 },
    { "ALLOW_GLOBAL_ROUTE", 845 },
    { "ALPHA_1", 846 },
    { "ALPHA_1_128", 847 },
    { "ALPHA_1_16", 848 },
    { "ALPHA_1_2", 849 },
    { "ALPHA_1_32", 850 },
    { "ALPHA_1_4", 851 },
    { "ALPHA_1_64", 852 },
    { "ALPHA_1_8", 853 },
    { "ALPHA_2", 854 },
    { "ALPHA_4", 855 },
    { "ALPHA_8", 856 },
    { "ALPM1_DATA", 857 },
    { "ALPM2_DATA", 858 },
    { "ALPM_COMPRESSION_DST", 859 },
    { "ALPM_COMPRESSION_SRC", 860 },
    { "ALPM_COMP_KEY_FULL", 861 },
    { "ALPM_COMP_KEY_L4_PORT", 862 },
    { "ALPM_COMP_KEY_VRF", 863 },
    { "ALPM_DB_0", 864 },
    { "ALPM_DB_1", 865 },
    { "ALPM_DB_2", 866 },
    { "ALPM_DB_3", 867 },
    { "ALPM_DST_LOOKUP", 868 },
    { "ALPM_FLEX_CTR_CONTROLr", 869 },
    { "ALPM_HIT_MODE_DISABLE", 870 },
    { "ALPM_HIT_MODE_FORCE_CLEAR", 871 },
    { "ALPM_HIT_MODE_FORCE_SET", 872 },
    { "ALPM_KEY_INPUT_FP_COMP_DST", 873 },
    { "ALPM_KEY_INPUT_FP_COMP_SRC", 874 },
    { "ALPM_KEY_INPUT_LPM_DST_DOUBLE", 875 },
    { "ALPM_KEY_INPUT_LPM_DST_QUAD", 876 },
    { "ALPM_KEY_INPUT_LPM_DST_SINGLE", 877 },
    { "ALPM_KEY_INPUT_LPM_L3MC_DOUBLE", 878 },
    { "ALPM_KEY_INPUT_LPM_L3MC_QUAD", 879 },
    { "ALPM_KEY_INPUT_LPM_SRC_DOUBLE", 880 },
    { "ALPM_KEY_INPUT_LPM_SRC_QUAD", 881 },
    { "ALPM_KEY_INPUT_LPM_SRC_SINGLE", 882 },
    { "ALPM_KEY_MUX_FORMAT", 883 },
    { "ALPM_LEVEL2_GROUP", 884 },
    { "ALPM_LEVEL3_GROUP", 885 },
    { "ALPM_MODE", 886 },
    { "ALPM_SRC_LOOKUP", 887 },
    { "ALTERNATE_NHOP_ID", 888 },
    { "ALTERNATE_NUM_PATHS", 889 },
    { "ALTERNATE_PATH_BIAS", 890 },
    { "ALTERNATE_PATH_COST", 891 },
    { "ALTERNATE_PORT_ID", 892 },
    { "ALT_TTL_FNm", 893 },
    { "ALWAYS_COUNT", 894 },
    { "AMT", 895 },
    { "AMT_CONTROL", 896 },
    { "AMT_CONTROL_MASK", 897 },
    { "AM_TABLEm", 898 },
    { "ANY", 899 },
    { "ANY_IP4", 900 },
    { "ANY_IP6", 901 },
    { "ANY_LOOKUP_HIT", 902 },
    { "AN_PARALLEL_DETECT", 903 },
    { "APP_COMMUNICATION_FAILURE", 904 },
    { "APP_NOT_INITIALIZED", 905 },
    { "APP_NOT_RESPONDING", 906 },
    { "APP_RUNNING", 907 },
    { "ARMED", 908 },
    { "ARMED_PASSIVE", 909 },
    { "ARP", 910 },
    { "ARP_PROTOCOL", 911 },
    { "ARP_PROTOCOL_MASK", 912 },
    { "ARP_RARP_TERMINATION", 913 },
    { "ARP_REPL", 914 },
    { "ARP_REPLY", 915 },
    { "ARP_REPLY_DROP", 916 },
    { "ARP_REPLY_TO_CPU", 917 },
    { "ARP_REQUEST", 918 },
    { "ARP_REQUEST_DROP", 919 },
    { "ARP_REQUEST_TO_CPU", 920 },
    { "ARRAY_DEPTH", 921 },
    { "ASSIGNMENT_MODE", 922 },
    { "ASSIGN_DEFAULT_NETWORK_SVP", 923 },
    { "ASSIGN_INT_PRI", 924 },
    { "ASSOC_DATA_FULL", 925 },
    { "ASSOC_DATA_REDUCED", 926 },
    { "ASYNCHRONOUS", 927 },
    { "ATTRIBUTES", 928 },
    { "ATTR_TEMPLATE_INSTANCES_EXCEEDED", 929 },
    { "ATTR_TEMPLATE_NOT_PRESENT", 930 },
    { "AUTH_NOT_EXISTS", 931 },
    { "AUTO", 932 },
    { "AUTONEG", 933 },
    { "AUTONEG_DONE", 934 },
    { "AUTONEG_FEC_OVERRIDE", 935 },
    { "AUTONEG_FEC_OVERRIDE_AUTO", 936 },
    { "AUTONEG_MODE", 937 },
    { "AUTO_EXPAND", 938 },
    { "AUTO_SWITCHOVER", 939 },
    { "AVG", 940 },
    { "AVG_Q_SIZE", 941 },
    { "AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr", 942 },
    { "AVS_CEN_ROSC_STATUSr", 943 },
    { "AVS_CLEAR_PMB_ERROR_STATUSr", 944 },
    { "AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r", 945 },
    { "AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr", 946 },
    { "AVS_HW_MNTR_ADC_SETTLING_TIMEr", 947 },
    { "AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr", 948 },
    { "AVS_HW_MNTR_AVS_INTR_FLAGSr", 949 },
    { "AVS_HW_MNTR_AVS_REGISTERS_LOCKSr", 950 },
    { "AVS_HW_MNTR_AVS_SPARE_0r", 951 },
    { "AVS_HW_MNTR_AVS_SPARE_1r", 952 },
    { "AVS_HW_MNTR_AVS_SPAREr", 953 },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r", 954 },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr", 955 },
    { "AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r", 956 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_1r", 957 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_2r", 958 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_3r", 959 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_ENr", 960 },
    { "AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr", 961 },
    { "AVS_HW_MNTR_LAST_MEASURED_SENSORr", 962 },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r", 963 },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr", 964 },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr", 965 },
    { "AVS_HW_MNTR_ROSC_COUNTING_MODEr", 966 },
    { "AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr", 967 },
    { "AVS_HW_MNTR_SEQUENCER_INITr", 968 },
    { "AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r", 969 },
    { "AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr", 970 },
    { "AVS_HW_MNTR_SW_CONTROLSr", 971 },
    { "AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr", 972 },
    { "AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr", 973 },
    { "AVS_HW_MNTR_TEMPERATURE_THRESHOLDr", 974 },
    { "AVS_MISC_CONTROL_0r", 975 },
    { "AVS_MISC_CONTROL_1r", 976 },
    { "AVS_MISC_CONTROL_2r", 977 },
    { "AVS_MISC_CONTROL_3r", 978 },
    { "AVS_MISC_STATUS_0r", 979 },
    { "AVS_MISC_STATUS_1r", 980 },
    { "AVS_MISC_STATUSr", 981 },
    { "AVS_PMB_ERROR_STATUSr", 982 },
    { "AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr", 983 },
    { "AVS_PMB_SLAVE_AVS_PWD_CONTROLr", 984 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr", 985 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr", 986 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr", 987 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr", 988 },
    { "AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr", 989 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr", 990 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr", 991 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr", 992 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr", 993 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr", 994 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr", 995 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr", 996 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr", 997 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r", 998 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r", 999 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r", 1000 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r", 1001 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr", 1002 },
    { "AVS_PMB_TIMEOUTr", 1003 },
    { "AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr", 1004 },
    { "AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr", 1005 },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr", 1006 },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODEr", 1007 },
    { "AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr", 1008 },
    { "AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr", 1009 },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr", 1010 },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr", 1011 },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr", 1012 },
    { "AVS_PVT_PAD_ADC_STATUSr", 1013 },
    { "AVS_PVT_PAD_DAC_STATUSr", 1014 },
    { "AVS_PVT_REMOTE_0_SENSOR_STATUSr", 1015 },
    { "AVS_PVT_REMOTE_1_SENSOR_STATUSr", 1016 },
    { "AVS_PVT_REMOTE_2_SENSOR_STATUSr", 1017 },
    { "AVS_PVT_REMOTE_3_SENSOR_STATUSr", 1018 },
    { "AVS_PVT_REMOTE_4_SENSOR_STATUSr", 1019 },
    { "AVS_PVT_REMOTE_5_SENSOR_STATUSr", 1020 },
    { "AVS_PVT_REMOTE_6_SENSOR_STATUSr", 1021 },
    { "AVS_PVT_REMOTE_7_SENSOR_STATUSr", 1022 },
    { "AVS_PVT_REMOTE_SENSOR_STATUSr", 1023 },
    { "AVS_PVT_VMON_1P8V_STATUSr", 1024 },
    { "AVS_PVT_VMON_1V_0_STATUSr", 1025 },
    { "AVS_PVT_VMON_1V_1_STATUSr", 1026 },
    { "AVS_PVT_VMON_1V_2_STATUSr", 1027 },
    { "AVS_PVT_VMON_1V_3_STATUSr", 1028 },
    { "AVS_PVT_VMON_1V_4_STATUSr", 1029 },
    { "AVS_PVT_VMON_1V_5_STATUSr", 1030 },
    { "AVS_PVT_VMON_1V_STATUSr", 1031 },
    { "AVS_PVT_VMON_3P3V_STATUSr", 1032 },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r", 1033 },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r", 1034 },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr", 1035 },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr", 1036 },
    { "AVS_ROSC_THRESHOLD1_CEN_ROSCr", 1037 },
    { "AVS_ROSC_THRESHOLD1_DIRECTIONr", 1038 },
    { "AVS_ROSC_THRESHOLD2_CEN_ROSCr", 1039 },
    { "AVS_ROSC_THRESHOLD2_DIRECTIONr", 1040 },
    { "AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr", 1041 },
    { "AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr", 1042 },
    { "AVS_TMON_SPARE_0r", 1043 },
    { "AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr", 1044 },
    { "AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr", 1045 },
    { "AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr", 1046 },
    { "AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr", 1047 },
    { "AVS_TMON_TEMPERATURE_RESET_THRESHOLDr", 1048 },
    { "AVS_TMON_TP_TMON_TEST_ENABLEr", 1049 },
    { "AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr", 1050 },
    { "AVS_TOP_CTRL_AVS_STATUS_INr", 1051 },
    { "AVS_TOP_CTRL_AVS_STATUS_OUTr", 1052 },
    { "AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr", 1053 },
    { "AVS_TOP_CTRL_MEMORY_ASSISTr", 1054 },
    { "AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr", 1055 },
    { "AVS_TOP_CTRL_OTP_AVS_INFOr", 1056 },
    { "AVS_TOP_CTRL_OTP_STATUSr", 1057 },
    { "AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr", 1058 },
    { "AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr", 1059 },
    { "AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr", 1060 },
    { "AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr", 1061 },
    { "AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr", 1062 },
    { "AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr", 1063 },
    { "AVS_TOP_CTRL_REVIDr", 1064 },
    { "AVS_TOP_CTRL_RMON_HZr", 1065 },
    { "AVS_TOP_CTRL_RMON_RAWR_EXTr", 1066 },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_HZr", 1067 },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_VTr", 1068 },
    { "AVS_TOP_CTRL_RMON_VTr", 1069 },
    { "AVS_TOP_CTRL_S2_STANDBY_STATUSr", 1070 },
    { "AVS_TOP_CTRL_SPARE_HIGHr", 1071 },
    { "AVS_TOP_CTRL_SPARE_LOWr", 1072 },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr", 1073 },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr", 1074 },
    { "AVS_TOP_CTRL_START_AVS_CPUr", 1075 },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr", 1076 },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr", 1077 },
    { "AVS_TOP_CTRL_VTRAP_STATUS_CLEARr", 1078 },
    { "AVS_TOP_CTRL_VTRAP_STATUSr", 1079 },
    { "AWAITING_COUNTER_RESOURCE", 1080 },
    { "BALANCED", 1081 },
    { "BANDWIDTH_KBPS", 1082 },
    { "BANDWIDTH_KBPS_OPER", 1083 },
    { "BASE", 1084 },
    { "BASE_BUCKET_WIDTH", 1085 },
    { "BASE_ECMP_ID", 1086 },
    { "BASE_ENTRY_WIDTH", 1087 },
    { "BASE_INDEX", 1088 },
    { "BASE_INDEX_AUTO", 1089 },
    { "BASE_INDEX_OPER", 1090 },
    { "BASE_MC_Q", 1091 },
    { "BASE_UC_Q", 1092 },
    { "BC", 1093 },
    { "BCAST_BLOCK_MASKm", 1094 },
    { "BCMFP_ENTRY_METER_PIPE_ID_MISMATCH", 1095 },
    { "BC_MASK_MODE", 1096 },
    { "BFD", 1097 },
    { "BFD_ERROR", 1098 },
    { "BFD_ERROR_MASK", 1099 },
    { "BFD_RX_ACH_TYPE_CONTROL0r", 1100 },
    { "BFD_RX_ACH_TYPE_CONTROL1r", 1101 },
    { "BFD_RX_ACH_TYPE_MPLSTP1_32r", 1102 },
    { "BFD_RX_ACH_TYPE_MPLSTPr", 1103 },
    { "BFD_RX_UDP_CONTROL_1r", 1104 },
    { "BFD_RX_UDP_CONTROLr", 1105 },
    { "BFD_SLOWPATH", 1106 },
    { "BFD_SLOWPATH_MASK", 1107 },
    { "BFD_TERMINATED", 1108 },
    { "BFD_TERMINATED_DROP", 1109 },
    { "BFD_UNKNOWN_ACH_ERR", 1110 },
    { "BFD_UNKNOWN_CTRL_PKT", 1111 },
    { "BFD_UNKNOWN_VER_OR_DISCARD", 1112 },
    { "BIN2_FIELD_MASK", 1113 },
    { "BIN2_FIELD_SELECT", 1114 },
    { "BIN2_L4_OFFSET", 1115 },
    { "BIN2_UDF_CHUNK", 1116 },
    { "BIN3_FIELD_MASK", 1117 },
    { "BIN3_FIELD_SELECT", 1118 },
    { "BIN3_L4_OFFSET", 1119 },
    { "BIN3_UDF_CHUNK", 1120 },
    { "BIN_FIELD_MASK", 1121 },
    { "BIN_FIELD_SELECT", 1122 },
    { "BIN_UDF_CHUNK", 1123 },
    { "BIT_OFFSET_INVALID", 1124 },
    { "BLK_TYPE", 1125 },
    { "BLOCK", 1126 },
    { "BLOCKED_EGR_PORTS", 1127 },
    { "BLOCK_MASK_A", 1128 },
    { "BLOCK_MASK_B", 1129 },
    { "BLOCK_MASK_DROP", 1130 },
    { "BLOCK_PFC_QUEUE_UPDATES", 1131 },
    { "BOS_ACTIONS", 1132 },
    { "BPDU", 1133 },
    { "BPDU_PROTOCOL", 1134 },
    { "BPDU_PROTOCOL_MASK", 1135 },
    { "BRIDGE", 1136 },
    { "BS_PLL_0_CLK_SEL", 1137 },
    { "BS_PLL_1_CLK_SEL", 1138 },
    { "BUFFER_AVAILABLE", 1139 },
    { "BUFFER_POOL", 1140 },
    { "BURST_SIZE_AUTO", 1141 },
    { "BURST_SIZE_KBITS", 1142 },
    { "BURST_SIZE_KBITS_OPER", 1143 },
    { "BUS_USAGE", 1144 },
    { "BYPASS", 1145 },
    { "BYTE", 1146 },
    { "BYTE_COUNT", 1147 },
    { "BYTE_COUNT_EGR", 1148 },
    { "BYTE_COUNT_ING", 1149 },
    { "BYTE_MODE", 1150 },
    { "CANDIDATE_BYTES", 1151 },
    { "CANDIDATE_FILTER_EXCEEDED", 1152 },
    { "CAP_PORT_LOAD", 1153 },
    { "CAP_PORT_QUEUE_SIZE", 1154 },
    { "CAP_TM_QUEUE_SIZE", 1155 },
    { "CBSM_PREVENTED", 1156 },
    { "CBSM_PREVENTED_MASK", 1157 },
    { "CDMAC_CLOCK_CTRLr", 1158 },
    { "CDMAC_CTRLr", 1159 },
    { "CDMAC_ECC_CTRLr", 1160 },
    { "CDMAC_ECC_STATUSr", 1161 },
    { "CDMAC_FIFO_STATUSr", 1162 },
    { "CDMAC_INTR_ENABLEr", 1163 },
    { "CDMAC_INTR_STATUSr", 1164 },
    { "CDMAC_LAG_FAILOVER_STATUSr", 1165 },
    { "CDMAC_LINK_INTR_CTRLr", 1166 },
    { "CDMAC_LINK_INTR_STATUSr", 1167 },
    { "CDMAC_MEM_CTRLr", 1168 },
    { "CDMAC_MIB_COUNTER_CTRLr", 1169 },
    { "CDMAC_MIB_COUNTER_MODEr", 1170 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r", 1171 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r", 1172 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r", 1173 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r", 1174 },
    { "CDMAC_MODEr", 1175 },
    { "CDMAC_PAUSE_CTRLr", 1176 },
    { "CDMAC_PFC_CTRLr", 1177 },
    { "CDMAC_PFC_DAr", 1178 },
    { "CDMAC_PFC_OPCODEr", 1179 },
    { "CDMAC_PFC_TYPEr", 1180 },
    { "CDMAC_RSV_MASKr", 1181 },
    { "CDMAC_RX_CTRLr", 1182 },
    { "CDMAC_RX_LSS_CTRLr", 1183 },
    { "CDMAC_RX_LSS_STATUSr", 1184 },
    { "CDMAC_RX_MAC_SAr", 1185 },
    { "CDMAC_RX_MAX_SIZEr", 1186 },
    { "CDMAC_RX_VLAN_TAGr", 1187 },
    { "CDMAC_SPAREr", 1188 },
    { "CDMAC_TXFIFO_STATUSr", 1189 },
    { "CDMAC_TX_CTRLr", 1190 },
    { "CDMAC_TX_MAC_SAr", 1191 },
    { "CDMAC_VERSION_IDr", 1192 },
    { "CDMIB_MEMm", 1193 },
    { "CDPORT_FAULT_LINK_STATUSr", 1194 },
    { "CDPORT_FLOW_CONTROL_CONFIGr", 1195 },
    { "CDPORT_GENERAL_SPARE0_REGr", 1196 },
    { "CDPORT_GENERAL_SPARE1_REGr", 1197 },
    { "CDPORT_GENERAL_SPARE2_REGr", 1198 },
    { "CDPORT_GENERAL_SPARE3_REGr", 1199 },
    { "CDPORT_INTR_MASKr", 1200 },
    { "CDPORT_INTR_STATUSr", 1201 },
    { "CDPORT_LAG_FAILOVER_CONFIGr", 1202 },
    { "CDPORT_LED_CONTROLr", 1203 },
    { "CDPORT_MAC_CONTROLr", 1204 },
    { "CDPORT_MODE_REGr", 1205 },
    { "CDPORT_PM_VERSION_IDr", 1206 },
    { "CDPORT_PORT_INTR_ENABLEr", 1207 },
    { "CDPORT_PORT_INTR_STATUSr", 1208 },
    { "CDPORT_PORT_STATUSr", 1209 },
    { "CDPORT_SBUS_CONTROLr", 1210 },
    { "CDPORT_SPARE0_REGr", 1211 },
    { "CDPORT_SPARE1_REGr", 1212 },
    { "CDPORT_SPARE2_REGr", 1213 },
    { "CDPORT_SPARE3_REGr", 1214 },
    { "CDPORT_SW_FLOW_CONTROLr", 1215 },
    { "CDPORT_TSC_CLOCK_CONTROLr", 1216 },
    { "CDPORT_TSC_MEM_CTRLr", 1217 },
    { "CDPORT_TSC_PLL_LOCK_STATUSr", 1218 },
    { "CDPORT_TSC_UCMEM_DATAm", 1219 },
    { "CDPORT_XGXS0_CTRL_REGr", 1220 },
    { "CDPORT_XGXS0_LN0_STATUS_REGr", 1221 },
    { "CDPORT_XGXS0_LN1_STATUS_REGr", 1222 },
    { "CDPORT_XGXS0_LN2_STATUS_REGr", 1223 },
    { "CDPORT_XGXS0_LN3_STATUS_REGr", 1224 },
    { "CDPORT_XGXS0_STATUS_REGr", 1225 },
    { "CELLS", 1226 },
    { "CELL_SIZE", 1227 },
    { "CELL_TOO_SMALL", 1228 },
    { "CELL_USAGE", 1229 },
    { "CENTRAL_CTR_EVICTION_CONTROLr", 1230 },
    { "CENTRAL_CTR_EVICTION_COUNTER_FLAGr", 1231 },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr", 1232 },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr", 1233 },
    { "CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr", 1234 },
    { "CENTRAL_CTR_EVICTION_FIFO_STATUSr", 1235 },
    { "CENTRAL_CTR_EVICTION_FIFOm", 1236 },
    { "CENTRAL_CTR_EVICTION_INTR_ENABLEr", 1237 },
    { "CENTRAL_CTR_EVICTION_INTR_STATUSr", 1238 },
    { "CE_LATENCY", 1239 },
    { "CFI", 1240 },
    { "CFI_DROP", 1241 },
    { "CFI_OR_L3_DISABLE", 1242 },
    { "CF_UPDATE_MODE", 1243 },
    { "CHANGE_EXP", 1244 },
    { "CHANGE_INT_ECN_CNG", 1245 },
    { "CHANGE_PAYLOAD_ECN", 1246 },
    { "CHANNEL_TYPE", 1247 },
    { "CHECK_ICV", 1248 },
    { "CHIP_DEBUG", 1249 },
    { "CHUNK_INDEX", 1250 },
    { "CL72_RESTART_TIMEOUT_EN", 1251 },
    { "CL72_RESTART_TIMEOUT_EN_AUTO", 1252 },
    { "CLASS", 1253 },
    { "CLASS_BASED_LEARN_DROP", 1254 },
    { "CLASS_ID", 1255 },
    { "CLEAR", 1256 },
    { "CLEAR_ON_READ", 1257 },
    { "CLK_1025MHZ", 1258 },
    { "CLK_1100MHZ", 1259 },
    { "CLK_1175MHZ", 1260 },
    { "CLK_1250MHZ", 1261 },
    { "CLK_1325MHZ", 1262 },
    { "CLK_950MHZ", 1263 },
    { "CLK_AUTO", 1264 },
    { "CLK_BACKUP", 1265 },
    { "CLK_DIVISOR", 1266 },
    { "CLK_DIVISOR_OPER", 1267 },
    { "CLK_EXT_12_8MHZ", 1268 },
    { "CLK_EXT_20MHZ", 1269 },
    { "CLK_EXT_25MHZ", 1270 },
    { "CLK_EXT_32MHZ", 1271 },
    { "CLK_EXT_50MHZ", 1272 },
    { "CLK_INT_50MHZ", 1273 },
    { "CLK_PRIMARY", 1274 },
    { "CLK_RECOVERY", 1275 },
    { "CMIC_CMC0_CCMDMA_CH0_CFGr", 1276 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", 1277 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", 1278 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", 1279 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", 1280 },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr", 1281 },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr", 1282 },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr", 1283 },
    { "CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr", 1284 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", 1285 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", 1286 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", 1287 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", 1288 },
    { "CMIC_CMC0_CCMDMA_CH0_STATr", 1289 },
    { "CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr", 1290 },
    { "CMIC_CMC0_CCMDMA_CH1_CFGr", 1291 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", 1292 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", 1293 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", 1294 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", 1295 },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr", 1296 },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr", 1297 },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr", 1298 },
    { "CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr", 1299 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", 1300 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", 1301 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", 1302 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", 1303 },
    { "CMIC_CMC0_CCMDMA_CH1_STATr", 1304 },
    { "CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr", 1305 },
    { "CMIC_CMC0_CCMDMA_CH2_CFGr", 1306 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", 1307 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", 1308 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", 1309 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", 1310 },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr", 1311 },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr", 1312 },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr", 1313 },
    { "CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr", 1314 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", 1315 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", 1316 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", 1317 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", 1318 },
    { "CMIC_CMC0_CCMDMA_CH2_STATr", 1319 },
    { "CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr", 1320 },
    { "CMIC_CMC0_CCMDMA_CH3_CFGr", 1321 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", 1322 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", 1323 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", 1324 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", 1325 },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr", 1326 },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr", 1327 },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr", 1328 },
    { "CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr", 1329 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", 1330 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", 1331 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", 1332 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", 1333 },
    { "CMIC_CMC0_CCMDMA_CH3_STATr", 1334 },
    { "CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr", 1335 },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r", 1336 },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r", 1337 },
    { "CMIC_CMC0_PKTDMA_CH0_CTRLr", 1338 },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr", 1339 },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr", 1340 },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr", 1341 },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr", 1342 },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr", 1343 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr", 1344 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr", 1345 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr", 1346 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr", 1347 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", 1348 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr", 1349 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr", 1350 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", 1351 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", 1352 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", 1353 },
    { "CMIC_CMC0_PKTDMA_CH0_INTR_COALr", 1354 },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", 1355 },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr", 1356 },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr", 1357 },
    { "CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", 1358 },
    { "CMIC_CMC0_PKTDMA_CH0_STATr", 1359 },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r", 1360 },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r", 1361 },
    { "CMIC_CMC0_PKTDMA_CH1_CTRLr", 1362 },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr", 1363 },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr", 1364 },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr", 1365 },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr", 1366 },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr", 1367 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr", 1368 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr", 1369 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr", 1370 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr", 1371 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", 1372 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr", 1373 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr", 1374 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", 1375 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", 1376 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", 1377 },
    { "CMIC_CMC0_PKTDMA_CH1_INTR_COALr", 1378 },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", 1379 },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr", 1380 },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr", 1381 },
    { "CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", 1382 },
    { "CMIC_CMC0_PKTDMA_CH1_STATr", 1383 },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r", 1384 },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r", 1385 },
    { "CMIC_CMC0_PKTDMA_CH2_CTRLr", 1386 },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr", 1387 },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr", 1388 },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr", 1389 },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr", 1390 },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr", 1391 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr", 1392 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr", 1393 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr", 1394 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr", 1395 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", 1396 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr", 1397 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr", 1398 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", 1399 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", 1400 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", 1401 },
    { "CMIC_CMC0_PKTDMA_CH2_INTR_COALr", 1402 },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", 1403 },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr", 1404 },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr", 1405 },
    { "CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", 1406 },
    { "CMIC_CMC0_PKTDMA_CH2_STATr", 1407 },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r", 1408 },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r", 1409 },
    { "CMIC_CMC0_PKTDMA_CH3_CTRLr", 1410 },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr", 1411 },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr", 1412 },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr", 1413 },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr", 1414 },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr", 1415 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr", 1416 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr", 1417 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr", 1418 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr", 1419 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", 1420 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr", 1421 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr", 1422 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", 1423 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", 1424 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", 1425 },
    { "CMIC_CMC0_PKTDMA_CH3_INTR_COALr", 1426 },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", 1427 },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr", 1428 },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr", 1429 },
    { "CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", 1430 },
    { "CMIC_CMC0_PKTDMA_CH3_STATr", 1431 },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r", 1432 },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r", 1433 },
    { "CMIC_CMC0_PKTDMA_CH4_CTRLr", 1434 },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr", 1435 },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr", 1436 },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr", 1437 },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr", 1438 },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr", 1439 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr", 1440 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr", 1441 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr", 1442 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr", 1443 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", 1444 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr", 1445 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr", 1446 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", 1447 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", 1448 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", 1449 },
    { "CMIC_CMC0_PKTDMA_CH4_INTR_COALr", 1450 },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", 1451 },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr", 1452 },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr", 1453 },
    { "CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", 1454 },
    { "CMIC_CMC0_PKTDMA_CH4_STATr", 1455 },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r", 1456 },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r", 1457 },
    { "CMIC_CMC0_PKTDMA_CH5_CTRLr", 1458 },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr", 1459 },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr", 1460 },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr", 1461 },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr", 1462 },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr", 1463 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr", 1464 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr", 1465 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr", 1466 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr", 1467 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", 1468 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr", 1469 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr", 1470 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", 1471 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", 1472 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", 1473 },
    { "CMIC_CMC0_PKTDMA_CH5_INTR_COALr", 1474 },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", 1475 },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr", 1476 },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr", 1477 },
    { "CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", 1478 },
    { "CMIC_CMC0_PKTDMA_CH5_STATr", 1479 },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r", 1480 },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r", 1481 },
    { "CMIC_CMC0_PKTDMA_CH6_CTRLr", 1482 },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr", 1483 },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr", 1484 },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr", 1485 },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr", 1486 },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr", 1487 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr", 1488 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr", 1489 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr", 1490 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr", 1491 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", 1492 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr", 1493 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr", 1494 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", 1495 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", 1496 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", 1497 },
    { "CMIC_CMC0_PKTDMA_CH6_INTR_COALr", 1498 },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", 1499 },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr", 1500 },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr", 1501 },
    { "CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", 1502 },
    { "CMIC_CMC0_PKTDMA_CH6_STATr", 1503 },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r", 1504 },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r", 1505 },
    { "CMIC_CMC0_PKTDMA_CH7_CTRLr", 1506 },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr", 1507 },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr", 1508 },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr", 1509 },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr", 1510 },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr", 1511 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr", 1512 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr", 1513 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr", 1514 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr", 1515 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", 1516 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr", 1517 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr", 1518 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", 1519 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", 1520 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", 1521 },
    { "CMIC_CMC0_PKTDMA_CH7_INTR_COALr", 1522 },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", 1523 },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr", 1524 },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr", 1525 },
    { "CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", 1526 },
    { "CMIC_CMC0_PKTDMA_CH7_STATr", 1527 },
    { "CMIC_CMC0_SBUSDMA_CH0_CONTROLr", 1528 },
    { "CMIC_CMC0_SBUSDMA_CH0_COUNTr", 1529 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", 1530 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", 1531 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", 1532 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", 1533 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", 1534 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1535 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1536 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", 1537 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", 1538 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1539 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", 1540 },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", 1541 },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", 1542 },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr", 1543 },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr", 1544 },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr", 1545 },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", 1546 },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", 1547 },
    { "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr", 1548 },
    { "CMIC_CMC0_SBUSDMA_CH0_OPCODEr", 1549 },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r", 1550 },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUESTr", 1551 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", 1552 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr", 1553 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", 1554 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", 1555 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr", 1556 },
    { "CMIC_CMC0_SBUSDMA_CH0_STATUSr", 1557 },
    { "CMIC_CMC0_SBUSDMA_CH0_TIMERr", 1558 },
    { "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr", 1559 },
    { "CMIC_CMC0_SBUSDMA_CH1_CONTROLr", 1560 },
    { "CMIC_CMC0_SBUSDMA_CH1_COUNTr", 1561 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", 1562 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", 1563 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", 1564 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", 1565 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", 1566 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1567 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1568 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", 1569 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", 1570 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1571 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", 1572 },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", 1573 },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", 1574 },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr", 1575 },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr", 1576 },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr", 1577 },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", 1578 },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", 1579 },
    { "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr", 1580 },
    { "CMIC_CMC0_SBUSDMA_CH1_OPCODEr", 1581 },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r", 1582 },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUESTr", 1583 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", 1584 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr", 1585 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", 1586 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", 1587 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr", 1588 },
    { "CMIC_CMC0_SBUSDMA_CH1_STATUSr", 1589 },
    { "CMIC_CMC0_SBUSDMA_CH1_TIMERr", 1590 },
    { "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr", 1591 },
    { "CMIC_CMC0_SBUSDMA_CH2_CONTROLr", 1592 },
    { "CMIC_CMC0_SBUSDMA_CH2_COUNTr", 1593 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", 1594 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", 1595 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", 1596 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", 1597 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", 1598 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1599 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1600 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", 1601 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", 1602 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1603 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", 1604 },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", 1605 },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", 1606 },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr", 1607 },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr", 1608 },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr", 1609 },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", 1610 },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", 1611 },
    { "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr", 1612 },
    { "CMIC_CMC0_SBUSDMA_CH2_OPCODEr", 1613 },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r", 1614 },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUESTr", 1615 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", 1616 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr", 1617 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", 1618 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", 1619 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr", 1620 },
    { "CMIC_CMC0_SBUSDMA_CH2_STATUSr", 1621 },
    { "CMIC_CMC0_SBUSDMA_CH2_TIMERr", 1622 },
    { "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr", 1623 },
    { "CMIC_CMC0_SBUSDMA_CH3_CONTROLr", 1624 },
    { "CMIC_CMC0_SBUSDMA_CH3_COUNTr", 1625 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", 1626 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", 1627 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", 1628 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", 1629 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", 1630 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1631 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1632 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", 1633 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", 1634 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1635 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", 1636 },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", 1637 },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", 1638 },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr", 1639 },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr", 1640 },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr", 1641 },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", 1642 },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", 1643 },
    { "CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr", 1644 },
    { "CMIC_CMC0_SBUSDMA_CH3_OPCODEr", 1645 },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r", 1646 },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUESTr", 1647 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", 1648 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr", 1649 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", 1650 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", 1651 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr", 1652 },
    { "CMIC_CMC0_SBUSDMA_CH3_STATUSr", 1653 },
    { "CMIC_CMC0_SBUSDMA_CH3_TIMERr", 1654 },
    { "CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr", 1655 },
    { "CMIC_CMC0_SBUSDMA_CH4_CONTROLr", 1656 },
    { "CMIC_CMC0_SBUSDMA_CH4_COUNTr", 1657 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", 1658 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", 1659 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", 1660 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", 1661 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", 1662 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1663 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1664 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", 1665 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", 1666 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1667 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", 1668 },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", 1669 },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", 1670 },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr", 1671 },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr", 1672 },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr", 1673 },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", 1674 },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", 1675 },
    { "CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr", 1676 },
    { "CMIC_CMC0_SBUSDMA_CH4_OPCODEr", 1677 },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r", 1678 },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUESTr", 1679 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", 1680 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr", 1681 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", 1682 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", 1683 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr", 1684 },
    { "CMIC_CMC0_SBUSDMA_CH4_STATUSr", 1685 },
    { "CMIC_CMC0_SBUSDMA_CH4_TIMERr", 1686 },
    { "CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr", 1687 },
    { "CMIC_CMC0_SBUSDMA_CH5_CONTROLr", 1688 },
    { "CMIC_CMC0_SBUSDMA_CH5_COUNTr", 1689 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", 1690 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", 1691 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", 1692 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", 1693 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", 1694 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1695 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1696 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", 1697 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", 1698 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1699 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", 1700 },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", 1701 },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", 1702 },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr", 1703 },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr", 1704 },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr", 1705 },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", 1706 },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", 1707 },
    { "CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr", 1708 },
    { "CMIC_CMC0_SBUSDMA_CH5_OPCODEr", 1709 },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r", 1710 },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUESTr", 1711 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", 1712 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr", 1713 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", 1714 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", 1715 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr", 1716 },
    { "CMIC_CMC0_SBUSDMA_CH5_STATUSr", 1717 },
    { "CMIC_CMC0_SBUSDMA_CH5_TIMERr", 1718 },
    { "CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr", 1719 },
    { "CMIC_CMC0_SBUSDMA_CH6_CONTROLr", 1720 },
    { "CMIC_CMC0_SBUSDMA_CH6_COUNTr", 1721 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", 1722 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", 1723 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", 1724 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", 1725 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", 1726 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1727 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1728 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", 1729 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", 1730 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1731 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", 1732 },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", 1733 },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", 1734 },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr", 1735 },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr", 1736 },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr", 1737 },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", 1738 },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", 1739 },
    { "CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr", 1740 },
    { "CMIC_CMC0_SBUSDMA_CH6_OPCODEr", 1741 },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r", 1742 },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUESTr", 1743 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", 1744 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr", 1745 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", 1746 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", 1747 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr", 1748 },
    { "CMIC_CMC0_SBUSDMA_CH6_STATUSr", 1749 },
    { "CMIC_CMC0_SBUSDMA_CH6_TIMERr", 1750 },
    { "CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr", 1751 },
    { "CMIC_CMC0_SBUSDMA_CH7_CONTROLr", 1752 },
    { "CMIC_CMC0_SBUSDMA_CH7_COUNTr", 1753 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", 1754 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", 1755 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", 1756 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", 1757 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", 1758 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1759 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1760 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", 1761 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", 1762 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1763 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", 1764 },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", 1765 },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", 1766 },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr", 1767 },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr", 1768 },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr", 1769 },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", 1770 },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", 1771 },
    { "CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr", 1772 },
    { "CMIC_CMC0_SBUSDMA_CH7_OPCODEr", 1773 },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r", 1774 },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUESTr", 1775 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", 1776 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr", 1777 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", 1778 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", 1779 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr", 1780 },
    { "CMIC_CMC0_SBUSDMA_CH7_STATUSr", 1781 },
    { "CMIC_CMC0_SBUSDMA_CH7_TIMERr", 1782 },
    { "CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr", 1783 },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", 1784 },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr", 1785 },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", 1786 },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr", 1787 },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr", 1788 },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr", 1789 },
    { "CMIC_CMC0_SHARED_AXI_PER_ID_STATr", 1790 },
    { "CMIC_CMC0_SHARED_AXI_STATr", 1791 },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr", 1792 },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", 1793 },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr", 1794 },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", 1795 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr", 1796 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr", 1797 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", 1798 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", 1799 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr", 1800 },
    { "CMIC_CMC0_SHARED_CONFIGr", 1801 },
    { "CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", 1802 },
    { "CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", 1803 },
    { "CMIC_CMC0_SHARED_IRQ_STAT0r", 1804 },
    { "CMIC_CMC0_SHARED_IRQ_STAT1r", 1805 },
    { "CMIC_CMC0_SHARED_IRQ_STAT_CLR0r", 1806 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr", 1807 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", 1808 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", 1809 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", 1810 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", 1811 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr", 1812 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr", 1813 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr", 1814 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr", 1815 },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r", 1816 },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r", 1817 },
    { "CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", 1818 },
    { "CMIC_CMC0_SHARED_RXBUF_CONFIGr", 1819 },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", 1820 },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", 1821 },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr", 1822 },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr", 1823 },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr", 1824 },
    { "CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr", 1825 },
    { "CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr", 1826 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr", 1827 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", 1828 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", 1829 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", 1830 },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", 1831 },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", 1832 },
    { "CMIC_CMC0_SHARED_TXBUF_DEBUGr", 1833 },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr", 1834 },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr", 1835 },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr", 1836 },
    { "CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr", 1837 },
    { "CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr", 1838 },
    { "CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", 1839 },
    { "CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr", 1840 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr", 1841 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr", 1842 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr", 1843 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr", 1844 },
    { "CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr", 1845 },
    { "CMIC_CMC1_CCMDMA_CH0_CFGr", 1846 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", 1847 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", 1848 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", 1849 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", 1850 },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr", 1851 },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr", 1852 },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr", 1853 },
    { "CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr", 1854 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", 1855 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", 1856 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", 1857 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", 1858 },
    { "CMIC_CMC1_CCMDMA_CH0_STATr", 1859 },
    { "CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr", 1860 },
    { "CMIC_CMC1_CCMDMA_CH1_CFGr", 1861 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", 1862 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", 1863 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", 1864 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", 1865 },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr", 1866 },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr", 1867 },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr", 1868 },
    { "CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr", 1869 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", 1870 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", 1871 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", 1872 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", 1873 },
    { "CMIC_CMC1_CCMDMA_CH1_STATr", 1874 },
    { "CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr", 1875 },
    { "CMIC_CMC1_CCMDMA_CH2_CFGr", 1876 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", 1877 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", 1878 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", 1879 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", 1880 },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr", 1881 },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr", 1882 },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr", 1883 },
    { "CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr", 1884 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", 1885 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", 1886 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", 1887 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", 1888 },
    { "CMIC_CMC1_CCMDMA_CH2_STATr", 1889 },
    { "CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr", 1890 },
    { "CMIC_CMC1_CCMDMA_CH3_CFGr", 1891 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", 1892 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", 1893 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", 1894 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", 1895 },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr", 1896 },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr", 1897 },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr", 1898 },
    { "CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr", 1899 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", 1900 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", 1901 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", 1902 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", 1903 },
    { "CMIC_CMC1_CCMDMA_CH3_STATr", 1904 },
    { "CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr", 1905 },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r", 1906 },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r", 1907 },
    { "CMIC_CMC1_PKTDMA_CH0_CTRLr", 1908 },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr", 1909 },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr", 1910 },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr", 1911 },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr", 1912 },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr", 1913 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr", 1914 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr", 1915 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr", 1916 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr", 1917 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", 1918 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr", 1919 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr", 1920 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", 1921 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", 1922 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", 1923 },
    { "CMIC_CMC1_PKTDMA_CH0_INTR_COALr", 1924 },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", 1925 },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr", 1926 },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr", 1927 },
    { "CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", 1928 },
    { "CMIC_CMC1_PKTDMA_CH0_STATr", 1929 },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r", 1930 },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r", 1931 },
    { "CMIC_CMC1_PKTDMA_CH1_CTRLr", 1932 },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr", 1933 },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr", 1934 },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr", 1935 },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr", 1936 },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr", 1937 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr", 1938 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr", 1939 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr", 1940 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr", 1941 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", 1942 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr", 1943 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr", 1944 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", 1945 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", 1946 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", 1947 },
    { "CMIC_CMC1_PKTDMA_CH1_INTR_COALr", 1948 },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", 1949 },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr", 1950 },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr", 1951 },
    { "CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", 1952 },
    { "CMIC_CMC1_PKTDMA_CH1_STATr", 1953 },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r", 1954 },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r", 1955 },
    { "CMIC_CMC1_PKTDMA_CH2_CTRLr", 1956 },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr", 1957 },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr", 1958 },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr", 1959 },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr", 1960 },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr", 1961 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr", 1962 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr", 1963 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr", 1964 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr", 1965 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", 1966 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr", 1967 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr", 1968 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", 1969 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", 1970 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", 1971 },
    { "CMIC_CMC1_PKTDMA_CH2_INTR_COALr", 1972 },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", 1973 },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr", 1974 },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr", 1975 },
    { "CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", 1976 },
    { "CMIC_CMC1_PKTDMA_CH2_STATr", 1977 },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r", 1978 },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r", 1979 },
    { "CMIC_CMC1_PKTDMA_CH3_CTRLr", 1980 },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr", 1981 },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr", 1982 },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr", 1983 },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr", 1984 },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr", 1985 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr", 1986 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr", 1987 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr", 1988 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr", 1989 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", 1990 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr", 1991 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr", 1992 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", 1993 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", 1994 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", 1995 },
    { "CMIC_CMC1_PKTDMA_CH3_INTR_COALr", 1996 },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", 1997 },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr", 1998 },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr", 1999 },
    { "CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", 2000 },
    { "CMIC_CMC1_PKTDMA_CH3_STATr", 2001 },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r", 2002 },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r", 2003 },
    { "CMIC_CMC1_PKTDMA_CH4_CTRLr", 2004 },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr", 2005 },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr", 2006 },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr", 2007 },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr", 2008 },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr", 2009 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr", 2010 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr", 2011 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr", 2012 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr", 2013 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", 2014 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr", 2015 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr", 2016 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", 2017 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", 2018 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", 2019 },
    { "CMIC_CMC1_PKTDMA_CH4_INTR_COALr", 2020 },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", 2021 },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr", 2022 },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr", 2023 },
    { "CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", 2024 },
    { "CMIC_CMC1_PKTDMA_CH4_STATr", 2025 },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r", 2026 },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r", 2027 },
    { "CMIC_CMC1_PKTDMA_CH5_CTRLr", 2028 },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr", 2029 },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr", 2030 },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr", 2031 },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr", 2032 },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr", 2033 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr", 2034 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr", 2035 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr", 2036 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr", 2037 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", 2038 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr", 2039 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr", 2040 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", 2041 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", 2042 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", 2043 },
    { "CMIC_CMC1_PKTDMA_CH5_INTR_COALr", 2044 },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", 2045 },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr", 2046 },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr", 2047 },
    { "CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", 2048 },
    { "CMIC_CMC1_PKTDMA_CH5_STATr", 2049 },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r", 2050 },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r", 2051 },
    { "CMIC_CMC1_PKTDMA_CH6_CTRLr", 2052 },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr", 2053 },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr", 2054 },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr", 2055 },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr", 2056 },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr", 2057 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr", 2058 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr", 2059 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr", 2060 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr", 2061 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", 2062 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr", 2063 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr", 2064 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", 2065 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", 2066 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", 2067 },
    { "CMIC_CMC1_PKTDMA_CH6_INTR_COALr", 2068 },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", 2069 },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr", 2070 },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr", 2071 },
    { "CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", 2072 },
    { "CMIC_CMC1_PKTDMA_CH6_STATr", 2073 },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r", 2074 },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r", 2075 },
    { "CMIC_CMC1_PKTDMA_CH7_CTRLr", 2076 },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr", 2077 },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr", 2078 },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr", 2079 },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr", 2080 },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr", 2081 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr", 2082 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr", 2083 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr", 2084 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr", 2085 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", 2086 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr", 2087 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr", 2088 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", 2089 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", 2090 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", 2091 },
    { "CMIC_CMC1_PKTDMA_CH7_INTR_COALr", 2092 },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", 2093 },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr", 2094 },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr", 2095 },
    { "CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", 2096 },
    { "CMIC_CMC1_PKTDMA_CH7_STATr", 2097 },
    { "CMIC_CMC1_SBUSDMA_CH0_CONTROLr", 2098 },
    { "CMIC_CMC1_SBUSDMA_CH0_COUNTr", 2099 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", 2100 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", 2101 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", 2102 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", 2103 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", 2104 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2105 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2106 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", 2107 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", 2108 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2109 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", 2110 },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", 2111 },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", 2112 },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr", 2113 },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr", 2114 },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr", 2115 },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", 2116 },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", 2117 },
    { "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr", 2118 },
    { "CMIC_CMC1_SBUSDMA_CH0_OPCODEr", 2119 },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r", 2120 },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUESTr", 2121 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", 2122 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr", 2123 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", 2124 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", 2125 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr", 2126 },
    { "CMIC_CMC1_SBUSDMA_CH0_STATUSr", 2127 },
    { "CMIC_CMC1_SBUSDMA_CH0_TIMERr", 2128 },
    { "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr", 2129 },
    { "CMIC_CMC1_SBUSDMA_CH1_CONTROLr", 2130 },
    { "CMIC_CMC1_SBUSDMA_CH1_COUNTr", 2131 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", 2132 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", 2133 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", 2134 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", 2135 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", 2136 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2137 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2138 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", 2139 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", 2140 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2141 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", 2142 },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", 2143 },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", 2144 },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr", 2145 },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr", 2146 },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr", 2147 },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", 2148 },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", 2149 },
    { "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr", 2150 },
    { "CMIC_CMC1_SBUSDMA_CH1_OPCODEr", 2151 },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r", 2152 },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUESTr", 2153 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", 2154 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr", 2155 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", 2156 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", 2157 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr", 2158 },
    { "CMIC_CMC1_SBUSDMA_CH1_STATUSr", 2159 },
    { "CMIC_CMC1_SBUSDMA_CH1_TIMERr", 2160 },
    { "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr", 2161 },
    { "CMIC_CMC1_SBUSDMA_CH2_CONTROLr", 2162 },
    { "CMIC_CMC1_SBUSDMA_CH2_COUNTr", 2163 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", 2164 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", 2165 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", 2166 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", 2167 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", 2168 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2169 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2170 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", 2171 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", 2172 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2173 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", 2174 },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", 2175 },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", 2176 },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr", 2177 },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr", 2178 },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr", 2179 },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", 2180 },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", 2181 },
    { "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr", 2182 },
    { "CMIC_CMC1_SBUSDMA_CH2_OPCODEr", 2183 },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r", 2184 },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUESTr", 2185 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", 2186 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr", 2187 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", 2188 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", 2189 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr", 2190 },
    { "CMIC_CMC1_SBUSDMA_CH2_STATUSr", 2191 },
    { "CMIC_CMC1_SBUSDMA_CH2_TIMERr", 2192 },
    { "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr", 2193 },
    { "CMIC_CMC1_SBUSDMA_CH3_CONTROLr", 2194 },
    { "CMIC_CMC1_SBUSDMA_CH3_COUNTr", 2195 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", 2196 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", 2197 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", 2198 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", 2199 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", 2200 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2201 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2202 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", 2203 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", 2204 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2205 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", 2206 },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", 2207 },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", 2208 },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr", 2209 },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr", 2210 },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr", 2211 },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", 2212 },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", 2213 },
    { "CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr", 2214 },
    { "CMIC_CMC1_SBUSDMA_CH3_OPCODEr", 2215 },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r", 2216 },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUESTr", 2217 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", 2218 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr", 2219 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", 2220 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", 2221 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr", 2222 },
    { "CMIC_CMC1_SBUSDMA_CH3_STATUSr", 2223 },
    { "CMIC_CMC1_SBUSDMA_CH3_TIMERr", 2224 },
    { "CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr", 2225 },
    { "CMIC_CMC1_SBUSDMA_CH4_CONTROLr", 2226 },
    { "CMIC_CMC1_SBUSDMA_CH4_COUNTr", 2227 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", 2228 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", 2229 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", 2230 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", 2231 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", 2232 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2233 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2234 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", 2235 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", 2236 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2237 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", 2238 },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", 2239 },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", 2240 },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr", 2241 },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr", 2242 },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr", 2243 },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", 2244 },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", 2245 },
    { "CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr", 2246 },
    { "CMIC_CMC1_SBUSDMA_CH4_OPCODEr", 2247 },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r", 2248 },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUESTr", 2249 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", 2250 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr", 2251 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", 2252 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", 2253 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr", 2254 },
    { "CMIC_CMC1_SBUSDMA_CH4_STATUSr", 2255 },
    { "CMIC_CMC1_SBUSDMA_CH4_TIMERr", 2256 },
    { "CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr", 2257 },
    { "CMIC_CMC1_SBUSDMA_CH5_CONTROLr", 2258 },
    { "CMIC_CMC1_SBUSDMA_CH5_COUNTr", 2259 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", 2260 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", 2261 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", 2262 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", 2263 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", 2264 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2265 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2266 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", 2267 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", 2268 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2269 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", 2270 },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", 2271 },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", 2272 },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr", 2273 },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr", 2274 },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr", 2275 },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", 2276 },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", 2277 },
    { "CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr", 2278 },
    { "CMIC_CMC1_SBUSDMA_CH5_OPCODEr", 2279 },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r", 2280 },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUESTr", 2281 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", 2282 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr", 2283 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", 2284 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", 2285 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr", 2286 },
    { "CMIC_CMC1_SBUSDMA_CH5_STATUSr", 2287 },
    { "CMIC_CMC1_SBUSDMA_CH5_TIMERr", 2288 },
    { "CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr", 2289 },
    { "CMIC_CMC1_SBUSDMA_CH6_CONTROLr", 2290 },
    { "CMIC_CMC1_SBUSDMA_CH6_COUNTr", 2291 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", 2292 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", 2293 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", 2294 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", 2295 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", 2296 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2297 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2298 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", 2299 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", 2300 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2301 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", 2302 },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", 2303 },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", 2304 },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr", 2305 },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr", 2306 },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr", 2307 },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", 2308 },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", 2309 },
    { "CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr", 2310 },
    { "CMIC_CMC1_SBUSDMA_CH6_OPCODEr", 2311 },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r", 2312 },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUESTr", 2313 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", 2314 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr", 2315 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", 2316 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", 2317 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr", 2318 },
    { "CMIC_CMC1_SBUSDMA_CH6_STATUSr", 2319 },
    { "CMIC_CMC1_SBUSDMA_CH6_TIMERr", 2320 },
    { "CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr", 2321 },
    { "CMIC_CMC1_SBUSDMA_CH7_CONTROLr", 2322 },
    { "CMIC_CMC1_SBUSDMA_CH7_COUNTr", 2323 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", 2324 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", 2325 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", 2326 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", 2327 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", 2328 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 2329 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 2330 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", 2331 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", 2332 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 2333 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", 2334 },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", 2335 },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", 2336 },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr", 2337 },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr", 2338 },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr", 2339 },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", 2340 },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", 2341 },
    { "CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr", 2342 },
    { "CMIC_CMC1_SBUSDMA_CH7_OPCODEr", 2343 },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r", 2344 },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUESTr", 2345 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", 2346 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr", 2347 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", 2348 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", 2349 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr", 2350 },
    { "CMIC_CMC1_SBUSDMA_CH7_STATUSr", 2351 },
    { "CMIC_CMC1_SBUSDMA_CH7_TIMERr", 2352 },
    { "CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr", 2353 },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", 2354 },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr", 2355 },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", 2356 },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr", 2357 },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr", 2358 },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr", 2359 },
    { "CMIC_CMC1_SHARED_AXI_PER_ID_STATr", 2360 },
    { "CMIC_CMC1_SHARED_AXI_STATr", 2361 },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr", 2362 },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", 2363 },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr", 2364 },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", 2365 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr", 2366 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr", 2367 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", 2368 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", 2369 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr", 2370 },
    { "CMIC_CMC1_SHARED_CONFIGr", 2371 },
    { "CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", 2372 },
    { "CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", 2373 },
    { "CMIC_CMC1_SHARED_IRQ_STAT0r", 2374 },
    { "CMIC_CMC1_SHARED_IRQ_STAT1r", 2375 },
    { "CMIC_CMC1_SHARED_IRQ_STAT_CLR0r", 2376 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr", 2377 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", 2378 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", 2379 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", 2380 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", 2381 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr", 2382 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr", 2383 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr", 2384 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr", 2385 },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r", 2386 },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r", 2387 },
    { "CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", 2388 },
    { "CMIC_CMC1_SHARED_RXBUF_CONFIGr", 2389 },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", 2390 },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", 2391 },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr", 2392 },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr", 2393 },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr", 2394 },
    { "CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr", 2395 },
    { "CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr", 2396 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr", 2397 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", 2398 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", 2399 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", 2400 },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", 2401 },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", 2402 },
    { "CMIC_CMC1_SHARED_TXBUF_DEBUGr", 2403 },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr", 2404 },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr", 2405 },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr", 2406 },
    { "CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr", 2407 },
    { "CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr", 2408 },
    { "CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", 2409 },
    { "CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr", 2410 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr", 2411 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr", 2412 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr", 2413 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr", 2414 },
    { "CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr", 2415 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r", 2416 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr", 2417 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2418 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2419 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr", 2420 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr", 2421 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr", 2422 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr", 2423 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr", 2424 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2425 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2426 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr", 2427 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2428 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2429 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr", 2430 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr", 2431 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr", 2432 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr", 2433 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr", 2434 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r", 2435 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr", 2436 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2437 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2438 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr", 2439 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr", 2440 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr", 2441 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr", 2442 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr", 2443 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2444 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2445 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr", 2446 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2447 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2448 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr", 2449 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr", 2450 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr", 2451 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr", 2452 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr", 2453 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r", 2454 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr", 2455 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2456 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2457 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr", 2458 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr", 2459 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr", 2460 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr", 2461 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr", 2462 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2463 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2464 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr", 2465 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2466 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2467 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr", 2468 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr", 2469 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr", 2470 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr", 2471 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr", 2472 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r", 2473 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr", 2474 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2475 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2476 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr", 2477 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr", 2478 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr", 2479 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr", 2480 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr", 2481 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2482 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2483 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr", 2484 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2485 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2486 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr", 2487 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr", 2488 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr", 2489 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr", 2490 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr", 2491 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r", 2492 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr", 2493 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2494 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2495 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr", 2496 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr", 2497 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr", 2498 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr", 2499 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr", 2500 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2501 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2502 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr", 2503 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2504 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2505 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr", 2506 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr", 2507 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr", 2508 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr", 2509 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr", 2510 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r", 2511 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr", 2512 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2513 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2514 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr", 2515 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr", 2516 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr", 2517 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr", 2518 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr", 2519 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2520 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2521 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr", 2522 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2523 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2524 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr", 2525 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr", 2526 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr", 2527 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr", 2528 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr", 2529 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r", 2530 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr", 2531 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2532 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2533 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr", 2534 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr", 2535 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr", 2536 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr", 2537 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr", 2538 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2539 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2540 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr", 2541 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2542 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2543 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr", 2544 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr", 2545 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr", 2546 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr", 2547 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr", 2548 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r", 2549 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr", 2550 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2551 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2552 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr", 2553 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr", 2554 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr", 2555 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr", 2556 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr", 2557 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2558 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2559 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr", 2560 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2561 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2562 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr", 2563 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr", 2564 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr", 2565 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr", 2566 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr", 2567 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r", 2568 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr", 2569 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2570 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2571 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr", 2572 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr", 2573 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr", 2574 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr", 2575 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr", 2576 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2577 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2578 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr", 2579 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2580 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2581 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr", 2582 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr", 2583 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr", 2584 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr", 2585 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr", 2586 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r", 2587 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr", 2588 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2589 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2590 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr", 2591 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr", 2592 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr", 2593 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr", 2594 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr", 2595 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2596 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2597 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr", 2598 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2599 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2600 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr", 2601 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr", 2602 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr", 2603 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr", 2604 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr", 2605 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r", 2606 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr", 2607 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2608 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2609 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr", 2610 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr", 2611 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr", 2612 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr", 2613 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr", 2614 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2615 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2616 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr", 2617 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2618 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2619 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr", 2620 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr", 2621 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr", 2622 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr", 2623 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr", 2624 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r", 2625 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr", 2626 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 2627 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 2628 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr", 2629 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr", 2630 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr", 2631 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr", 2632 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr", 2633 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 2634 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 2635 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr", 2636 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 2637 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 2638 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr", 2639 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr", 2640 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr", 2641 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr", 2642 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr", 2643 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr", 2644 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_CTRLr", 2645 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ERRr", 2646 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr", 2647 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr", 2648 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_CTRLr", 2649 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ERRr", 2650 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr", 2651 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr", 2652 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_CTRLr", 2653 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ERRr", 2654 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr", 2655 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr", 2656 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_CTRLr", 2657 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ERRr", 2658 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr", 2659 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr", 2660 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_CTRLr", 2661 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ERRr", 2662 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr", 2663 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr", 2664 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_CTRLr", 2665 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ERRr", 2666 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr", 2667 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr", 2668 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_CTRLr", 2669 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ERRr", 2670 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr", 2671 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr", 2672 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_CTRLr", 2673 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ERRr", 2674 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr", 2675 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr", 2676 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_CTRLr", 2677 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ERRr", 2678 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr", 2679 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr", 2680 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_CTRLr", 2681 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ERRr", 2682 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr", 2683 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr", 2684 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr", 2685 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", 2686 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", 2687 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr", 2688 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 2689 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 2690 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr", 2691 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr", 2692 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", 2693 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", 2694 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr", 2695 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 2696 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 2697 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr", 2698 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr", 2699 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr", 2700 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr", 2701 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr", 2702 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr", 2703 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", 2704 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", 2705 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr", 2706 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 2707 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 2708 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr", 2709 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr", 2710 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", 2711 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", 2712 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr", 2713 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 2714 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 2715 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr", 2716 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr", 2717 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr", 2718 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr", 2719 },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", 2720 },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr", 2721 },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", 2722 },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr", 2723 },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr", 2724 },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr", 2725 },
    { "CMIC_COMMON_POOL_SHARED_CONFIGr", 2726 },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr", 2727 },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r", 2728 },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr", 2729 },
    { "CMIC_COMMON_POOL_SHARED_IRQ_STAT0r", 2730 },
    { "CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr", 2731 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r", 2732 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r", 2733 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r", 2734 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r", 2735 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r", 2736 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r", 2737 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r", 2738 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r", 2739 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLEr", 2740 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT0r", 2741 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT1r", 2742 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT2r", 2743 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT3r", 2744 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT4r", 2745 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT5r", 2746 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT6r", 2747 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT7r", 2748 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STATr", 2749 },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr", 2750 },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUSr", 2751 },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr", 2752 },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUSr", 2753 },
    { "CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr", 2754 },
    { "CMIC_RPE_AXI_AR_COUNT_TXr", 2755 },
    { "CMIC_RPE_AXI_STATr", 2756 },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr", 2757 },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUSr", 2758 },
    { "CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr", 2759 },
    { "CMIC_RPE_COMPLETION_BUF_ECC_STATUSr", 2760 },
    { "CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr", 2761 },
    { "CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", 2762 },
    { "CMIC_RPE_COMPLETION_BUF_TM_CONTROLr", 2763 },
    { "CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", 2764 },
    { "CMIC_RPE_INTR_PKT_PACING_DELAYr", 2765 },
    { "CMIC_RPE_IRQ_STAT_CLRr", 2766 },
    { "CMIC_RPE_IRQ_STATr", 2767 },
    { "CMIC_RPE_PIO_MEMDMA_COS_0r", 2768 },
    { "CMIC_RPE_PIO_MEMDMA_COS_1r", 2769 },
    { "CMIC_RPE_PIO_MEMDMA_COSr", 2770 },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr", 2771 },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr", 2772 },
    { "CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr", 2773 },
    { "CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr", 2774 },
    { "CMIC_RPE_PKTDMA_COS_0r", 2775 },
    { "CMIC_RPE_PKTDMA_COS_1r", 2776 },
    { "CMIC_RPE_PKTDMA_COSr", 2777 },
    { "CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr", 2778 },
    { "CMIC_RPE_PKT_COS_QUEUES_HIr", 2779 },
    { "CMIC_RPE_PKT_COS_QUEUES_LOr", 2780 },
    { "CMIC_RPE_PKT_COUNT_FROMCPU_MHr", 2781 },
    { "CMIC_RPE_PKT_COUNT_FROMCPUr", 2782 },
    { "CMIC_RPE_PKT_COUNT_INTRr", 2783 },
    { "CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr", 2784 },
    { "CMIC_RPE_PKT_COUNT_MEMDMAr", 2785 },
    { "CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr", 2786 },
    { "CMIC_RPE_PKT_COUNT_PIO_REPLYr", 2787 },
    { "CMIC_RPE_PKT_COUNT_PIOr", 2788 },
    { "CMIC_RPE_PKT_COUNT_RXPKT_ERRr", 2789 },
    { "CMIC_RPE_PKT_COUNT_RXPKTr", 2790 },
    { "CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr", 2791 },
    { "CMIC_RPE_PKT_COUNT_SBUSDMAr", 2792 },
    { "CMIC_RPE_PKT_COUNT_SCHAN_REPr", 2793 },
    { "CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr", 2794 },
    { "CMIC_RPE_PKT_COUNT_SCHANr", 2795 },
    { "CMIC_RPE_PKT_COUNT_TOCPUDMr", 2796 },
    { "CMIC_RPE_PKT_COUNT_TOCPUDr", 2797 },
    { "CMIC_RPE_PKT_COUNT_TOCPUEMr", 2798 },
    { "CMIC_RPE_PKT_COUNT_TOCPUEr", 2799 },
    { "CMIC_RPE_PKT_COUNT_TXPKT_ERRr", 2800 },
    { "CMIC_RPE_PKT_COUNT_TXPKTr", 2801 },
    { "CMIC_RPE_PKT_CTRLr", 2802 },
    { "CMIC_RPE_PKT_ETHER_SIGr", 2803 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_0r", 2804 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_1r", 2805 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_2r", 2806 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_3r", 2807 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_4r", 2808 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_5r", 2809 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_6r", 2810 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_7r", 2811 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASONr", 2812 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r", 2813 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r", 2814 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r", 2815 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r", 2816 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r", 2817 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r", 2818 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r", 2819 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r", 2820 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr", 2821 },
    { "CMIC_RPE_PKT_LMAC0_HIr", 2822 },
    { "CMIC_RPE_PKT_LMAC0_LOr", 2823 },
    { "CMIC_RPE_PKT_LMAC1_HIr", 2824 },
    { "CMIC_RPE_PKT_LMAC1_LOr", 2825 },
    { "CMIC_RPE_PKT_LMAC_HIr", 2826 },
    { "CMIC_RPE_PKT_LMAC_LOr", 2827 },
    { "CMIC_RPE_PKT_PORTS_0r", 2828 },
    { "CMIC_RPE_PKT_PORTS_1r", 2829 },
    { "CMIC_RPE_PKT_PORTS_2r", 2830 },
    { "CMIC_RPE_PKT_PORTS_3r", 2831 },
    { "CMIC_RPE_PKT_PORTS_4r", 2832 },
    { "CMIC_RPE_PKT_PORTS_5r", 2833 },
    { "CMIC_RPE_PKT_PORTS_6r", 2834 },
    { "CMIC_RPE_PKT_PORTS_7r", 2835 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r", 2836 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r", 2837 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r", 2838 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r", 2839 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r", 2840 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r", 2841 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r", 2842 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r", 2843 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r", 2844 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r", 2845 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r", 2846 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r", 2847 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r", 2848 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r", 2849 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r", 2850 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r", 2851 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r", 2852 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r", 2853 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r", 2854 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r", 2855 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r", 2856 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r", 2857 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r", 2858 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r", 2859 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r", 2860 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r", 2861 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r", 2862 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r", 2863 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r", 2864 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r", 2865 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r", 2866 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r", 2867 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r", 2868 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r", 2869 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r", 2870 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r", 2871 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r", 2872 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r", 2873 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r", 2874 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r", 2875 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r", 2876 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r", 2877 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r", 2878 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r", 2879 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r", 2880 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r", 2881 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r", 2882 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r", 2883 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r", 2884 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r", 2885 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r", 2886 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r", 2887 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r", 2888 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r", 2889 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r", 2890 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r", 2891 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r", 2892 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r", 2893 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r", 2894 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r", 2895 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r", 2896 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r", 2897 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r", 2898 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r", 2899 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr", 2900 },
    { "CMIC_RPE_PKT_REASON_0_TYPEr", 2901 },
    { "CMIC_RPE_PKT_REASON_1_TYPEr", 2902 },
    { "CMIC_RPE_PKT_REASON_2_TYPEr", 2903 },
    { "CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr", 2904 },
    { "CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr", 2905 },
    { "CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr", 2906 },
    { "CMIC_RPE_PKT_REASON_MINI_0_TYPEr", 2907 },
    { "CMIC_RPE_PKT_REASON_MINI_1_TYPEr", 2908 },
    { "CMIC_RPE_PKT_REASON_MINI_2_TYPEr", 2909 },
    { "CMIC_RPE_PKT_RMAC_HIr", 2910 },
    { "CMIC_RPE_PKT_RMACr", 2911 },
    { "CMIC_RPE_PKT_RMH0r", 2912 },
    { "CMIC_RPE_PKT_RMH1r", 2913 },
    { "CMIC_RPE_PKT_RMH2r", 2914 },
    { "CMIC_RPE_PKT_RMH3r", 2915 },
    { "CMIC_RPE_PKT_RMHr", 2916 },
    { "CMIC_RPE_PKT_VLANr", 2917 },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_0r", 2918 },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_1r", 2919 },
    { "CMIC_RPE_SCHAN_SBUSDMA_COSr", 2920 },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr", 2921 },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr", 2922 },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr", 2923 },
    { "CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr", 2924 },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r", 2925 },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r", 2926 },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr", 2927 },
    { "CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", 2928 },
    { "CMIC_RPE_SHARED_RXBUF_CONFIGr", 2929 },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", 2930 },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", 2931 },
    { "CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr", 2932 },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr", 2933 },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUSr", 2934 },
    { "CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr", 2935 },
    { "CMIC_RPE_SHARED_RXBUF_TM_CONTROLr", 2936 },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", 2937 },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", 2938 },
    { "CMIC_RPE_SHARED_TXBUF_DEBUGr", 2939 },
    { "CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr", 2940 },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr", 2941 },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUSr", 2942 },
    { "CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr", 2943 },
    { "CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr", 2944 },
    { "CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", 2945 },
    { "CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr", 2946 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr", 2947 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr", 2948 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr", 2949 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr", 2950 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr", 2951 },
    { "CMIC_RPE_SHARED_TXBUF_TM_CONTROLr", 2952 },
    { "CMIC_TOP_CONFIGr", 2953 },
    { "CMIC_TOP_EPINTF_BUF_DEPTHr", 2954 },
    { "CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr", 2955 },
    { "CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr", 2956 },
    { "CMIC_TOP_EP_TO_CPU_HEADER_SIZEr", 2957 },
    { "CMIC_TOP_IPINTF_BUF_DEPTHr", 2958 },
    { "CMIC_TOP_IPINTF_INTERFACE_CREDITSr", 2959 },
    { "CMIC_TOP_IPINTF_WRR_ARB_CTRLr", 2960 },
    { "CMIC_TOP_PKT_COUNT_RXPKT_DROPr", 2961 },
    { "CMIC_TOP_PKT_COUNT_RXPKT_ERRr", 2962 },
    { "CMIC_TOP_PKT_COUNT_RXPKTr", 2963 },
    { "CMIC_TOP_PKT_COUNT_TXPKT_ERRr", 2964 },
    { "CMIC_TOP_PKT_COUNT_TXPKTr", 2965 },
    { "CMIC_TOP_RESERVEDr", 2966 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r", 2967 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr", 2968 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr", 2969 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r", 2970 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr", 2971 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r", 2972 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr", 2973 },
    { "CMIC_TOP_SBUS_RING_MAP_0_7r", 2974 },
    { "CMIC_TOP_SBUS_RING_MAP_104_111r", 2975 },
    { "CMIC_TOP_SBUS_RING_MAP_112_119r", 2976 },
    { "CMIC_TOP_SBUS_RING_MAP_120_127r", 2977 },
    { "CMIC_TOP_SBUS_RING_MAP_16_23r", 2978 },
    { "CMIC_TOP_SBUS_RING_MAP_24_31r", 2979 },
    { "CMIC_TOP_SBUS_RING_MAP_32_39r", 2980 },
    { "CMIC_TOP_SBUS_RING_MAP_40_47r", 2981 },
    { "CMIC_TOP_SBUS_RING_MAP_48_55r", 2982 },
    { "CMIC_TOP_SBUS_RING_MAP_56_63r", 2983 },
    { "CMIC_TOP_SBUS_RING_MAP_64_71r", 2984 },
    { "CMIC_TOP_SBUS_RING_MAP_72_79r", 2985 },
    { "CMIC_TOP_SBUS_RING_MAP_80_87r", 2986 },
    { "CMIC_TOP_SBUS_RING_MAP_88_95r", 2987 },
    { "CMIC_TOP_SBUS_RING_MAP_8_15r", 2988 },
    { "CMIC_TOP_SBUS_RING_MAP_96_103r", 2989 },
    { "CMIC_TOP_SBUS_RING_MAPr", 2990 },
    { "CMIC_TOP_SBUS_TIMEOUTr", 2991 },
    { "CMIC_TOP_STATISTICS_COUNTER_CONTROLr", 2992 },
    { "CMIC_TOP_STATISTICS_COUNTER_STATUSr", 2993 },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr", 2994 },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr", 2995 },
    { "CMIC_TOP_STATISTICS_EP_PKT_COUNTr", 2996 },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr", 2997 },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr", 2998 },
    { "CMIC_TOP_STATISTICS_IP_PKT_COUNTr", 2999 },
    { "CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr", 3000 },
    { "CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr", 3001 },
    { "CNG", 3002 },
    { "CNG_BIT0", 3003 },
    { "CNG_BIT1", 3004 },
    { "CNTAG", 3005 },
    { "CNTAG_DELETE_ON_PRI_MATCH", 3006 },
    { "CNTAG_MASK", 3007 },
    { "CODE_WORDS", 3008 },
    { "CODE_WORD_S0_ERRORS", 3009 },
    { "CODE_WORD_S1_ERRORS", 3010 },
    { "CODE_WORD_S2_ERRORS", 3011 },
    { "CODE_WORD_S3_ERRORS", 3012 },
    { "CODE_WORD_S4_ERRORS", 3013 },
    { "CODE_WORD_S5_ERRORS", 3014 },
    { "CODE_WORD_S6_ERRORS", 3015 },
    { "CODE_WORD_S7_ERRORS", 3016 },
    { "CODE_WORD_S8_ERRORS", 3017 },
    { "COLLECTION_ENABLE", 3018 },
    { "COLLECTION_MODE", 3019 },
    { "COLLECTOR_ENTRY_ERROR", 3020 },
    { "COLLECTOR_NOT_EXISTS", 3021 },
    { "COLOR_MODE", 3022 },
    { "COLOR_SPECIFIC_DYNAMIC_LIMITS", 3023 },
    { "COLOR_SPECIFIC_LIMITS", 3024 },
    { "COMPARE_START", 3025 },
    { "COMPARE_STOP", 3026 },
    { "COMPLETE", 3027 },
    { "COMPOSITE_ERROR", 3028 },
    { "COMPRESSED_ETHERTYPE", 3029 },
    { "COMPRESSED_IP_PROTOCOL", 3030 },
    { "COMPRESSED_IP_TOS_0", 3031 },
    { "COMPRESSED_IP_TOS_1", 3032 },
    { "COMPRESSED_IP_TTL_0", 3033 },
    { "COMPRESSED_IP_TTL_1", 3034 },
    { "COMPRESSED_TCP_FLAGS_0", 3035 },
    { "COMPRESSED_TCP_FLAGS_1", 3036 },
    { "COMPRESSED_TTL", 3037 },
    { "COMPRESSION_ID_A", 3038 },
    { "COMPRESSION_ID_B", 3039 },
    { "COMPRESSION_OFF_IN_GROUP_ON_IN_RULE", 3040 },
    { "COMPRESSION_TYPE", 3041 },
    { "COMPRESS_KEYS_NOT_MATCHED_IN_RULE", 3042 },
    { "COMP_KEY_TYPE", 3043 },
    { "COMP_V4_KEY", 3044 },
    { "COMP_V4_V6_ASSOC_DATA_FULL", 3045 },
    { "COMP_V4_V6_ASSOC_DATA_REDUCED", 3046 },
    { "COMP_V6_KEY", 3047 },
    { "CONCAT", 3048 },
    { "CONCATENATED_PATH_DOWN", 3049 },
    { "CONCAT_SUB_FIELD_WIDTH", 3050 },
    { "CONDITION", 3051 },
    { "CONDITIONAL", 3052 },
    { "COND_MASK", 3053 },
    { "CONFIG", 3054 },
    { "CONFIG_INVALID", 3055 },
    { "CONFIG_VALID", 3056 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_DEFAULT_POLICY", 3057 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_POLICY", 3058 },
    { "CONFLICTING_ALPM_BANKS", 3059 },
    { "CONFLICTING_PM_PAIR", 3060 },
    { "CONGESTION", 3061 },
    { "CONGESTION_MARKED", 3062 },
    { "CONTROL_DETECTION_TIME_EXPIRED", 3063 },
    { "CONTROL_ENTRY_ERROR", 3064 },
    { "CONTROL_PASS", 3065 },
    { "COPY_TO_CPU", 3066 },
    { "CORE_CLK_FREQ", 3067 },
    { "CORE_INDEX", 3068 },
    { "CORRECTION_FIELD", 3069 },
    { "COS", 3070 },
    { "COS_BMAP_LOSSLESS0", 3071 },
    { "COS_BMAP_LOSSLESS1", 3072 },
    { "COS_LIST", 3073 },
    { "COS_MAP_SELm", 3074 },
    { "COUNTER_COLLECT_DISABLED", 3075 },
    { "COUNTER_INCREMENT", 3076 },
    { "COUNTER_TEMPLATE_NOT_EXISTS", 3077 },
    { "COUNT_ALL", 3078 },
    { "COUNT_MODE", 3079 },
    { "COUNT_ON_HW_EXCP_DROP", 3080 },
    { "COUNT_ON_MIRROR", 3081 },
    { "COUNT_ON_RULE_DROP", 3082 },
    { "CPU", 3083 },
    { "CPU_CONTROL_0r", 3084 },
    { "CPU_CONTROL_1r", 3085 },
    { "CPU_CONTROL_Mr", 3086 },
    { "CPU_COS", 3087 },
    { "CPU_COS_MAP_CAM_BIST_CONFIG_1_64r", 3088 },
    { "CPU_COS_MAP_CAM_BIST_CONFIG_64r", 3089 },
    { "CPU_COS_MAP_CAM_BIST_STATUSr", 3090 },
    { "CPU_COS_MAP_CAM_CONTROLr", 3091 },
    { "CPU_COS_MAP_DATA_ONLYm", 3092 },
    { "CPU_COS_MAP_ONLYm", 3093 },
    { "CPU_COS_MAPm", 3094 },
    { "CPU_COS_STRENGTH", 3095 },
    { "CPU_HI_RQE_Q_NUMr", 3096 },
    { "CPU_LO_RQE_Q_NUMr", 3097 },
    { "CPU_MANAGED_LEARNING", 3098 },
    { "CPU_MASQUERADE", 3099 },
    { "CPU_MASQUERADE_COUNTER_DEST_TYPEr", 3100 },
    { "CPU_OVERRIDE", 3101 },
    { "CPU_PBMm", 3102 },
    { "CPU_PKT_PROFILE_1r", 3103 },
    { "CPU_PKT_PROFILE_2r", 3104 },
    { "CPU_PKT_PROFILE_3r", 3105 },
    { "CPU_Q_CELLS", 3106 },
    { "CPU_Q_HI_PRI", 3107 },
    { "CPU_REASON", 3108 },
    { "CPU_REASON_MASK", 3109 },
    { "CPU_SERVICE_POOL", 3110 },
    { "CPU_TS_MAPm", 3111 },
    { "CRC16_BISYNC", 3112 },
    { "CRC16_BISYNC_AND_XOR1", 3113 },
    { "CRC16_BISYNC_AND_XOR2", 3114 },
    { "CRC16_BISYNC_AND_XOR4", 3115 },
    { "CRC16_BISYNC_AND_XOR8", 3116 },
    { "CRC16_CCITT", 3117 },
    { "CRC32A_CRC32B", 3118 },
    { "CRC32L", 3119 },
    { "CRC32U", 3120 },
    { "CRC32_ETH_HI", 3121 },
    { "CRC32_ETH_LO", 3122 },
    { "CRC32_HI", 3123 },
    { "CRC32_KOOPMAN_HI", 3124 },
    { "CRC32_KOOPMAN_LO", 3125 },
    { "CRC32_LO", 3126 },
    { "CRU_CONTROLr", 3127 },
    { "CTH", 3128 },
    { "CTRL_PKTS_TO_CPU", 3129 },
    { "CTR_A_LOWER", 3130 },
    { "CTR_A_UPPER", 3131 },
    { "CTR_B", 3132 },
    { "CTR_CONTROL", 3133 },
    { "CTR_ECN", 3134 },
    { "CTR_EFLEX_CONFIG", 3135 },
    { "CTR_EFLEX_INDEX", 3136 },
    { "CTR_EGR_DEBUG", 3137 },
    { "CTR_EGR_DEBUG_SELECT", 3138 },
    { "CTR_EGR_DEBUG_SELECT_ID", 3139 },
    { "CTR_EGR_EFLEX_ACTION", 3140 },
    { "CTR_EGR_EFLEX_ACTION_COUNT", 3141 },
    { "CTR_EGR_EFLEX_ACTION_PROFILE", 3142 },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_ID", 3143 },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_INFO", 3144 },
    { "CTR_EGR_EFLEX_ERROR_STATS", 3145 },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE", 3146 },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 3147 },
    { "CTR_EGR_EFLEX_OBJECT", 3148 },
    { "CTR_EGR_EFLEX_OBJ_INFO", 3149 },
    { "CTR_EGR_EFLEX_OBJ_QUANTIZATION", 3150 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE", 3151 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 3152 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_INFO", 3153 },
    { "CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE", 3154 },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE", 3155 },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE_ID", 3156 },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT", 3157 },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT_ID", 3158 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE", 3159 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_ID", 3160 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFO", 3161 },
    { "CTR_EGR_EFLEX_STATS", 3162 },
    { "CTR_EGR_EFLEX_TRIGGER", 3163 },
    { "CTR_EGR_FLEX_BASE_INDEX", 3164 },
    { "CTR_EGR_FLEX_OFFSET_MODE", 3165 },
    { "CTR_EGR_FLEX_POOL_CONTROL", 3166 },
    { "CTR_EGR_FLEX_POOL_ID", 3167 },
    { "CTR_EGR_FLEX_POOL_INFO", 3168 },
    { "CTR_EGR_FLEX_POOL_INFO_ID", 3169 },
    { "CTR_EGR_FLEX_POOL_NUMBER", 3170 },
    { "CTR_EGR_FP_ENTRY_ID", 3171 },
    { "CTR_EGR_SOBMH", 3172 },
    { "CTR_EGR_TM_BST_MC_Q", 3173 },
    { "CTR_EGR_TM_BST_PORT_SERVICE_POOL", 3174 },
    { "CTR_EGR_TM_BST_SERVICE_POOL", 3175 },
    { "CTR_EGR_TM_BST_UC_Q", 3176 },
    { "CTR_EGR_TM_PORT", 3177 },
    { "CTR_EGR_TM_PORT_DROP", 3178 },
    { "CTR_EGR_TM_PORT_SERVICE_POOL", 3179 },
    { "CTR_EGR_TM_SERVICE_POOL", 3180 },
    { "CTR_ETRAP", 3181 },
    { "CTR_EVENT_SYNC_STATE", 3182 },
    { "CTR_EVENT_SYNC_STATE_CONTROL", 3183 },
    { "CTR_EVENT_SYNC_STATE_CONTROL_ID", 3184 },
    { "CTR_EVENT_SYNC_STATE_ID", 3185 },
    { "CTR_ING_DEBUG", 3186 },
    { "CTR_ING_DEBUG_SELECT", 3187 },
    { "CTR_ING_DEBUG_SELECT_ID", 3188 },
    { "CTR_ING_EFLEX_ACTION", 3189 },
    { "CTR_ING_EFLEX_ACTION_PROFILE", 3190 },
    { "CTR_ING_EFLEX_ACTION_PROFILE_ID", 3191 },
    { "CTR_ING_EFLEX_ACTION_PROFILE_INFO", 3192 },
    { "CTR_ING_EFLEX_CONTAINER_ID", 3193 },
    { "CTR_ING_EFLEX_ERROR_STATS", 3194 },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE", 3195 },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 3196 },
    { "CTR_ING_EFLEX_OBJECT", 3197 },
    { "CTR_ING_EFLEX_OBJ_INFO", 3198 },
    { "CTR_ING_EFLEX_OBJ_QUANTIZATION", 3199 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE", 3200 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_ID", 3201 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_INFO", 3202 },
    { "CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE", 3203 },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE", 3204 },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE_ID", 3205 },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT", 3206 },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT_ID", 3207 },
    { "CTR_ING_EFLEX_PKT_RESOLUTION_INFO", 3208 },
    { "CTR_ING_EFLEX_PKT_RESOLUTION_INFO_ID", 3209 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE", 3210 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_ID", 3211 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFO", 3212 },
    { "CTR_ING_EFLEX_STATS", 3213 },
    { "CTR_ING_EFLEX_TRIGGER", 3214 },
    { "CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTS", 3215 },
    { "CTR_ING_FLEX_BASE_INDEX", 3216 },
    { "CTR_ING_FLEX_OFFSET_MODE", 3217 },
    { "CTR_ING_FLEX_POOLS_NOT_SUFFICIENT", 3218 },
    { "CTR_ING_FLEX_POOL_CONTROL", 3219 },
    { "CTR_ING_FLEX_POOL_ID", 3220 },
    { "CTR_ING_FLEX_POOL_INFO", 3221 },
    { "CTR_ING_FLEX_POOL_INFO_ID", 3222 },
    { "CTR_ING_FLEX_POOL_NUMBER", 3223 },
    { "CTR_ING_PFC", 3224 },
    { "CTR_ING_TM_BST_PORT_PRI_GRP", 3225 },
    { "CTR_ING_TM_BST_PORT_SERVICE_POOL", 3226 },
    { "CTR_ING_TM_BST_SERVICE_POOL", 3227 },
    { "CTR_ING_TM_HEADROOM_POOL", 3228 },
    { "CTR_ING_TM_PORT_PRI_GRP", 3229 },
    { "CTR_ING_TM_PORT_UC_DROP", 3230 },
    { "CTR_ING_TM_SERVICE_POOL", 3231 },
    { "CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROP", 3232 },
    { "CTR_ING_TM_THD_PORT_SERVICE_POOL", 3233 },
    { "CTR_L3", 3234 },
    { "CTR_MAC", 3235 },
    { "CTR_MAC_ERR", 3236 },
    { "CTR_MIRROR_ING_FLEX_SFLOW", 3237 },
    { "CTR_MIRROR_ING_FLEX_SFLOW_ID", 3238 },
    { "CTR_MIRROR_ING_PORT_SFLOW", 3239 },
    { "CTR_SRC_A", 3240 },
    { "CTR_SRC_B", 3241 },
    { "CTR_TM_BST_DEVICE", 3242 },
    { "CTR_TM_BST_REPL_Q_GLOBAL", 3243 },
    { "CTR_TM_BST_REPL_Q_PRI_QUEUE", 3244 },
    { "CTR_TM_BUFFER_POOL_DROP", 3245 },
    { "CTR_TM_CUT_THROUGH", 3246 },
    { "CTR_TM_CUT_THROUGH_CONTROL", 3247 },
    { "CTR_TM_CUT_THROUGH_ID", 3248 },
    { "CTR_TM_MC_Q_DROP", 3249 },
    { "CTR_TM_MIRROR_ON_DROP_BUFFER_POOL", 3250 },
    { "CTR_TM_MIRROR_ON_DROP_DESTINATION_USAGE", 3251 },
    { "CTR_TM_OBM_PORT_DROP", 3252 },
    { "CTR_TM_OBM_PORT_FLOW_CTRL", 3253 },
    { "CTR_TM_OBM_PORT_USAGE", 3254 },
    { "CTR_TM_REPL_Q", 3255 },
    { "CTR_TM_REPL_Q_DROP", 3256 },
    { "CTR_TM_REPL_Q_SERVICE_POOL", 3257 },
    { "CTR_TM_STORE_AND_FORWARD", 3258 },
    { "CTR_TM_STORE_AND_FORWARD_CONTROL", 3259 },
    { "CTR_TM_STORE_AND_FORWARD_ID", 3260 },
    { "CTR_TM_THD_CONTROL", 3261 },
    { "CTR_TM_THD_DYNAMIC_HIGH", 3262 },
    { "CTR_TM_THD_DYNAMIC_LOW", 3263 },
    { "CTR_TM_THD_MC_Q", 3264 },
    { "CTR_TM_THD_Q_GRP", 3265 },
    { "CTR_TM_THD_UC_Q", 3266 },
    { "CTR_TM_UC_Q_DROP", 3267 },
    { "CTR_VAL_DATA", 3268 },
    { "CURRENT_AVAILABLE_CELLS", 3269 },
    { "CURRENT_Q_SIZE", 3270 },
    { "CURRENT_USAGE_CELLS", 3271 },
    { "CUSTOM", 3272 },
    { "CUT_THROUGH", 3273 },
    { "CUT_THROUGH_CLASS", 3274 },
    { "CUT_THROUGH_CLASS_100G", 3275 },
    { "CUT_THROUGH_CLASS_10G", 3276 },
    { "CUT_THROUGH_CLASS_200G", 3277 },
    { "CUT_THROUGH_CLASS_25G", 3278 },
    { "CUT_THROUGH_CLASS_400G", 3279 },
    { "CUT_THROUGH_CLASS_40G", 3280 },
    { "CUT_THROUGH_CLASS_50G", 3281 },
    { "CW_LOWER_CLEAR", 3282 },
    { "CW_UPPER_CLEAR", 3283 },
    { "DATA_TYPE", 3284 },
    { "DB", 3285 },
    { "DBLINTER", 3286 },
    { "DBLINTRA", 3287 },
    { "DB_LEVEL_1_BLOCK_0", 3288 },
    { "DB_LEVEL_1_BLOCK_1", 3289 },
    { "DB_LEVEL_1_BLOCK_2", 3290 },
    { "DB_LEVEL_1_BLOCK_3", 3291 },
    { "DB_LEVEL_1_BLOCK_4", 3292 },
    { "DB_LEVEL_1_BLOCK_5", 3293 },
    { "DB_LEVEL_1_BLOCK_6", 3294 },
    { "DB_LEVEL_1_BLOCK_7", 3295 },
    { "DB_LEVEL_1_BLOCK_8", 3296 },
    { "DB_LEVEL_1_BLOCK_9", 3297 },
    { "DCN", 3298 },
    { "DCN_ELIGIBILITY_IP_PROTOm", 3299 },
    { "DCN_ELIGIBILITY_IP_TOSm", 3300 },
    { "DCN_PROFILEm", 3301 },
    { "DEADLOCK", 3302 },
    { "DEADLOCK_RECOVERY", 3303 },
    { "DEBUG_0", 3304 },
    { "DEBUG_1", 3305 },
    { "DEBUG_10", 3306 },
    { "DEBUG_11", 3307 },
    { "DEBUG_12", 3308 },
    { "DEBUG_13", 3309 },
    { "DEBUG_14", 3310 },
    { "DEBUG_15", 3311 },
    { "DEBUG_2", 3312 },
    { "DEBUG_3", 3313 },
    { "DEBUG_4", 3314 },
    { "DEBUG_5", 3315 },
    { "DEBUG_6", 3316 },
    { "DEBUG_7", 3317 },
    { "DEBUG_8", 3318 },
    { "DEBUG_9", 3319 },
    { "DEC", 3320 },
    { "DECAP_PORTS", 3321 },
    { "DEFAULT", 3322 },
    { "DEFAULT_CTR_ING_EFLEX_ACTION", 3323 },
    { "DEFAULT_FP_EM_PDD_TEMPLATE_ID", 3324 },
    { "DEFAULT_FP_EM_POLICY_TEMPLATE_ID", 3325 },
    { "DEFAULT_METER_ING_FP_TEMPLATE_ID", 3326 },
    { "DEFAULT_MTU", 3327 },
    { "DEFAULT_PDD_TEMPLATE_NOT_EXISTS", 3328 },
    { "DEFAULT_PKT_PRI", 3329 },
    { "DEFAULT_POLICY_ASET_NOT_IN_DEFAULT_PDD", 3330 },
    { "DEFAULT_POLICY_EXISTS_DEFAULT_PDD_NOT_EXISTS", 3331 },
    { "DEFAULT_POLICY_TEMPLATE_NOT_EXISTS", 3332 },
    { "DELAY_REQ_DROP", 3333 },
    { "DELAY_REQ_TO_CPU", 3334 },
    { "DELAY_RESP_DROP", 3335 },
    { "DELAY_RESP_TO_CPU", 3336 },
    { "DELETE", 3337 },
    { "DELETE_OPCODE", 3338 },
    { "DEMAND", 3339 },
    { "DESTINATION", 3340 },
    { "DESTINATION_MASK", 3341 },
    { "DESTINATION_TYPE", 3342 },
    { "DESTINATION_TYPE_MATCH", 3343 },
    { "DESTINATION_TYPE_NON_MATCH", 3344 },
    { "DEST_ADDR", 3345 },
    { "DEST_INDEX_SEL", 3346 },
    { "DEST_TYPE", 3347 },
    { "DETECTION_TIMER", 3348 },
    { "DETECTION_TIMER_GRANULARITY", 3349 },
    { "DEVICE", 3350 },
    { "DEVICE_CONFIG", 3351 },
    { "DEVICE_EM_BANK", 3352 },
    { "DEVICE_EM_BANK_ID", 3353 },
    { "DEVICE_EM_BANK_INFO", 3354 },
    { "DEVICE_EM_GROUP", 3355 },
    { "DEVICE_EM_GROUP_ID", 3356 },
    { "DEVICE_EM_GROUP_INFO", 3357 },
    { "DEVICE_INFO", 3358 },
    { "DEVICE_OP_DSH_INFO", 3359 },
    { "DEVICE_OP_PT_INFO", 3360 },
    { "DEVICE_PKT_RX_Q", 3361 },
    { "DEVICE_TS_CONTROL", 3362 },
    { "DEVICE_TS_PTP_MSG_CONTROL_PROFILE", 3363 },
    { "DEVICE_TS_PTP_MSG_CONTROL_PROFILE_ID", 3364 },
    { "DEVICE_TS_SYNCE_CLK_CONTROL", 3365 },
    { "DEVICE_TS_TOD", 3366 },
    { "DEVICE_WAL_CONFIG", 3367 },
    { "DEV_ID", 3368 },
    { "DFE", 3369 },
    { "DFE_AUTO", 3370 },
    { "DHCP_DROP", 3371 },
    { "DHCP_PROTOCOL", 3372 },
    { "DHCP_PROTOCOL_MASK", 3373 },
    { "DHCP_TO_CPU", 3374 },
    { "DIP", 3375 },
    { "DIRECT", 3376 },
    { "DISABLE", 3377 },
    { "DISABLED", 3378 },
    { "DISABLE_BLOCK", 3379 },
    { "DISCARD", 3380 },
    { "DISCARD_ALL", 3381 },
    { "DIVIDE_BY_1", 3382 },
    { "DIVIDE_BY_10", 3383 },
    { "DIVIDE_BY_2", 3384 },
    { "DIVIDE_BY_5", 3385 },
    { "DLB_CONTROL", 3386 },
    { "DLB_ECMP", 3387 },
    { "DLB_ECMP_CONTROL", 3388 },
    { "DLB_ECMP_CURRENT_TIMEr", 3389 },
    { "DLB_ECMP_EEM_CONFIGURATIONm", 3390 },
    { "DLB_ECMP_ETHERTYPE", 3391 },
    { "DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm", 3392 },
    { "DLB_ECMP_ETHERTYPE_ID", 3393 },
    { "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm", 3394 },
    { "DLB_ECMP_FLOWSET_INST0m", 3395 },
    { "DLB_ECMP_FLOWSET_INST1m", 3396 },
    { "DLB_ECMP_FLOWSET_MEMBER_INST0m", 3397 },
    { "DLB_ECMP_FLOWSET_MEMBER_INST1m", 3398 },
    { "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0m", 3399 },
    { "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1m", 3400 },
    { "DLB_ECMP_GLB_QUANTIZE_THRESHOLDm", 3401 },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12m", 3402 },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25m", 3403 },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38m", 3404 },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51m", 3405 },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63m", 3406 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m", 3407 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m", 3408 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m", 3409 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m", 3410 },
    { "DLB_ECMP_GROUP_CONTROLm", 3411 },
    { "DLB_ECMP_GROUP_MEMBERSHIPm", 3412 },
    { "DLB_ECMP_GROUP_MONITOR_CONTROLm", 3413 },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12m", 3414 },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25m", 3415 },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38m", 3416 },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51m", 3417 },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63m", 3418 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m", 3419 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m", 3420 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m", 3421 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m", 3422 },
    { "DLB_ECMP_GROUP_STATS_INST0m", 3423 },
    { "DLB_ECMP_GROUP_STATS_INST1m", 3424 },
    { "DLB_ECMP_HW_RESET_CONTROLr", 3425 },
    { "DLB_ECMP_INTR_ENABLEr", 3426 },
    { "DLB_ECMP_INTR_STATUSr", 3427 },
    { "DLB_ECMP_LINK_CONTROLm", 3428 },
    { "DLB_ECMP_MONITOR", 3429 },
    { "DLB_ECMP_MONITOR_CONTROL_INST0r", 3430 },
    { "DLB_ECMP_MONITOR_CONTROL_INST1r", 3431 },
    { "DLB_ECMP_MONITOR_IFP_CONTROL_INST0r", 3432 },
    { "DLB_ECMP_MONITOR_IFP_CONTROL_INST1r", 3433 },
    { "DLB_ECMP_MONITOR_MIRROR_CONFIGr", 3434 },
    { "DLB_ECMP_OPTIMAL_CANDIDATE_INST0m", 3435 },
    { "DLB_ECMP_OPTIMAL_CANDIDATE_INST1m", 3436 },
    { "DLB_ECMP_PORT_AVG_QUALITY_MEASUREm", 3437 },
    { "DLB_ECMP_PORT_CONTROL", 3438 },
    { "DLB_ECMP_PORT_INST_QUALITY_MEASUREm", 3439 },
    { "DLB_ECMP_PORT_QUALITY_MAPPINGm", 3440 },
    { "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm", 3441 },
    { "DLB_ECMP_PORT_STATEm", 3442 },
    { "DLB_ECMP_PORT_STATUS", 3443 },
    { "DLB_ECMP_QUALITY_MEASURE_CONTROLr", 3444 },
    { "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm", 3445 },
    { "DLB_ECMP_QUANTIZE_CONTROLm", 3446 },
    { "DLB_ECMP_RAM_CONTROL_0r", 3447 },
    { "DLB_ECMP_RAM_CONTROL_1r", 3448 },
    { "DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0r", 3449 },
    { "DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1r", 3450 },
    { "DLB_ECMP_REFRESH_DISABLEr", 3451 },
    { "DLB_ECMP_REFRESH_INDEXr", 3452 },
    { "DLB_ECMP_SER_CONTROL_2r", 3453 },
    { "DLB_ECMP_SER_CONTROLr", 3454 },
    { "DLB_ECMP_SER_FIFO_CTRLr", 3455 },
    { "DLB_ECMP_SER_FIFO_STATUSr", 3456 },
    { "DLB_ECMP_SER_FIFOm", 3457 },
    { "DLB_ECMP_STATS", 3458 },
    { "DLB_ID", 3459 },
    { "DLB_ID_0_TO_63_ENABLEr", 3460 },
    { "DLB_ID_64_TO_127_ENABLEr", 3461 },
    { "DLB_IETR_CLK_CTRLr", 3462 },
    { "DLB_MONITOR", 3463 },
    { "DLB_MONITOR_MASK", 3464 },
    { "DLB_PORT_CONTROL", 3465 },
    { "DLB_QUALITY_MAP", 3466 },
    { "DLB_QUALITY_MAP_ID", 3467 },
    { "DLB_QUANTIZATION_THRESHOLD", 3468 },
    { "DLB_QUANTIZATION_THRESHOLD_ID", 3469 },
    { "DMAC", 3470 },
    { "DMA_READ_OP_THRESHOLD", 3471 },
    { "DMA_WRITE_OP_THRESHOLD", 3472 },
    { "DMU_CRU_RESETr", 3473 },
    { "DMU_PCU_CHIP_PLL_LOCK_CONTROLr", 3474 },
    { "DMU_PCU_CHIP_PLL_LOCK_STATUSr", 3475 },
    { "DMU_PCU_IPROC_CONTROLr", 3476 },
    { "DMU_PCU_IPROC_RESET_REASONr", 3477 },
    { "DMU_PCU_IPROC_STATUSr", 3478 },
    { "DMU_PCU_IPROC_STRAPS_CAPTUREDr", 3479 },
    { "DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr", 3480 },
    { "DMU_PCU_OTP_CONFIG_0r", 3481 },
    { "DMU_PCU_OTP_CONFIG_10r", 3482 },
    { "DMU_PCU_OTP_CONFIG_11r", 3483 },
    { "DMU_PCU_OTP_CONFIG_12r", 3484 },
    { "DMU_PCU_OTP_CONFIG_13r", 3485 },
    { "DMU_PCU_OTP_CONFIG_14r", 3486 },
    { "DMU_PCU_OTP_CONFIG_15r", 3487 },
    { "DMU_PCU_OTP_CONFIG_16r", 3488 },
    { "DMU_PCU_OTP_CONFIG_17r", 3489 },
    { "DMU_PCU_OTP_CONFIG_18r", 3490 },
    { "DMU_PCU_OTP_CONFIG_19r", 3491 },
    { "DMU_PCU_OTP_CONFIG_1r", 3492 },
    { "DMU_PCU_OTP_CONFIG_20r", 3493 },
    { "DMU_PCU_OTP_CONFIG_21r", 3494 },
    { "DMU_PCU_OTP_CONFIG_22r", 3495 },
    { "DMU_PCU_OTP_CONFIG_23r", 3496 },
    { "DMU_PCU_OTP_CONFIG_24r", 3497 },
    { "DMU_PCU_OTP_CONFIG_25r", 3498 },
    { "DMU_PCU_OTP_CONFIG_26r", 3499 },
    { "DMU_PCU_OTP_CONFIG_27r", 3500 },
    { "DMU_PCU_OTP_CONFIG_28r", 3501 },
    { "DMU_PCU_OTP_CONFIG_29r", 3502 },
    { "DMU_PCU_OTP_CONFIG_2r", 3503 },
    { "DMU_PCU_OTP_CONFIG_30r", 3504 },
    { "DMU_PCU_OTP_CONFIG_31r", 3505 },
    { "DMU_PCU_OTP_CONFIG_3r", 3506 },
    { "DMU_PCU_OTP_CONFIG_4r", 3507 },
    { "DMU_PCU_OTP_CONFIG_5r", 3508 },
    { "DMU_PCU_OTP_CONFIG_6r", 3509 },
    { "DMU_PCU_OTP_CONFIG_7r", 3510 },
    { "DMU_PCU_OTP_CONFIG_8r", 3511 },
    { "DMU_PCU_OTP_CONFIG_9r", 3512 },
    { "DMU_PCU_OTP_CONFIGr", 3513 },
    { "DOS_ATTACK", 3514 },
    { "DOS_ATTACK_MASK", 3515 },
    { "DOS_ATTACK_TO_CPU", 3516 },
    { "DOS_CONTROL", 3517 },
    { "DOS_CONTROL_2r", 3518 },
    { "DOS_CONTROL_3r", 3519 },
    { "DOS_CONTROLr", 3520 },
    { "DOS_FRAGMENT", 3521 },
    { "DOS_ICMP", 3522 },
    { "DOS_L2", 3523 },
    { "DOS_L3_ATTACK", 3524 },
    { "DOS_L3_HDR_ERR", 3525 },
    { "DOS_L4_ATTACK", 3526 },
    { "DOS_L4_HDR_ERR", 3527 },
    { "DOT1P_MAPPING_ID", 3528 },
    { "DOUBLE", 3529 },
    { "DOUBLE_TAGGED", 3530 },
    { "DOWN", 3531 },
    { "DO_NOT_COPY_FROM_CPU_TO_CPU", 3532 },
    { "DO_NOT_CUT_THROUGH", 3533 },
    { "DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCAL", 3534 },
    { "DO_NOT_FRAGMENT", 3535 },
    { "DO_NOT_MODIFY", 3536 },
    { "DO_NOT_TRUNCATE", 3537 },
    { "DROP", 3538 },
    { "DROP_ALL", 3539 },
    { "DROP_ALL_ZERO_SRC_MAC", 3540 },
    { "DROP_AND_ACCOUNT", 3541 },
    { "DROP_BPDU", 3542 },
    { "DROP_CONTROL_0r", 3543 },
    { "DROP_COUNT", 3544 },
    { "DROP_INVALID_IEEE1588_PKT", 3545 },
    { "DROP_INVALID_VLAN_BPDU", 3546 },
    { "DROP_L2", 3547 },
    { "DROP_L3", 3548 },
    { "DROP_MAC_MOVE_FAILURE", 3549 },
    { "DROP_ON_DIP_MATCH", 3550 },
    { "DROP_ON_GROUP_MATCH", 3551 },
    { "DROP_ON_PRI", 3552 },
    { "DROP_ON_PRI_TO_CPU", 3553 },
    { "DROP_PKT", 3554 },
    { "DROP_RED", 3555 },
    { "DROP_SRC_IPV6_LINK_LOCAL", 3556 },
    { "DROP_TAG", 3557 },
    { "DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 3558 },
    { "DROP_UNTAG", 3559 },
    { "DROP_YELLOW_RED", 3560 },
    { "DSCP", 3561 },
    { "DSCP_MAP", 3562 },
    { "DSCP_PRESERVE_OVERRIDE", 3563 },
    { "DSCP_TABLEm", 3564 },
    { "DSCP_VALID", 3565 },
    { "DST_1_IS_TRUNK", 3566 },
    { "DST_1_MODPORT", 3567 },
    { "DST_1_TRUNK_ID", 3568 },
    { "DST_2_IS_TRUNK", 3569 },
    { "DST_2_MODPORT", 3570 },
    { "DST_2_TRUNK_ID", 3571 },
    { "DST_BLOCK_MASK", 3572 },
    { "DST_DISCARD", 3573 },
    { "DST_DROP", 3574 },
    { "DST_IPV4", 3575 },
    { "DST_IPV4_MASK", 3576 },
    { "DST_IPV6", 3577 },
    { "DST_IPV6_LOWER", 3578 },
    { "DST_IPV6_LOWER_MASK", 3579 },
    { "DST_IPV6_MASK_LOWER", 3580 },
    { "DST_IPV6_MASK_UPPER", 3581 },
    { "DST_IPV6_UPPER", 3582 },
    { "DST_IPV6_UPPER_MASK", 3583 },
    { "DST_IP_EQUAL_TO_SRC_IP", 3584 },
    { "DST_L2_DISCARD", 3585 },
    { "DST_L3_DISCARD", 3586 },
    { "DST_L3_LOOKUP_MISS", 3587 },
    { "DST_L4_PORT", 3588 },
    { "DST_L4_PORT_MASK", 3589 },
    { "DST_L4_PORT_OFFSET", 3590 },
    { "DST_MAC", 3591 },
    { "DST_MAC_EQUAL_TO_SRC_MAC", 3592 },
    { "DST_NIV_VIF", 3593 },
    { "DT_ICFI", 3594 },
    { "DT_IPRI", 3595 },
    { "DT_ITAG", 3596 },
    { "DT_OCFI", 3597 },
    { "DT_OPRI", 3598 },
    { "DT_OTAG", 3599 },
    { "DT_PITAG", 3600 },
    { "DT_POTAG", 3601 },
    { "DVP", 3602 },
    { "DYNAMIC_GROUP", 3603 },
    { "DYNAMIC_SHARED_LIMITS", 3604 },
    { "EBST", 3605 },
    { "EBST_FIFO_FULL", 3606 },
    { "EBST_START", 3607 },
    { "EBST_STOP", 3608 },
    { "EBTOQ_DEBUGr", 3609 },
    { "EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr", 3610 },
    { "EBTOQ_STATUSr", 3611 },
    { "ECC_DBE_CTR_CNT", 3612 },
    { "ECC_DBE_MEM_CNT", 3613 },
    { "ECC_DBE_REG_CNT", 3614 },
    { "ECC_PARITY_CHECK", 3615 },
    { "ECC_PARITY_ERR_INT_BUS_CNT", 3616 },
    { "ECC_PARITY_ERR_INT_MEM_CNT", 3617 },
    { "ECC_SBE_CTR_CNT", 3618 },
    { "ECC_SBE_MEM_CNT", 3619 },
    { "ECC_SBE_REG_CNT", 3620 },
    { "ECHO_FUNCTION_FAILED", 3621 },
    { "ECMP", 3622 },
    { "ECMP_CONTROL", 3623 },
    { "ECMP_CTR_ING_EFLEX_ACTION", 3624 },
    { "ECMP_CTR_ING_EFLEX_ACTION_ID", 3625 },
    { "ECMP_GROUP", 3626 },
    { "ECMP_GROUP_DLB_ID_OFFSETr", 3627 },
    { "ECMP_ID", 3628 },
    { "ECMP_MEMBER", 3629 },
    { "ECMP_NHOP", 3630 },
    { "ECMP_NOT_RESOLVED", 3631 },
    { "ECMP_RANDOM_LB_CONFIG_INST0r", 3632 },
    { "ECMP_RANDOM_LB_CONFIG_INST1r", 3633 },
    { "ECMP_RESOLUTION_ERR", 3634 },
    { "ECMP_WEIGHTED", 3635 },
    { "ECN", 3636 },
    { "ECN_CNG_TO_IP_ECN", 3637 },
    { "ECN_CNG_TO_MPLS_EXP", 3638 },
    { "ECN_CNG_TO_MPLS_EXP_ID", 3639 },
    { "ECN_CNG_TO_MPLS_EXP_PRIORITY", 3640 },
    { "ECN_CNG_TO_WRED", 3641 },
    { "ECN_CONTROL", 3642 },
    { "ECN_CONTROLr", 3643 },
    { "ECN_GREEN_DROP_MAX_THD_CELLS", 3644 },
    { "ECN_GREEN_DROP_MIN_THD_CELLS", 3645 },
    { "ECN_GREEN_DROP_PERCENTAGE", 3646 },
    { "ECN_INT_PRI_TO_CNG_POST", 3647 },
    { "ECN_INT_PRI_TO_CNG_PRE", 3648 },
    { "ECN_IP_TO_CNG_ID", 3649 },
    { "ECN_IP_TO_CNG_POST", 3650 },
    { "ECN_IP_TO_CNG_PRE", 3651 },
    { "ECN_IP_TO_MPLS_EXP_ID", 3652 },
    { "ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE", 3653 },
    { "ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE_ID", 3654 },
    { "ECN_IP_TO_MPLS_EXP_PRIORITY", 3655 },
    { "ECN_IP_TO_MPLS_EXP_RESPONSIVE", 3656 },
    { "ECN_IP_TO_MPLS_EXP_RESPONSIVE_ID", 3657 },
    { "ECN_LATENCY_PROFILE", 3658 },
    { "ECN_LATENCY_PROFILE_ID", 3659 },
    { "ECN_LATENCY_WRED_UPDATE", 3660 },
    { "ECN_MODE", 3661 },
    { "ECN_MPLS_EXP_TO_IP_ECN", 3662 },
    { "ECN_MPLS_EXP_TO_IP_ECN_ID", 3663 },
    { "ECN_PROTOCOL", 3664 },
    { "ECN_RED_DROP_MAX_THD_CELLS", 3665 },
    { "ECN_RED_DROP_MIN_THD_CELLS", 3666 },
    { "ECN_RED_DROP_PERCENTAGE", 3667 },
    { "ECN_TNL_DECAP", 3668 },
    { "ECN_TNL_DECAP_ID", 3669 },
    { "ECN_TNL_DECAP_IP_PAYLOAD", 3670 },
    { "ECN_TNL_DECAP_IP_PAYLOAD_ID", 3671 },
    { "ECN_TNL_DECAP_MASK", 3672 },
    { "ECN_TNL_ENCAP_ID", 3673 },
    { "ECN_TNL_ENCAP_IP_PAYLOAD", 3674 },
    { "ECN_TNL_ENCAP_IP_PAYLOAD_ID", 3675 },
    { "ECN_TNL_ENCAP_IP_TO_CNG", 3676 },
    { "ECN_TNL_ENCAP_NON_IP_PAYLOAD", 3677 },
    { "ECN_TNL_ENCAP_NON_IP_PAYLOAD_ID", 3678 },
    { "ECN_WRED_UPDATE", 3679 },
    { "ECN_YELLOW_DROP_MAX_THD_CELLS", 3680 },
    { "ECN_YELLOW_DROP_MIN_THD_CELLS", 3681 },
    { "ECN_YELLOW_DROP_PERCENTAGE", 3682 },
    { "EDB_AUX_RESERVED_CREDIT_COUNTr", 3683 },
    { "EDB_BUF_CFG_OVERRIDEr", 3684 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96r", 3685 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128r", 3686 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160r", 3687 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192r", 3688 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224r", 3689 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256r", 3690 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0r", 3691 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32r", 3692 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64r", 3693 },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLEr", 3694 },
    { "EDB_CONTROL_BUFFER_ECC_ENr", 3695 },
    { "EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr", 3696 },
    { "EDB_DATA_BUFFER_ECC_ENr", 3697 },
    { "EDB_DATA_BUFFER_EN_COR_ERR_RPTr", 3698 },
    { "EDB_DBG_Ar", 3699 },
    { "EDB_DBG_Br", 3700 },
    { "EDB_DBG_Cr", 3701 },
    { "EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm", 3702 },
    { "EDB_INTR_ENABLEr", 3703 },
    { "EDB_INTR_STATUSr", 3704 },
    { "EDB_INT_ENr", 3705 },
    { "EDB_INT_STATUSr", 3706 },
    { "EDB_IP_CUT_THRU_CLASSm", 3707 },
    { "EDB_MISC_CTRLr", 3708 },
    { "EDB_PM0_BUF_START_END_ADDR_0_1r", 3709 },
    { "EDB_PM0_BUF_START_END_ADDR_2_3r", 3710 },
    { "EDB_PM0_BUF_START_END_ADDRr", 3711 },
    { "EDB_PM1_BUF_START_END_ADDR_0_1r", 3712 },
    { "EDB_PM1_BUF_START_END_ADDR_2_3r", 3713 },
    { "EDB_PM1_BUF_START_END_ADDRr", 3714 },
    { "EDB_PM2_BUF_START_END_ADDR_0_1r", 3715 },
    { "EDB_PM2_BUF_START_END_ADDR_2_3r", 3716 },
    { "EDB_PM2_BUF_START_END_ADDRr", 3717 },
    { "EDB_PM3_BUF_START_END_ADDR_0_1r", 3718 },
    { "EDB_PM3_BUF_START_END_ADDR_2_3r", 3719 },
    { "EDB_PM3_BUF_START_END_ADDRr", 3720 },
    { "EDB_PORT_MODE_OVERRIDEr", 3721 },
    { "EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESr", 3722 },
    { "EDB_RAM_TM_CONTROL_0r", 3723 },
    { "EDB_RAM_TM_CONTROL_1r", 3724 },
    { "EDB_RAM_TM_CONTROLr", 3725 },
    { "EDB_SER_FIFO_CTRLr", 3726 },
    { "EDB_SER_FIFO_STATUSr", 3727 },
    { "EDB_SER_FIFOm", 3728 },
    { "EDB_SPECIAL_DROP_DEBUGr", 3729 },
    { "EDB_XMIT_START_COUNTm", 3730 },
    { "EFP_CAM_BIST_CONFIG_1_64r", 3731 },
    { "EFP_CAM_BIST_CONFIG_64r", 3732 },
    { "EFP_CAM_BIST_STATUSr", 3733 },
    { "EFP_CAM_CONTROLr", 3734 },
    { "EFP_CLASSID_SELECTORr", 3735 },
    { "EFP_EN_COR_ERR_RPTr", 3736 },
    { "EFP_KEY4_L3_CLASSID_SELECTORr", 3737 },
    { "EFP_KEY4_MDL_SELECTORr", 3738 },
    { "EFP_KEY8_L3_CLASSID_SELECTORr", 3739 },
    { "EFP_POLICY_OBJ0", 3740 },
    { "EFP_POLICY_OBJ1", 3741 },
    { "EFP_POLICY_OBJ2", 3742 },
    { "EFP_POLICY_OBJ3", 3743 },
    { "EFP_POLICY_TABLEm", 3744 },
    { "EFP_RAM_CONTROL_64r", 3745 },
    { "EFP_SER_CONTROLr", 3746 },
    { "EFP_SLICE_CONTROLr", 3747 },
    { "EFP_SLICE_MAPr", 3748 },
    { "EFP_TCAMm", 3749 },
    { "EGR", 3750 },
    { "EGRESS_SIZE_16", 3751 },
    { "EGRESS_SIZE_8", 3752 },
    { "EGR_1588_EGRESS_CTRLr", 3753 },
    { "EGR_1588_INGRESS_CTRLr", 3754 },
    { "EGR_1588_LINK_DELAY_64r", 3755 },
    { "EGR_1588_PARSING_CONTROLr", 3756 },
    { "EGR_1588_SAm", 3757 },
    { "EGR_ADAPT", 3758 },
    { "EGR_ADAPT_ACTION_TABLE_Am", 3759 },
    { "EGR_ADAPT_ACTION_TABLE_Bm", 3760 },
    { "EGR_ADAPT_ECCm", 3761 },
    { "EGR_ADAPT_HASH_CONTROLm", 3762 },
    { "EGR_ADAPT_HT_DEBUG_CMDm", 3763 },
    { "EGR_ADAPT_HT_DEBUG_KEYm", 3764 },
    { "EGR_ADAPT_HT_DEBUG_RESULTm", 3765 },
    { "EGR_ADAPT_KEY_ATTRIBUTESm", 3766 },
    { "EGR_ADAPT_LOOKUP_KEY_MODE", 3767 },
    { "EGR_ADAPT_PORT_GRP_MODE", 3768 },
    { "EGR_ADAPT_REMAP_TABLE_Am", 3769 },
    { "EGR_ADAPT_REMAP_TABLE_Bm", 3770 },
    { "EGR_ADAPT_SINGLEm", 3771 },
    { "EGR_ASSIGN_IPRI", 3772 },
    { "EGR_ASSIGN_OPRI", 3773 },
    { "EGR_BLOCK_L2", 3774 },
    { "EGR_BLOCK_L3", 3775 },
    { "EGR_BLOCK_UCAST", 3776 },
    { "EGR_CFI_AS_CNG", 3777 },
    { "EGR_COLOR_UPDATE", 3778 },
    { "EGR_CONFIG_1r", 3779 },
    { "EGR_CONFIGr", 3780 },
    { "EGR_COUNTER_CONTROLr", 3781 },
    { "EGR_DBG_2r", 3782 },
    { "EGR_DBGr", 3783 },
    { "EGR_DCN_PROFILEm", 3784 },
    { "EGR_DII_AUX_ARB_CONTROLr", 3785 },
    { "EGR_DII_DEBUG_CONFIGr", 3786 },
    { "EGR_DII_DPP_CTRLr", 3787 },
    { "EGR_DII_ECC_CONTROLr", 3788 },
    { "EGR_DII_EVENT_FIFO_STATUS_1r", 3789 },
    { "EGR_DII_EVENT_FIFO_STATUSr", 3790 },
    { "EGR_DII_HW_RESET_CONTROL_0r", 3791 },
    { "EGR_DII_HW_STATUSr", 3792 },
    { "EGR_DII_INTR_ENABLEr", 3793 },
    { "EGR_DII_INTR_STATUSr", 3794 },
    { "EGR_DII_NULL_SLOT_CFGr", 3795 },
    { "EGR_DII_Q_BEGINr", 3796 },
    { "EGR_DII_RAM_CONTROLr", 3797 },
    { "EGR_DII_SER_CONTROL_0r", 3798 },
    { "EGR_DII_SER_CONTROL_1r", 3799 },
    { "EGR_DII_SER_SCAN_CONFIGr", 3800 },
    { "EGR_DII_SER_SCAN_STATUSr", 3801 },
    { "EGR_DOI_EVENT_FIFO_STATUSr", 3802 },
    { "EGR_DOI_INTR_ENABLEr", 3803 },
    { "EGR_DOI_INTR_STATUSr", 3804 },
    { "EGR_DOI_RAM_CONTROLr", 3805 },
    { "EGR_DOI_SER_CONTROLr", 3806 },
    { "EGR_DOI_SER_FIFO_CTRLr", 3807 },
    { "EGR_DOI_SER_FIFO_STATUSr", 3808 },
    { "EGR_DOI_SER_FIFOm", 3809 },
    { "EGR_DROP_VECTORr", 3810 },
    { "EGR_DSCP_TABLEm", 3811 },
    { "EGR_ECN_CONTROLr", 3812 },
    { "EGR_ECN_COUNTER_64r", 3813 },
    { "EGR_EFPMOD_HW_CONFIGr", 3814 },
    { "EGR_EFPMOD_RAM_CONTROLr", 3815 },
    { "EGR_EFPMOD_SER_CONTROLr", 3816 },
    { "EGR_EFPPARS_HW_CONFIGr", 3817 },
    { "EGR_EFPPARS_OPAQUE_TAG_CONFIG_0r", 3818 },
    { "EGR_EFPPARS_OPAQUE_TAG_CONFIG_1r", 3819 },
    { "EGR_EFPPARS_OPAQUE_TAG_CONFIGr", 3820 },
    { "EGR_EFPPARS_RAM_CONTROLr", 3821 },
    { "EGR_EFPPARS_SER_CONTROLr", 3822 },
    { "EGR_EFP_HW_CONFIGr", 3823 },
    { "EGR_ENABLEm", 3824 },
    { "EGR_ENCAP", 3825 },
    { "EGR_EPARS_EN_COR_ERR_RPTr", 3826 },
    { "EGR_EPARS_HW_CONFIGr", 3827 },
    { "EGR_EPARS_OPAQUE_TAG_CONFIG_0r", 3828 },
    { "EGR_EPARS_OPAQUE_TAG_CONFIG_1r", 3829 },
    { "EGR_EPARS_OPAQUE_TAG_CONFIGr", 3830 },
    { "EGR_EPARS_RAM_CONTROLr", 3831 },
    { "EGR_EPARS_RAM_MSP_ECC_CTRLr", 3832 },
    { "EGR_EPARS_SER_CONTROLr", 3833 },
    { "EGR_EPARS_XOR_CONTROLr", 3834 },
    { "EGR_EPMOD_EN_COR_ERR_RPTr", 3835 },
    { "EGR_EPMOD_HW_CONFIGr", 3836 },
    { "EGR_EPMOD_RAM_CONTROLr", 3837 },
    { "EGR_EPMOD_SER_CONTROLr", 3838 },
    { "EGR_ESW_HW_CONFIGr", 3839 },
    { "EGR_EVENT_MASK_0r", 3840 },
    { "EGR_EVENT_MASK_1r", 3841 },
    { "EGR_EVENT_MASK_2r", 3842 },
    { "EGR_EVENT_MASK_3r", 3843 },
    { "EGR_EVENT_MASK_4r", 3844 },
    { "EGR_EVENT_MASK_5r", 3845 },
    { "EGR_EVENT_MASK_6r", 3846 },
    { "EGR_EVENT_MASK_7r", 3847 },
    { "EGR_EVENT_MASKr", 3848 },
    { "EGR_FLEXIBLE_IPV6_EXT_HDRr", 3849 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_0_INST0m", 3850 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_0_INST1m", 3851 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_1_INST0m", 3852 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_1_INST1m", 3853 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_2_INST0m", 3854 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_2_INST1m", 3855 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r", 3856 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r", 3857 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r", 3858 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r", 3859 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r", 3860 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r", 3861 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r", 3862 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r", 3863 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r", 3864 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r", 3865 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r", 3866 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r", 3867 },
    { "EGR_FRAGMENT_ID_TABLE_INST0m", 3868 },
    { "EGR_FRAGMENT_ID_TABLE_INST1m", 3869 },
    { "EGR_GPP_ATTRIBUTESm", 3870 },
    { "EGR_GSH_ETHERTYPE_1r", 3871 },
    { "EGR_GSH_ETHERTYPE_2r", 3872 },
    { "EGR_HG_HDR_PROT_STATUS_TX_CONTROLr", 3873 },
    { "EGR_HISTO_DST_PORT_MAPr", 3874 },
    { "EGR_HISTO_MON_0_CONFIGr", 3875 },
    { "EGR_HISTO_MON_1_CONFIGr", 3876 },
    { "EGR_HISTO_MON_2_CONFIGr", 3877 },
    { "EGR_HISTO_MON_3_CONFIGr", 3878 },
    { "EGR_HISTO_SRC_PORT_MAPr", 3879 },
    { "EGR_ICFI", 3880 },
    { "EGR_IFA_HDR_CONFIG_0r", 3881 },
    { "EGR_IFA_HDR_CONFIG_1r", 3882 },
    { "EGR_INGRESS_PORT_TPID_SELECTr", 3883 },
    { "EGR_ING_PORTm", 3884 },
    { "EGR_INTR_ENABLE_2r", 3885 },
    { "EGR_INTR_STATUS_2r", 3886 },
    { "EGR_INT_ACTION_PROFILEm", 3887 },
    { "EGR_INT_CN_TO_EXP_MAPPING_TABLEm", 3888 },
    { "EGR_INT_CN_TO_IP_MAPPINGm", 3889 },
    { "EGR_INT_CN_UPDATEm", 3890 },
    { "EGR_INT_EGRESS_TIME_DELTAr", 3891 },
    { "EGR_INT_METADATA_FIFO_CTRL_INST0r", 3892 },
    { "EGR_INT_METADATA_FIFO_CTRL_INST1r", 3893 },
    { "EGR_INT_METADATA_FIFO_INST0m", 3894 },
    { "EGR_INT_METADATA_FIFO_INST1m", 3895 },
    { "EGR_INT_METADATA_FIFO_STATUS_INST0r", 3896 },
    { "EGR_INT_METADATA_FIFO_STATUS_INST1r", 3897 },
    { "EGR_INT_PORT_META_DATAr", 3898 },
    { "EGR_INT_SWITCH_IDr", 3899 },
    { "EGR_IOAM_HDR_CONFIG_0_V4r", 3900 },
    { "EGR_IOAM_HDR_CONFIG_0_V6_LWRr", 3901 },
    { "EGR_IOAM_HDR_CONFIG_0_V6_UPRr", 3902 },
    { "EGR_IOAM_HDR_CONFIG_0r", 3903 },
    { "EGR_IOAM_HDR_CONFIG_1r", 3904 },
    { "EGR_IPMC_CFG2r", 3905 },
    { "EGR_IPMCm", 3906 },
    { "EGR_IPRI", 3907 },
    { "EGR_IPV6_EXT_HDR_PROTO", 3908 },
    { "EGR_IPV6_PREFIX_LISTm", 3909 },
    { "EGR_IP_ECN_TO_EXP_MAPPING_TABLEm", 3910 },
    { "EGR_IP_TO_INT_CN_MAPPINGm", 3911 },
    { "EGR_IP_TUNNEL_IPV6m", 3912 },
    { "EGR_IP_TUNNEL_MPLSm", 3913 },
    { "EGR_IP_TUNNELm", 3914 },
    { "EGR_IVID", 3915 },
    { "EGR_L3_INTFm", 3916 },
    { "EGR_L3_NEXT_HOP_2m", 3917 },
    { "EGR_L3_NEXT_HOPm", 3918 },
    { "EGR_LATENCY_ADJUST", 3919 },
    { "EGR_LATENCY_ECN_INT_CN_UPDATEm", 3920 },
    { "EGR_LATENCY_ECN_PROFILEm", 3921 },
    { "EGR_LOOPBACK_CONTROLr", 3922 },
    { "EGR_LOOPBACK_PROFILEm", 3923 },
    { "EGR_MAC_DA_PROFILEm", 3924 },
    { "EGR_MASK", 3925 },
    { "EGR_MASKm", 3926 },
    { "EGR_MAX_USED_ENTRIESm", 3927 },
    { "EGR_MC_CONTROL_1r", 3928 },
    { "EGR_MC_CONTROL_2r", 3929 },
    { "EGR_MD_HDR_ATTRSm", 3930 },
    { "EGR_MD_HDR_CONST_PROFILEm", 3931 },
    { "EGR_MD_HDR_FS_PROFILEm", 3932 },
    { "EGR_MEMBER_PORTS", 3933 },
    { "EGR_METADATA_PROFILEm", 3934 },
    { "EGR_MIRROR_ENCAP_CONTROLm", 3935 },
    { "EGR_MIRROR_ENCAP_DATA_1m", 3936 },
    { "EGR_MIRROR_ENCAP_DATA_2m", 3937 },
    { "EGR_MIRROR_ENCAP_DESTINATIONm", 3938 },
    { "EGR_MIRROR_ENCAP_PSAMPr", 3939 },
    { "EGR_MIRROR_PSAMP_FORMAT_2_MONITORr", 3940 },
    { "EGR_MIRROR_SEQ_INST0m", 3941 },
    { "EGR_MIRROR_SEQ_INST1m", 3942 },
    { "EGR_MIRROR_SESSIONm", 3943 },
    { "EGR_MIRROR_USER_META_DATAm", 3944 },
    { "EGR_MIRROR_ZERO_OFFSET_PROFILEm", 3945 },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0r", 3946 },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1r", 3947 },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2r", 3948 },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3r", 3949 },
    { "EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0r", 3950 },
    { "EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1r", 3951 },
    { "EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2r", 3952 },
    { "EGR_MMU_CELL_CREDITm", 3953 },
    { "EGR_MMU_REQUESTSm", 3954 },
    { "EGR_MOD_EVENT", 3955 },
    { "EGR_MPLS_EXP_MAPPING_1m", 3956 },
    { "EGR_MPLS_EXP_MAPPING_2m", 3957 },
    { "EGR_MPLS_EXP_PRI_MAPPINGm", 3958 },
    { "EGR_MPLS_PRI_MAPPINGm", 3959 },
    { "EGR_MTUr", 3960 },
    { "EGR_NHOP_FLEX_CTR_CONTROLr", 3961 },
    { "EGR_NTP_CONFIGr", 3962 },
    { "EGR_OBJ_LATENCY_ADJUST", 3963 },
    { "EGR_OBJ_LATENCY_SHIFT", 3964 },
    { "EGR_OCFI", 3965 },
    { "EGR_OPAQUE_TAG", 3966 },
    { "EGR_OPRI", 3967 },
    { "EGR_OUTER_TPID_0r", 3968 },
    { "EGR_OUTER_TPID_1r", 3969 },
    { "EGR_OUTER_TPID_2r", 3970 },
    { "EGR_OUTER_TPID_3r", 3971 },
    { "EGR_OUTER_TPIDr", 3972 },
    { "EGR_OVID", 3973 },
    { "EGR_PER_PORT_BUFFER_SFT_RESETm", 3974 },
    { "EGR_PIPE", 3975 },
    { "EGR_PKT_MODS_CONTROL_2r", 3976 },
    { "EGR_PKT_MODS_CONTROLr", 3977 },
    { "EGR_PORT", 3978 },
    { "EGR_PORTS_TURNAROUND", 3979 },
    { "EGR_PORT_1r", 3980 },
    { "EGR_PORT_CREDIT_RESETm", 3981 },
    { "EGR_PORT_ID", 3982 },
    { "EGR_PORT_ID_MATCH", 3983 },
    { "EGR_PORT_REQUESTSm", 3984 },
    { "EGR_PORTm", 3985 },
    { "EGR_PRI", 3986 },
    { "EGR_PRI_CNG_MAPm", 3987 },
    { "EGR_PURGE_CELL_ERR_DROP", 3988 },
    { "EGR_PVLAN", 3989 },
    { "EGR_PVLAN_EPORT_CONTROLr", 3990 },
    { "EGR_Q_ENDr", 3991 },
    { "EGR_REPLACE_PRI", 3992 },
    { "EGR_SBS_CONTROLr", 3993 },
    { "EGR_SERVICE_POOL_MC_CELLS", 3994 },
    { "EGR_SERVICE_POOL_UC_CELLS", 3995 },
    { "EGR_SER_FIFO_2m", 3996 },
    { "EGR_SER_FIFO_CTRL_2r", 3997 },
    { "EGR_SER_FIFO_STATUS_2r", 3998 },
    { "EGR_SFLOW_CONFIGr", 3999 },
    { "EGR_SFLOW_CPU_COS_CONFIGr", 4000 },
    { "EGR_SHAPING_CONTROLr", 4001 },
    { "EGR_SRV6_CONTROL_1r", 4002 },
    { "EGR_SRV6_CONTROL_2r", 4003 },
    { "EGR_STG_CHECK", 4004 },
    { "EGR_TIMESTAMP_OBJ0", 4005 },
    { "EGR_TIMESTAMP_OBJ1", 4006 },
    { "EGR_TIMESTAMP_OBJ2", 4007 },
    { "EGR_TIMESTAMP_SECONDS_HI", 4008 },
    { "EGR_TIMESTAMP_SECONDS_LO", 4009 },
    { "EGR_TIMESTAMP_SUB_SECONDS", 4010 },
    { "EGR_TM_PIPE_ID_MATCH", 4011 },
    { "EGR_TPID", 4012 },
    { "EGR_TS_CONTROL_2r", 4013 },
    { "EGR_TS_CONTROLr", 4014 },
    { "EGR_TS_ING_PORT_MAPm", 4015 },
    { "EGR_TS_UTC_CONVERSION_2m", 4016 },
    { "EGR_TS_UTC_CONVERSIONm", 4017 },
    { "EGR_TUNNEL_ECN_ENCAP_2m", 4018 },
    { "EGR_TUNNEL_ECN_ENCAPm", 4019 },
    { "EGR_TUNNEL_ID_MASKr", 4020 },
    { "EGR_TUNNEL_PIMDR1_CFG0r", 4021 },
    { "EGR_TUNNEL_PIMDR1_CFG1r", 4022 },
    { "EGR_TUNNEL_PIMDR2_CFG0r", 4023 },
    { "EGR_TUNNEL_PIMDR2_CFG1r", 4024 },
    { "EGR_UNDERLAY_NHOP_ID", 4025 },
    { "EGR_UNDERLAY_NHOP_VALID", 4026 },
    { "EGR_UNTAG", 4027 },
    { "EGR_VID", 4028 },
    { "EGR_VLAN_2m", 4029 },
    { "EGR_VLAN_CONTROL_1r", 4030 },
    { "EGR_VLAN_CONTROL_2r", 4031 },
    { "EGR_VLAN_CONTROL_3r", 4032 },
    { "EGR_VLAN_MEMBERSHIP_CHECK", 4033 },
    { "EGR_VLAN_STG_Am", 4034 },
    { "EGR_VLAN_STG_Bm", 4035 },
    { "EGR_VLAN_TAG_ACTION_PROFILEm", 4036 },
    { "EGR_VLANm", 4037 },
    { "EGR_VXLAN_CONTROL_2r", 4038 },
    { "EGR_VXLAN_CONTROL_3r", 4039 },
    { "EGR_VXLAN_CONTROLr", 4040 },
    { "EGR_WESP", 4041 },
    { "EGR_WESP_IP_PROTO", 4042 },
    { "EGR_WESP_PROTO_CONTROLr", 4043 },
    { "EGR_XMIT_START_COUNT_BYTES", 4044 },
    { "EIGHT_BYTES_OPAQUE_TAG", 4045 },
    { "ELEMENTS", 4046 },
    { "ELEPHANT", 4047 },
    { "ELEPHANT_GREEN_BYTES", 4048 },
    { "ELEPHANT_PKT", 4049 },
    { "ELEPHANT_PROFILE_ID_NOT_EXISTS", 4050 },
    { "ELEPHANT_RED_BYTES", 4051 },
    { "ELEPHANT_YELLOW_BYTES", 4052 },
    { "ELI_LABEL", 4053 },
    { "EM", 4054 },
    { "EMIRROR_CONTROL_0m", 4055 },
    { "EMIRROR_CONTROL_1m", 4056 },
    { "EMIRROR_CONTROL_2m", 4057 },
    { "EMIRROR_CONTROL_3m", 4058 },
    { "EM_CLASS_ID", 4059 },
    { "EM_FT_COPY_TO_CPU", 4060 },
    { "EM_FT_DROP_ACTION", 4061 },
    { "EM_FT_FLEX_STATE_ACTION", 4062 },
    { "EM_FT_IOAM_GBP_ACTION", 4063 },
    { "EM_FT_OPAQUE_OBJ0", 4064 },
    { "EM_GRP_TEMPLATE_ID_NOT_EXISTS", 4065 },
    { "EM_KEY_ATTRIBUTE_INDEX", 4066 },
    { "EM_POLICY_OBJ", 4067 },
    { "ENABLE", 4068 },
    { "ENABLE_DEFAULT_SCAN", 4069 },
    { "ENABLE_HARDWARE_ONLY", 4070 },
    { "ENABLE_HW_SCAN", 4071 },
    { "ENABLE_RX", 4072 },
    { "ENABLE_STATS", 4073 },
    { "ENABLE_SW_SCAN", 4074 },
    { "ENABLE_TX", 4075 },
    { "ENCAP", 4076 },
    { "ENCAP_INDEX", 4077 },
    { "ENDPOINT_ID_ACTIVE", 4078 },
    { "ENDPOINT_ID_INACTIVE", 4079 },
    { "ENDPOINT_ID_NOT_FOUND", 4080 },
    { "ENQUEUE_TIME_OUT", 4081 },
    { "ENTROPY_LABEL_FLOW_BASED", 4082 },
    { "ENTROPY_OBJ0", 4083 },
    { "ENTROPY_OBJ1", 4084 },
    { "ENTRY_INUSE_CNT", 4085 },
    { "ENTRY_LIMIT", 4086 },
    { "ENTRY_MAXIMUM", 4087 },
    { "ENTRY_NUM_1", 4088 },
    { "ENTRY_NUM_16", 4089 },
    { "ENTRY_NUM_2", 4090 },
    { "ENTRY_NUM_32", 4091 },
    { "ENTRY_NUM_4", 4092 },
    { "ENTRY_NUM_64", 4093 },
    { "ENTRY_NUM_8", 4094 },
    { "ENTRY_PRIORITY", 4095 },
    { "ENTRY_UTILIZATION", 4096 },
    { "ENUM_VALUE", 4097 },
    { "EPC_LINK_BMAPm", 4098 },
    { "EP_DPR_LATENCY_CONFIG_WR_ENr", 4099 },
    { "EP_DPR_LATENCY_CONFIGr", 4100 },
    { "EP_TO_CMIC_INTR_ENABLEr", 4101 },
    { "EP_TO_CMIC_INTR_STATUSr", 4102 },
    { "EQUALS", 4103 },
    { "ERRONEOUS_ENTRIES_LOGGING", 4104 },
    { "ERROR_CONTROL_MAP", 4105 },
    { "ERROR_MASK_127_64", 4106 },
    { "ERROR_MASK_63_0", 4107 },
    { "ERR_ENTRY_CONTENT", 4108 },
    { "ERR_PKT", 4109 },
    { "ERSPAN3_SUB_HDR_DIRECTION", 4110 },
    { "ERSPAN3_SUB_HDR_FRAME_TYPE", 4111 },
    { "ERSPAN3_SUB_HDR_HW_ID", 4112 },
    { "ERSPAN3_SUB_HDR_OPT_SUB_HDR", 4113 },
    { "ERSPAN3_SUB_HDR_PDU_FRAME", 4114 },
    { "ERSPAN3_SUB_HDR_TS_GRA", 4115 },
    { "ETAG", 4116 },
    { "ETAG_ETHERTYPE", 4117 },
    { "ETAG_MAP", 4118 },
    { "ETAG_MASK", 4119 },
    { "ETAG_PARSE", 4120 },
    { "ETHERNET", 4121 },
    { "ETHERNET_AV", 4122 },
    { "ETHERTYPE", 4123 },
    { "ETHERTYPE_ELIGIBILITY", 4124 },
    { "ETHERTYPE_MAPr", 4125 },
    { "ETHERTYPE_MASK", 4126 },
    { "ETHER_2", 4127 },
    { "ETH_TYPE", 4128 },
    { "ETRAP", 4129 },
    { "ETRAP_COLOR", 4130 },
    { "ETRAP_COLOR_EN_EGR_PORT_BMPm", 4131 },
    { "ETRAP_COLOR_EN_INT_PRIr", 4132 },
    { "ETRAP_COLOR_EN_PKT_TYPEr", 4133 },
    { "ETRAP_CRITICAL_TIME", 4134 },
    { "ETRAP_DEBUG_CTRL_INST0r", 4135 },
    { "ETRAP_DEBUG_CTRL_INST1r", 4136 },
    { "ETRAP_EN_COR_ERR_RPTr", 4137 },
    { "ETRAP_EVENT_FIFO_CTRL_INST0r", 4138 },
    { "ETRAP_EVENT_FIFO_CTRL_INST1r", 4139 },
    { "ETRAP_EVENT_FIFO_INST0m", 4140 },
    { "ETRAP_EVENT_FIFO_INST1m", 4141 },
    { "ETRAP_EVENT_FIFO_STATUS_INST0r", 4142 },
    { "ETRAP_EVENT_FIFO_STATUS_INST1r", 4143 },
    { "ETRAP_FEATURE_NOT_SUPPORTED", 4144 },
    { "ETRAP_FILTER_0_TABLE_INST0m", 4145 },
    { "ETRAP_FILTER_0_TABLE_INST1m", 4146 },
    { "ETRAP_FILTER_1_TABLE_INST0m", 4147 },
    { "ETRAP_FILTER_1_TABLE_INST1m", 4148 },
    { "ETRAP_FILTER_2_TABLE_INST0m", 4149 },
    { "ETRAP_FILTER_2_TABLE_INST1m", 4150 },
    { "ETRAP_FILTER_3_TABLE_INST0m", 4151 },
    { "ETRAP_FILTER_3_TABLE_INST1m", 4152 },
    { "ETRAP_FILT_CFGr", 4153 },
    { "ETRAP_FILT_EXCEED_CTR_INST0r", 4154 },
    { "ETRAP_FILT_EXCEED_CTR_INST1r", 4155 },
    { "ETRAP_FILT_THRESHr", 4156 },
    { "ETRAP_FLOW_CFGr", 4157 },
    { "ETRAP_FLOW_COUNT_LEFT_TABLE_INST0m", 4158 },
    { "ETRAP_FLOW_COUNT_LEFT_TABLE_INST1m", 4159 },
    { "ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0m", 4160 },
    { "ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1m", 4161 },
    { "ETRAP_FLOW_CTRL_LEFT_TABLE_INST0m", 4162 },
    { "ETRAP_FLOW_CTRL_LEFT_TABLE_INST1m", 4163 },
    { "ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0m", 4164 },
    { "ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1m", 4165 },
    { "ETRAP_FLOW_DETECT_CTR_INST0r", 4166 },
    { "ETRAP_FLOW_DETECT_CTR_INST1r", 4167 },
    { "ETRAP_FLOW_ELEPH_THRESHOLDr", 4168 },
    { "ETRAP_FLOW_ELEPH_THR_REDr", 4169 },
    { "ETRAP_FLOW_ELEPH_THR_YELr", 4170 },
    { "ETRAP_FLOW_HASH_L0_TABLE_INST0m", 4171 },
    { "ETRAP_FLOW_HASH_L0_TABLE_INST1m", 4172 },
    { "ETRAP_FLOW_HASH_L1_TABLE_INST0m", 4173 },
    { "ETRAP_FLOW_HASH_L1_TABLE_INST1m", 4174 },
    { "ETRAP_FLOW_HASH_L2_TABLE_INST0m", 4175 },
    { "ETRAP_FLOW_HASH_L2_TABLE_INST1m", 4176 },
    { "ETRAP_FLOW_HASH_L3_TABLE_INST0m", 4177 },
    { "ETRAP_FLOW_HASH_L3_TABLE_INST1m", 4178 },
    { "ETRAP_FLOW_HASH_L4_TABLE_INST0m", 4179 },
    { "ETRAP_FLOW_HASH_L4_TABLE_INST1m", 4180 },
    { "ETRAP_FLOW_HASH_R0_TABLE_INST0m", 4181 },
    { "ETRAP_FLOW_HASH_R0_TABLE_INST1m", 4182 },
    { "ETRAP_FLOW_HASH_R1_TABLE_INST0m", 4183 },
    { "ETRAP_FLOW_HASH_R1_TABLE_INST1m", 4184 },
    { "ETRAP_FLOW_HASH_R2_TABLE_INST0m", 4185 },
    { "ETRAP_FLOW_HASH_R2_TABLE_INST1m", 4186 },
    { "ETRAP_FLOW_HASH_R3_TABLE_INST0m", 4187 },
    { "ETRAP_FLOW_HASH_R3_TABLE_INST1m", 4188 },
    { "ETRAP_FLOW_HASH_R4_TABLE_INST0m", 4189 },
    { "ETRAP_FLOW_HASH_R4_TABLE_INST1m", 4190 },
    { "ETRAP_FLOW_INS_FAIL_CTR_INST0r", 4191 },
    { "ETRAP_FLOW_INS_FAIL_CTR_INST1r", 4192 },
    { "ETRAP_FLOW_INS_SUCCESS_CTR_INST0r", 4193 },
    { "ETRAP_FLOW_INS_SUCCESS_CTR_INST1r", 4194 },
    { "ETRAP_FLOW_RESET_THRESHOLDr", 4195 },
    { "ETRAP_HW_CONFIG_INST0r", 4196 },
    { "ETRAP_HW_CONFIG_INST1r", 4197 },
    { "ETRAP_HW_CONFIG_INSTr", 4198 },
    { "ETRAP_INTERVAL", 4199 },
    { "ETRAP_INT_PRI_REMAP_TABLEm", 4200 },
    { "ETRAP_LKUP_EN_ING_PORTm", 4201 },
    { "ETRAP_LKUP_EN_INT_PRIr", 4202 },
    { "ETRAP_LKUP_EN_PKT_TYPEr", 4203 },
    { "ETRAP_MONITOR", 4204 },
    { "ETRAP_MONITOR_CONFIG_INST0r", 4205 },
    { "ETRAP_MONITOR_CONFIG_INST1r", 4206 },
    { "ETRAP_MONITOR_MASK", 4207 },
    { "ETRAP_MONITOR_MIRROR_CONFIGr", 4208 },
    { "ETRAP_MSEC_INST0r", 4209 },
    { "ETRAP_MSEC_INST1r", 4210 },
    { "ETRAP_PROC_EN_2r", 4211 },
    { "ETRAP_PROC_ENr", 4212 },
    { "ETRAP_QUEUE_EN_EGR_PORT_BMPm", 4213 },
    { "ETRAP_QUEUE_EN_INT_PRIr", 4214 },
    { "ETRAP_QUEUE_EN_PKT_TYPEr", 4215 },
    { "ETRAP_SAMPLE_ADDRr", 4216 },
    { "ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0m", 4217 },
    { "ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1m", 4218 },
    { "ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0m", 4219 },
    { "ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1m", 4220 },
    { "ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0m", 4221 },
    { "ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1m", 4222 },
    { "ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0m", 4223 },
    { "ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1m", 4224 },
    { "ETRAP_SAMPLE_FLOW_HASH_L0_INST0m", 4225 },
    { "ETRAP_SAMPLE_FLOW_HASH_L0_INST1m", 4226 },
    { "ETRAP_SAMPLE_FLOW_HASH_L1_INST0m", 4227 },
    { "ETRAP_SAMPLE_FLOW_HASH_L1_INST1m", 4228 },
    { "ETRAP_SAMPLE_FLOW_HASH_L2_INST0m", 4229 },
    { "ETRAP_SAMPLE_FLOW_HASH_L2_INST1m", 4230 },
    { "ETRAP_SAMPLE_FLOW_HASH_L3_INST0m", 4231 },
    { "ETRAP_SAMPLE_FLOW_HASH_L3_INST1m", 4232 },
    { "ETRAP_SAMPLE_FLOW_HASH_L4_INST0m", 4233 },
    { "ETRAP_SAMPLE_FLOW_HASH_L4_INST1m", 4234 },
    { "ETRAP_SAMPLE_FLOW_HASH_R0_INST0m", 4235 },
    { "ETRAP_SAMPLE_FLOW_HASH_R0_INST1m", 4236 },
    { "ETRAP_SAMPLE_FLOW_HASH_R1_INST0m", 4237 },
    { "ETRAP_SAMPLE_FLOW_HASH_R1_INST1m", 4238 },
    { "ETRAP_SAMPLE_FLOW_HASH_R2_INST0m", 4239 },
    { "ETRAP_SAMPLE_FLOW_HASH_R2_INST1m", 4240 },
    { "ETRAP_SAMPLE_FLOW_HASH_R3_INST0m", 4241 },
    { "ETRAP_SAMPLE_FLOW_HASH_R3_INST1m", 4242 },
    { "ETRAP_SAMPLE_FLOW_HASH_R4_INST0m", 4243 },
    { "ETRAP_SAMPLE_FLOW_HASH_R4_INST1m", 4244 },
    { "ETRAP_SER_CONTROLr", 4245 },
    { "ETRAP_TIMEBASEr", 4246 },
    { "ETRAP_USEC_INST0r", 4247 },
    { "ETRAP_USEC_INST1r", 4248 },
    { "EVENT_GROUP_0", 4249 },
    { "EVENT_GROUP_0_MASK", 4250 },
    { "EVENT_GROUP_1", 4251 },
    { "EVENT_GROUP_1_MASK", 4252 },
    { "EVENT_GROUP_2", 4253 },
    { "EVENT_GROUP_2_MASK", 4254 },
    { "EVENT_GROUP_3", 4255 },
    { "EVENT_GROUP_3_MASK", 4256 },
    { "EVENT_GROUP_4", 4257 },
    { "EVENT_GROUP_4_MASK", 4258 },
    { "EVENT_GROUP_5", 4259 },
    { "EVENT_GROUP_5_MASK", 4260 },
    { "EVENT_GROUP_6", 4261 },
    { "EVENT_GROUP_6_MASK", 4262 },
    { "EVENT_GROUP_7", 4263 },
    { "EVENT_GROUP_7_MASK", 4264 },
    { "EVICT", 4265 },
    { "EVICTION_MODE", 4266 },
    { "EVICTION_SEED", 4267 },
    { "EVICTION_THD_BYTES", 4268 },
    { "EVICTION_THD_CTR_A", 4269 },
    { "EVICTION_THD_CTR_B", 4270 },
    { "EVICTION_THD_PKTS", 4271 },
    { "EVICTION_THRESHOLD", 4272 },
    { "EVICT_COMPARE", 4273 },
    { "EVICT_RESET", 4274 },
    { "EXACT_MATCH_2m", 4275 },
    { "EXACT_MATCH_4m", 4276 },
    { "EXACT_MATCH_ACTION_PROFILEm", 4277 },
    { "EXACT_MATCH_ACTION_TABLE_Am", 4278 },
    { "EXACT_MATCH_ACTION_TABLE_Bm", 4279 },
    { "EXACT_MATCH_DEFAULT_POLICYm", 4280 },
    { "EXACT_MATCH_ECCm", 4281 },
    { "EXACT_MATCH_HASH_CONTROLm", 4282 },
    { "EXACT_MATCH_HIT_ONLYm", 4283 },
    { "EXACT_MATCH_HT_DEBUG_CMDm", 4284 },
    { "EXACT_MATCH_HT_DEBUG_KEYm", 4285 },
    { "EXACT_MATCH_HT_DEBUG_RESULTm", 4286 },
    { "EXACT_MATCH_KEY_ATTRIBUTESm", 4287 },
    { "EXACT_MATCH_KEY_BUFFERm", 4288 },
    { "EXACT_MATCH_KEY_GEN_MASKm", 4289 },
    { "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm", 4290 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r", 4291 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r", 4292 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr", 4293 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr", 4294 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr", 4295 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm", 4296 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm", 4297 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_TMr", 4298 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECTm", 4299 },
    { "EXACT_MATCH_QOS_ACTIONS_PROFILEm", 4300 },
    { "EXACT_MATCH_REMAP_TABLE_Am", 4301 },
    { "EXACT_MATCH_REMAP_TABLE_Bm", 4302 },
    { "EXCESSIVE_JITTER", 4303 },
    { "EXP", 4304 },
    { "EXPECTED_L3_MC_IIF_ID", 4305 },
    { "EXPORT_PROFILE_ENTRY_ERROR", 4306 },
    { "EXPORT_PROFILE_INVALID_MAX_PKT_LENGTH", 4307 },
    { "EXPORT_PROFILE_NOT_EXISTS", 4308 },
    { "EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTED", 4309 },
    { "EXPORT_TEMPLATE_NOT_EXISTS", 4310 },
    { "EXP_MAP_ACTION", 4311 },
    { "EXP_MODE", 4312 },
    { "EXTENDED_REACH_PAM4", 4313 },
    { "EXTENDED_REACH_PAM4_AUTO", 4314 },
    { "E_MIRROR_CONTROLm", 4315 },
    { "FAIL", 4316 },
    { "FAILOVER_CNT", 4317 },
    { "FAILOVER_LOOPBACK", 4318 },
    { "FAILOVER_MODID", 4319 },
    { "FAILOVER_MODPORT", 4320 },
    { "FAILOVER_PORT_SYSTEM", 4321 },
    { "FAILURE", 4322 },
    { "FAIL_CNT", 4323 },
    { "FAST_BER", 4324 },
    { "FAST_TRUNK_PORTS_1m", 4325 },
    { "FAST_TRUNK_PORTS_2m", 4326 },
    { "FAST_TRUNK_SIZEm", 4327 },
    { "FDR_END_TIME", 4328 },
    { "FDR_START_TIME", 4329 },
    { "FEC_BYPASS_INDICATION", 4330 },
    { "FEC_BYPASS_INDICATION_AUTO", 4331 },
    { "FEC_CORRECTED_BLOCKS", 4332 },
    { "FEC_CORRECTED_CODEWORDS", 4333 },
    { "FEC_MODE", 4334 },
    { "FEC_SYMBOL_ERRORS", 4335 },
    { "FEC_UNCORRECTED_BLOCKS", 4336 },
    { "FEC_UNCORRECTED_CODEWORDS", 4337 },
    { "FID", 4338 },
    { "FIELD_ID", 4339 },
    { "FIELD_LIST_ERROR_CNT", 4340 },
    { "FIELD_SIZE_ERROR_CNT", 4341 },
    { "FIELD_WIDTH", 4342 },
    { "FIFO_CHANNELS_DMA", 4343 },
    { "FIFO_CHANNELS_MAX_POLLS", 4344 },
    { "FIFO_CHANNELS_MAX_POLLS_OVERRIDE", 4345 },
    { "FIFO_CHANNELS_MODE", 4346 },
    { "FIFO_CHANNELS_POLL", 4347 },
    { "FIFO_COUNT_SELr", 4348 },
    { "FIFO_FULL", 4349 },
    { "FIFO_THD_CELLS", 4350 },
    { "FILTER_HASH_ROTATE_BITS", 4351 },
    { "FILTER_HASH_SELECT", 4352 },
    { "FIRST", 4353 },
    { "FIRST_LOOKUP_HIT", 4354 },
    { "FIXED", 4355 },
    { "FIXED_DEVICE_EM_BANK_ID", 4356 },
    { "FIXED_PRI_MAP_CNG", 4357 },
    { "FLEX", 4358 },
    { "FLEXIBLE_IPV6_EXT_HDRr", 4359 },
    { "FLEX_CTR_ACTION", 4360 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0r", 4361 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1r", 4362 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0m", 4363 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1m", 4364 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0m", 4365 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1m", 4366 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0m", 4367 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1m", 4368 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0m", 4369 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1m", 4370 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0m", 4371 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1m", 4372 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0m", 4373 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1m", 4374 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0m", 4375 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1m", 4376 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0m", 4377 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1m", 4378 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0m", 4379 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1m", 4380 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0m", 4381 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1m", 4382 },
    { "FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0m", 4383 },
    { "FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1m", 4384 },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r", 4385 },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r", 4386 },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m", 4387 },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m", 4388 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_INST0m", 4389 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_INST1m", 4390 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0r", 4391 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1r", 4392 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_INST0m", 4393 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_INST1m", 4394 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0r", 4395 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1r", 4396 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_INST0m", 4397 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_INST1m", 4398 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0r", 4399 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1r", 4400 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_INST0m", 4401 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_INST1m", 4402 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0r", 4403 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1r", 4404 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_INST0m", 4405 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_INST1m", 4406 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0r", 4407 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1r", 4408 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_INST0m", 4409 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_INST1m", 4410 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0r", 4411 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1r", 4412 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_INST0m", 4413 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_INST1m", 4414 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0r", 4415 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1r", 4416 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_INST0m", 4417 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_INST1m", 4418 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0r", 4419 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1r", 4420 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0r", 4421 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1r", 4422 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0r", 4423 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1r", 4424 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0r", 4425 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1r", 4426 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0r", 4427 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1r", 4428 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0r", 4429 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1r", 4430 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0r", 4431 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1r", 4432 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0r", 4433 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1r", 4434 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0r", 4435 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1r", 4436 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0r", 4437 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1r", 4438 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0r", 4439 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1r", 4440 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0r", 4441 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1r", 4442 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0r", 4443 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1r", 4444 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0r", 4445 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1r", 4446 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0r", 4447 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1r", 4448 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0r", 4449 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1r", 4450 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0r", 4451 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1r", 4452 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0r", 4453 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1r", 4454 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0r", 4455 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1r", 4456 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0r", 4457 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1r", 4458 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0r", 4459 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1r", 4460 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0r", 4461 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1r", 4462 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0r", 4463 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1r", 4464 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0r", 4465 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1r", 4466 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0r", 4467 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1r", 4468 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0r", 4469 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1r", 4470 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r", 4471 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r", 4472 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r", 4473 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r", 4474 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r", 4475 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r", 4476 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r", 4477 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r", 4478 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r", 4479 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r", 4480 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r", 4481 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r", 4482 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r", 4483 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r", 4484 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r", 4485 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r", 4486 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r", 4487 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r", 4488 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r", 4489 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r", 4490 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r", 4491 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r", 4492 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r", 4493 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r", 4494 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r", 4495 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r", 4496 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r", 4497 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r", 4498 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r", 4499 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r", 4500 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r", 4501 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r", 4502 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0r", 4503 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1r", 4504 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0r", 4505 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1r", 4506 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0r", 4507 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1r", 4508 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0r", 4509 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1r", 4510 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0r", 4511 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1r", 4512 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0r", 4513 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1r", 4514 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0r", 4515 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1r", 4516 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0r", 4517 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1r", 4518 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0r", 4519 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1r", 4520 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0r", 4521 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1r", 4522 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0r", 4523 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1r", 4524 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0r", 4525 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1r", 4526 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0r", 4527 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1r", 4528 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0r", 4529 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1r", 4530 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0r", 4531 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1r", 4532 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0r", 4533 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1r", 4534 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0r", 4535 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1r", 4536 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0r", 4537 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1r", 4538 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0r", 4539 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1r", 4540 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0r", 4541 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1r", 4542 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0r", 4543 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1r", 4544 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0r", 4545 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1r", 4546 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0r", 4547 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1r", 4548 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0r", 4549 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1r", 4550 },
    { "FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0r", 4551 },
    { "FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1r", 4552 },
    { "FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0r", 4553 },
    { "FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1r", 4554 },
    { "FLEX_CTR_EGR_GROUP_ACTION_0_INST0r", 4555 },
    { "FLEX_CTR_EGR_GROUP_ACTION_0_INST1r", 4556 },
    { "FLEX_CTR_EGR_GROUP_ACTION_1_INST0r", 4557 },
    { "FLEX_CTR_EGR_GROUP_ACTION_1_INST1r", 4558 },
    { "FLEX_CTR_EGR_GROUP_ACTION_2_INST0r", 4559 },
    { "FLEX_CTR_EGR_GROUP_ACTION_2_INST1r", 4560 },
    { "FLEX_CTR_EGR_GROUP_ACTION_3_INST0r", 4561 },
    { "FLEX_CTR_EGR_GROUP_ACTION_3_INST1r", 4562 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0r", 4563 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1r", 4564 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0r", 4565 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1r", 4566 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0r", 4567 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1r", 4568 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0r", 4569 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1r", 4570 },
    { "FLEX_CTR_EGR_INTR_ENABLEr", 4571 },
    { "FLEX_CTR_EGR_INTR_STATUSr", 4572 },
    { "FLEX_CTR_EGR_MEM_RST_CTRLr", 4573 },
    { "FLEX_CTR_EGR_MEM_RST_STATUSr", 4574 },
    { "FLEX_CTR_EGR_MISC_CTRLr", 4575 },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0r", 4576 },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1r", 4577 },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m", 4578 },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m", 4579 },
    { "FLEX_CTR_EGR_RAM_TM_CONTROL_INST0r", 4580 },
    { "FLEX_CTR_EGR_RAM_TM_CONTROL_INST1r", 4581 },
    { "FLEX_CTR_EGR_SER_FIFO_CTRLr", 4582 },
    { "FLEX_CTR_EGR_SER_FIFO_STATUSr", 4583 },
    { "FLEX_CTR_EGR_SER_FIFOm", 4584 },
    { "FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0r", 4585 },
    { "FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1r", 4586 },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0m", 4587 },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1m", 4588 },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0m", 4589 },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1m", 4590 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0m", 4591 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1m", 4592 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0m", 4593 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1m", 4594 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0m", 4595 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1m", 4596 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0m", 4597 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1m", 4598 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0m", 4599 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1m", 4600 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0m", 4601 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1m", 4602 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0m", 4603 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1m", 4604 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0m", 4605 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1m", 4606 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0m", 4607 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1m", 4608 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0m", 4609 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1m", 4610 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0m", 4611 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1m", 4612 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0m", 4613 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1m", 4614 },
    { "FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0m", 4615 },
    { "FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1m", 4616 },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r", 4617 },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r", 4618 },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m", 4619 },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m", 4620 },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_INST0m", 4621 },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_INST1m", 4622 },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0r", 4623 },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1r", 4624 },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_INST0m", 4625 },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_INST1m", 4626 },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0r", 4627 },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1r", 4628 },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_INST0m", 4629 },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_INST1m", 4630 },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0r", 4631 },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1r", 4632 },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_INST0m", 4633 },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_INST1m", 4634 },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0r", 4635 },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1r", 4636 },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_INST0m", 4637 },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_INST1m", 4638 },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0r", 4639 },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1r", 4640 },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_INST0m", 4641 },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_INST1m", 4642 },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0r", 4643 },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1r", 4644 },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_INST0m", 4645 },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_INST1m", 4646 },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0r", 4647 },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1r", 4648 },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_INST0m", 4649 },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_INST1m", 4650 },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0r", 4651 },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1r", 4652 },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_INST0m", 4653 },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_INST1m", 4654 },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0r", 4655 },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1r", 4656 },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_INST0m", 4657 },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_INST1m", 4658 },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0r", 4659 },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1r", 4660 },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_INST0m", 4661 },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_INST1m", 4662 },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0r", 4663 },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1r", 4664 },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_INST0m", 4665 },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_INST1m", 4666 },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0r", 4667 },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1r", 4668 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0r", 4669 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1r", 4670 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0r", 4671 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1r", 4672 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0r", 4673 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1r", 4674 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0r", 4675 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1r", 4676 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0r", 4677 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1r", 4678 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0r", 4679 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1r", 4680 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0r", 4681 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1r", 4682 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0r", 4683 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1r", 4684 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0r", 4685 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1r", 4686 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0r", 4687 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1r", 4688 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0r", 4689 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1r", 4690 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0r", 4691 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1r", 4692 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0r", 4693 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1r", 4694 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0r", 4695 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1r", 4696 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0r", 4697 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1r", 4698 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0r", 4699 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1r", 4700 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0r", 4701 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1r", 4702 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0r", 4703 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1r", 4704 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0r", 4705 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1r", 4706 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0r", 4707 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1r", 4708 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0r", 4709 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1r", 4710 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0r", 4711 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1r", 4712 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0r", 4713 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1r", 4714 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0r", 4715 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1r", 4716 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0r", 4717 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1r", 4718 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0r", 4719 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1r", 4720 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0r", 4721 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1r", 4722 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0r", 4723 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1r", 4724 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0r", 4725 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1r", 4726 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0r", 4727 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1r", 4728 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0r", 4729 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1r", 4730 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0r", 4731 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1r", 4732 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0r", 4733 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1r", 4734 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0r", 4735 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1r", 4736 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0r", 4737 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1r", 4738 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0r", 4739 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1r", 4740 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0r", 4741 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1r", 4742 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0r", 4743 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1r", 4744 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0r", 4745 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1r", 4746 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0r", 4747 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1r", 4748 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0r", 4749 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1r", 4750 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0r", 4751 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1r", 4752 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0r", 4753 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1r", 4754 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0r", 4755 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1r", 4756 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0r", 4757 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1r", 4758 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r", 4759 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r", 4760 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0r", 4761 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1r", 4762 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0r", 4763 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1r", 4764 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r", 4765 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r", 4766 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r", 4767 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r", 4768 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r", 4769 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r", 4770 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r", 4771 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r", 4772 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r", 4773 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r", 4774 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r", 4775 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r", 4776 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r", 4777 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r", 4778 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0r", 4779 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1r", 4780 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0r", 4781 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1r", 4782 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r", 4783 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r", 4784 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0r", 4785 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1r", 4786 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0r", 4787 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1r", 4788 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r", 4789 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r", 4790 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r", 4791 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r", 4792 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r", 4793 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r", 4794 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r", 4795 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r", 4796 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r", 4797 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r", 4798 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r", 4799 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r", 4800 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r", 4801 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r", 4802 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0r", 4803 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1r", 4804 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0r", 4805 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1r", 4806 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0r", 4807 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1r", 4808 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0r", 4809 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1r", 4810 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0r", 4811 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1r", 4812 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0r", 4813 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1r", 4814 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0r", 4815 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1r", 4816 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0r", 4817 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1r", 4818 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0r", 4819 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1r", 4820 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0r", 4821 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1r", 4822 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0r", 4823 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1r", 4824 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0r", 4825 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1r", 4826 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0r", 4827 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1r", 4828 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0r", 4829 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1r", 4830 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0r", 4831 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1r", 4832 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0r", 4833 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1r", 4834 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0r", 4835 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1r", 4836 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0r", 4837 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1r", 4838 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0r", 4839 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1r", 4840 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0r", 4841 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1r", 4842 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0r", 4843 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1r", 4844 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0r", 4845 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1r", 4846 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0r", 4847 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1r", 4848 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0r", 4849 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1r", 4850 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0r", 4851 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1r", 4852 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0r", 4853 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1r", 4854 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0r", 4855 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1r", 4856 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0r", 4857 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1r", 4858 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0r", 4859 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1r", 4860 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0r", 4861 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1r", 4862 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0r", 4863 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1r", 4864 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0r", 4865 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1r", 4866 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0r", 4867 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1r", 4868 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0r", 4869 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1r", 4870 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0r", 4871 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1r", 4872 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0r", 4873 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1r", 4874 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0r", 4875 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1r", 4876 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0r", 4877 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1r", 4878 },
    { "FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0r", 4879 },
    { "FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1r", 4880 },
    { "FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0r", 4881 },
    { "FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1r", 4882 },
    { "FLEX_CTR_ING_GROUP_ACTION_0_INST0r", 4883 },
    { "FLEX_CTR_ING_GROUP_ACTION_0_INST1r", 4884 },
    { "FLEX_CTR_ING_GROUP_ACTION_1_INST0r", 4885 },
    { "FLEX_CTR_ING_GROUP_ACTION_1_INST1r", 4886 },
    { "FLEX_CTR_ING_GROUP_ACTION_2_INST0r", 4887 },
    { "FLEX_CTR_ING_GROUP_ACTION_2_INST1r", 4888 },
    { "FLEX_CTR_ING_GROUP_ACTION_3_INST0r", 4889 },
    { "FLEX_CTR_ING_GROUP_ACTION_3_INST1r", 4890 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0r", 4891 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1r", 4892 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0r", 4893 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1r", 4894 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0r", 4895 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1r", 4896 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0r", 4897 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1r", 4898 },
    { "FLEX_CTR_ING_INTR_ENABLEr", 4899 },
    { "FLEX_CTR_ING_INTR_STATUSr", 4900 },
    { "FLEX_CTR_ING_MEM_RST_CTRLr", 4901 },
    { "FLEX_CTR_ING_MEM_RST_STATUSr", 4902 },
    { "FLEX_CTR_ING_MISC_CTRLr", 4903 },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0r", 4904 },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1r", 4905 },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m", 4906 },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m", 4907 },
    { "FLEX_CTR_ING_RAM_TM_CONTROL_INST0r", 4908 },
    { "FLEX_CTR_ING_RAM_TM_CONTROL_INST1r", 4909 },
    { "FLEX_CTR_ING_SER_FIFO_CTRLr", 4910 },
    { "FLEX_CTR_ING_SER_FIFO_STATUSr", 4911 },
    { "FLEX_CTR_ING_SER_FIFOm", 4912 },
    { "FLEX_CTR_SBS_CONTROLr", 4913 },
    { "FLEX_HASH", 4914 },
    { "FLOOD", 4915 },
    { "FLOOD_ALL", 4916 },
    { "FLOOD_NONE", 4917 },
    { "FLOOD_UMC", 4918 },
    { "FLOW", 4919 },
    { "FLOWTRACKER_GROUP", 4920 },
    { "FLOWTRACKER_GROUP_NOT_EXISTS", 4921 },
    { "FLOW_AGE_OUT", 4922 },
    { "FLOW_COUNT_CONTROL_0r", 4923 },
    { "FLOW_COUNT_CONTROL_1r", 4924 },
    { "FLOW_COUNT_FLOW_SIZE_LOWER", 4925 },
    { "FLOW_COUNT_FLOW_SIZE_UPPER", 4926 },
    { "FLOW_COUNT_PORT_CONTEXT", 4927 },
    { "FLOW_COUNT_PORT_CONTEXTm", 4928 },
    { "FLOW_COUNT_PREFIX_LEN", 4929 },
    { "FLOW_CTRL", 4930 },
    { "FLOW_CTRL_EVENTS", 4931 },
    { "FLOW_CTRL_TYPE", 4932 },
    { "FLOW_CTRL_UC", 4933 },
    { "FLOW_ELEPHANT", 4934 },
    { "FLOW_HASH_ROTATE_BITS", 4935 },
    { "FLOW_HASH_SELECT", 4936 },
    { "FLOW_INSERT_FAILURE", 4937 },
    { "FLOW_INSERT_SUCCESS", 4938 },
    { "FLOW_LABEL", 4939 },
    { "FLOW_LABEL_SELECT", 4940 },
    { "FLOW_SET_SIZE", 4941 },
    { "FLOW_SET_SIZE_0", 4942 },
    { "FLOW_SET_SIZE_1024", 4943 },
    { "FLOW_SET_SIZE_16384", 4944 },
    { "FLOW_SET_SIZE_2048", 4945 },
    { "FLOW_SET_SIZE_256", 4946 },
    { "FLOW_SET_SIZE_32768", 4947 },
    { "FLOW_SET_SIZE_4096", 4948 },
    { "FLOW_SET_SIZE_512", 4949 },
    { "FLOW_SET_SIZE_8192", 4950 },
    { "FLOW_START_TIMESTAMP", 4951 },
    { "FMT_32_BITS", 4952 },
    { "FMT_48_BITS", 4953 },
    { "FOLD_AND_XOR", 4954 },
    { "FOLLOW_UP_DROP", 4955 },
    { "FOLLOW_UP_TO_CPU", 4956 },
    { "FORWARD", 4957 },
    { "FORWARDING_BEHAVIOR", 4958 },
    { "FORWARDING_PLANE_RESET", 4959 },
    { "FORWARD_BLOCK", 4960 },
    { "FOUR_BYTES_OPAQUE_TAG", 4961 },
    { "FP_COMPRESSION_ETHERTYPE", 4962 },
    { "FP_COMPRESSION_ETHERTYPE_ID", 4963 },
    { "FP_COMPRESSION_IP_PROTOCOL", 4964 },
    { "FP_COMPRESSION_IP_TOS", 4965 },
    { "FP_COMPRESSION_IP_TTL", 4966 },
    { "FP_COMPRESSION_OPERMODE_PIPEUNIQUE", 4967 },
    { "FP_COMPRESSION_TCP_FLAGS", 4968 },
    { "FP_COMPRESSION_TNL_IP_TTL", 4969 },
    { "FP_CONFIG", 4970 },
    { "FP_CONTROL", 4971 },
    { "FP_DELAYED_DROP", 4972 },
    { "FP_DELAYED_DROP_ID", 4973 },
    { "FP_DELAYED_REDIRECT", 4974 },
    { "FP_DELAYED_REDIRECT_ID", 4975 },
    { "FP_DROP", 4976 },
    { "FP_EGR", 4977 },
    { "FP_EGR_CLASS_ID_SELECT", 4978 },
    { "FP_EGR_DROP", 4979 },
    { "FP_EGR_ENTRY", 4980 },
    { "FP_EGR_ENTRY_ID", 4981 },
    { "FP_EGR_GRP_TEMPLATE", 4982 },
    { "FP_EGR_GRP_TEMPLATE_ID", 4983 },
    { "FP_EGR_GRP_TEMPLATE_INFO", 4984 },
    { "FP_EGR_GRP_TEMPLATE_PARTITION_INFO", 4985 },
    { "FP_EGR_GRP_TEMPLATE_PARTITION_INFO_ID", 4986 },
    { "FP_EGR_INFO", 4987 },
    { "FP_EGR_OPERMODE_PIPEUNIQUE", 4988 },
    { "FP_EGR_POLICY_TEMPLATE", 4989 },
    { "FP_EGR_POLICY_TEMPLATE_ID", 4990 },
    { "FP_EGR_PORT_GRP", 4991 },
    { "FP_EGR_RULE_TEMPLATE", 4992 },
    { "FP_EGR_RULE_TEMPLATE_ID", 4993 },
    { "FP_EGR_SLICE_ID", 4994 },
    { "FP_EGR_SLICE_INFO", 4995 },
    { "FP_EM_ENTRY", 4996 },
    { "FP_EM_ENTRY_ID", 4997 },
    { "FP_EM_GRP_TEMPLATE", 4998 },
    { "FP_EM_GRP_TEMPLATE_ID", 4999 },
    { "FP_EM_GRP_TEMPLATE_INFO", 5000 },
    { "FP_EM_GRP_TEMPLATE_PARTITION_INFO", 5001 },
    { "FP_EM_GRP_TEMPLATE_PARTITION_INFO_ID", 5002 },
    { "FP_EM_HASH_GROUP", 5003 },
    { "FP_EM_OPERMODE_PIPEUNIQUE", 5004 },
    { "FP_EM_PDD_TEMPLATE", 5005 },
    { "FP_EM_PDD_TEMPLATE_ID", 5006 },
    { "FP_EM_PDD_TEMPLATE_PARTITION_INFO", 5007 },
    { "FP_EM_PDD_TEMPLATE_PARTITION_INFO_ID", 5008 },
    { "FP_EM_POLICY_TEMPLATE", 5009 },
    { "FP_EM_POLICY_TEMPLATE_ID", 5010 },
    { "FP_EM_PRESEL_ENTRY_COUNT", 5011 },
    { "FP_EM_PRESEL_ENTRY_TEMPLATE", 5012 },
    { "FP_EM_PRESEL_ENTRY_TEMPLATE_ID", 5013 },
    { "FP_EM_PRESEL_TEMPLATE_PARTITION_INFO", 5014 },
    { "FP_EM_RULE_TEMPLATE", 5015 },
    { "FP_EM_RULE_TEMPLATE_ID", 5016 },
    { "FP_EM_SRC_CLASS_MODE", 5017 },
    { "FP_ING", 5018 },
    { "FP_ING_ACTION_NHOP", 5019 },
    { "FP_ING_ADD_REDIRECT_DATA", 5020 },
    { "FP_ING_ADD_REDIRECT_DATA_ID", 5021 },
    { "FP_ING_ARP_AS_IP", 5022 },
    { "FP_ING_COMP_DST_IP4_ONLY", 5023 },
    { "FP_ING_COMP_DST_IP6_ONLY", 5024 },
    { "FP_ING_COMP_SRC_IP4_ONLY", 5025 },
    { "FP_ING_COMP_SRC_IP6_ONLY", 5026 },
    { "FP_ING_COS_Q_INT_PRI_MAP", 5027 },
    { "FP_ING_COS_Q_INT_PRI_MAP_ID", 5028 },
    { "FP_ING_DELAYED_DROP", 5029 },
    { "FP_ING_DROP", 5030 },
    { "FP_ING_ECMP_HASH_ENABLE", 5031 },
    { "FP_ING_ECMP_HASH_OFFSET", 5032 },
    { "FP_ING_ECMP_HASH_USE_CRC", 5033 },
    { "FP_ING_ECMP_USE_UPPER_5_BITS", 5034 },
    { "FP_ING_ENTRY", 5035 },
    { "FP_ING_ENTRY_ID", 5036 },
    { "FP_ING_ENTRY_INFO", 5037 },
    { "FP_ING_GRP_SEL_CLASS_ID", 5038 },
    { "FP_ING_GRP_STATUS_ACTION_OFFSETS_CHANGE", 5039 },
    { "FP_ING_GRP_STATUS_QUALIFIERS_OFFSETS_CHANGE", 5040 },
    { "FP_ING_GRP_TEMPLATE", 5041 },
    { "FP_ING_GRP_TEMPLATE_ACTION", 5042 },
    { "FP_ING_GRP_TEMPLATE_ID", 5043 },
    { "FP_ING_GRP_TEMPLATE_INFO", 5044 },
    { "FP_ING_GRP_TEMPLATE_PARTITION_INFO", 5045 },
    { "FP_ING_GRP_TEMPLATE_PARTITION_INFO_ID", 5046 },
    { "FP_ING_GRP_TEMPLATE_STATUS", 5047 },
    { "FP_ING_INFO", 5048 },
    { "FP_ING_MANUAL_COMP", 5049 },
    { "FP_ING_MASK", 5050 },
    { "FP_ING_OPERMODE", 5051 },
    { "FP_ING_PDD_TEMPLATE_ID", 5052 },
    { "FP_ING_POLICY_TEMPLATE", 5053 },
    { "FP_ING_POLICY_TEMPLATE_ID", 5054 },
    { "FP_ING_PRESEL_ENTRY_COUNT", 5055 },
    { "FP_ING_PRESEL_ENTRY_TEMPLATE", 5056 },
    { "FP_ING_PRESEL_ENTRY_TEMPLATE_ID", 5057 },
    { "FP_ING_PRESEL_GRP_TEMPLATE_ID", 5058 },
    { "FP_ING_PRESEL_TEMPLATE_PARTITION_INFO", 5059 },
    { "FP_ING_RANGE_CHECK", 5060 },
    { "FP_ING_RANGE_CHECK_GROUP", 5061 },
    { "FP_ING_RANGE_CHECK_GROUP_ID", 5062 },
    { "FP_ING_RANGE_CHECK_ID", 5063 },
    { "FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUE", 5064 },
    { "FP_ING_RANGE_GROUP", 5065 },
    { "FP_ING_RARP_AS_IP", 5066 },
    { "FP_ING_REDIRECT_EXCLUDE_HGSRCPORT", 5067 },
    { "FP_ING_REDIRECT_EXCLUDE_SRCPORT", 5068 },
    { "FP_ING_REDIRECT_ING_VLANCHECKS", 5069 },
    { "FP_ING_REDIRECT_NHI_EXCLUDE_SRCPORT", 5070 },
    { "FP_ING_REDIRECT_NONUC_HGTRUNKRESOLVE", 5071 },
    { "FP_ING_REDIRECT_NONUC_TRUNKRESOLVE", 5072 },
    { "FP_ING_REDIRECT_PORT_FLOODBLOCK", 5073 },
    { "FP_ING_REDIRECT_VLAN_FLOODBLOCK", 5074 },
    { "FP_ING_REMOVE_REDIRECT_DATA", 5075 },
    { "FP_ING_REMOVE_REDIRECT_DATA_ID", 5076 },
    { "FP_ING_RULE_TEMPLATE", 5077 },
    { "FP_ING_RULE_TEMPLATE_ID", 5078 },
    { "FP_ING_SBR_TEMPLATE_ID", 5079 },
    { "FP_ING_SEED", 5080 },
    { "FP_ING_SLICE_ID", 5081 },
    { "FP_ING_SLICE_INFO", 5082 },
    { "FP_ING_SRC_CLASS_MODE", 5083 },
    { "FP_METER_ACTION_SET", 5084 },
    { "FP_REDIRECT_DROP", 5085 },
    { "FP_REDIRECT_MASK", 5086 },
    { "FP_TMr", 5087 },
    { "FP_UDF_OFFSETm", 5088 },
    { "FP_UDF_TCAMm", 5089 },
    { "FP_VLAN", 5090 },
    { "FP_VLAN_CLASS_0", 5091 },
    { "FP_VLAN_CLASS_1", 5092 },
    { "FP_VLAN_DROP", 5093 },
    { "FP_VLAN_ENTRY", 5094 },
    { "FP_VLAN_ENTRY_ID", 5095 },
    { "FP_VLAN_GRP_TEMPLATE", 5096 },
    { "FP_VLAN_GRP_TEMPLATE_ID", 5097 },
    { "FP_VLAN_GRP_TEMPLATE_INFO", 5098 },
    { "FP_VLAN_GRP_TEMPLATE_PARTITION_INFO", 5099 },
    { "FP_VLAN_GRP_TEMPLATE_PARTITION_INFO_ID", 5100 },
    { "FP_VLAN_HASH_TABLE_A", 5101 },
    { "FP_VLAN_HASH_TABLE_A_ID", 5102 },
    { "FP_VLAN_HASH_TABLE_B", 5103 },
    { "FP_VLAN_HASH_TABLE_B_ID", 5104 },
    { "FP_VLAN_INFO", 5105 },
    { "FP_VLAN_OPERMODE_PIPEUNIQUE", 5106 },
    { "FP_VLAN_OVERRIDE_PHB", 5107 },
    { "FP_VLAN_POLICY_TEMPLATE", 5108 },
    { "FP_VLAN_POLICY_TEMPLATE_ID", 5109 },
    { "FP_VLAN_PORT_GRP", 5110 },
    { "FP_VLAN_RULE_TEMPLATE", 5111 },
    { "FP_VLAN_RULE_TEMPLATE_ID", 5112 },
    { "FP_VLAN_SLICE_ID", 5113 },
    { "FP_VLAN_SLICE_INFO", 5114 },
    { "FRACTIONAL_DIVISOR", 5115 },
    { "FRAGMENT_ID", 5116 },
    { "FRAGMENT_ID_MASK", 5117 },
    { "FROM_REMOTE_CPU_DA0r", 5118 },
    { "FROM_REMOTE_CPU_DA1r", 5119 },
    { "FROM_REMOTE_CPU_DAr", 5120 },
    { "FROM_REMOTE_CPU_ETHERTYPEr", 5121 },
    { "FROM_REMOTE_CPU_SIGNATUREr", 5122 },
    { "FW_CRC_VERIFY", 5123 },
    { "FW_LOAD_METHOD", 5124 },
    { "FW_LOAD_VERIFY", 5125 },
    { "GAL_LABEL", 5126 },
    { "GCM_AES_128", 5127 },
    { "GCM_AES_256", 5128 },
    { "GCM_AES_XPN_128", 5129 },
    { "GCM_AES_XPN_256", 5130 },
    { "GLOBAL", 5131 },
    { "GLOBAL_FID", 5132 },
    { "GLOBAL_HEADROOM", 5133 },
    { "GLOBAL_KEY_MASK", 5134 },
    { "GLOBAL_KEY_MASK_ENABLE", 5135 },
    { "GLOBAL_MPLS_RANGE_1_LOWERr", 5136 },
    { "GLOBAL_MPLS_RANGE_1_UPPERr", 5137 },
    { "GLOBAL_MPLS_RANGE_2_LOWERr", 5138 },
    { "GLOBAL_MPLS_RANGE_2_UPPERr", 5139 },
    { "GLOBAL_MPLS_RANGE_LOWERr", 5140 },
    { "GLOBAL_MPLS_RANGE_UPPERr", 5141 },
    { "GLOBAL_PIPE_AWARE", 5142 },
    { "GLOBAL_SHARED_VLAN", 5143 },
    { "GNS", 5144 },
    { "GNS_MASK", 5145 },
    { "GPIO_AUX_SELr", 5146 },
    { "GPIO_DATA_INr", 5147 },
    { "GPIO_DATA_OUTr", 5148 },
    { "GPIO_INIT_VALr", 5149 },
    { "GPIO_INT_CLRr", 5150 },
    { "GPIO_INT_DEr", 5151 },
    { "GPIO_INT_EDGEr", 5152 },
    { "GPIO_INT_MSKr", 5153 },
    { "GPIO_INT_MSTATr", 5154 },
    { "GPIO_INT_STATr", 5155 },
    { "GPIO_INT_TYPEr", 5156 },
    { "GPIO_OUT_ENr", 5157 },
    { "GPIO_PAD_RESr", 5158 },
    { "GPIO_PRB_ENABLEr", 5159 },
    { "GPIO_PRB_OEr", 5160 },
    { "GPIO_RES_ENr", 5161 },
    { "GPIO_TEST_ENABLEr", 5162 },
    { "GPIO_TEST_INPUTr", 5163 },
    { "GPIO_TEST_OUTPUTr", 5164 },
    { "GRE", 5165 },
    { "GREATER", 5166 },
    { "GREEN", 5167 },
    { "GREEN_DROP", 5168 },
    { "GRE_ENCAP", 5169 },
    { "GRE_HEADER", 5170 },
    { "GRE_PROTO", 5171 },
    { "GROUP", 5172 },
    { "GROUP_ASET_DOESNT_FIT", 5173 },
    { "GROUP_CNT", 5174 },
    { "GROUP_CTR_PROFILES_MISSING", 5175 },
    { "GROUP_DEFAULT_ASET_DOESNT_FIT", 5176 },
    { "GROUP_MAP", 5177 },
    { "GROUP_MULTIMODE_CHECK_FAILED", 5178 },
    { "GROUP_NOT_PRESENT", 5179 },
    { "GROUP_QSET_DOESNT_FIT", 5180 },
    { "GROUP_TEMPLATE_NOT_OPERATIONAL", 5181 },
    { "GRP_MASKED_BY_ANOTHER", 5182 },
    { "GRP_SLICE_TYPE", 5183 },
    { "GRP_TEMPLATE_NOT_EXISTS", 5184 },
    { "GTP_HDR_FIRST_BYTE", 5185 },
    { "GTP_HDR_FIRST_BYTE_MASK", 5186 },
    { "GTP_PORT_TABLEm", 5187 },
    { "HARDWARE", 5188 },
    { "HASH", 5189 },
    { "HASH0_ALL_BINS_PRE_PROCESSING_EN", 5190 },
    { "HASH0_BIN0", 5191 },
    { "HASH0_BIN1", 5192 },
    { "HASH0_BIN12_SEED_OVERLAY_EN", 5193 },
    { "HASH0_BIN2_FLEX_EN", 5194 },
    { "HASH0_BIN2_UDF_EN", 5195 },
    { "HASH0_BIN3_FLEX_EN", 5196 },
    { "HASH0_BIN3_UDF_EN", 5197 },
    { "HASH0_BIN5_6_IPSEC_SELECT", 5198 },
    { "HASH0_BIN5_6_L2GRE_MASK", 5199 },
    { "HASH0_BINS0_1_IPV6_FLOW_LABEL_EN", 5200 },
    { "HASH0_BINS0_3_EGR_PORT_ID_EN", 5201 },
    { "HASH0_BINS5_6_GTP_EN", 5202 },
    { "HASH0_BINS5_6_L2GRE_KEY_EN", 5203 },
    { "HASH0_BIN_EXT_FLEX_FIELD_SELECT", 5204 },
    { "HASH0_BIN_FLEX_FIELD_SELECT", 5205 },
    { "HASH0_CNTAG_RPID", 5206 },
    { "HASH0_DST_IP_LOWER", 5207 },
    { "HASH0_DST_IP_UPPER", 5208 },
    { "HASH0_DST_MODID", 5209 },
    { "HASH0_DST_PORT", 5210 },
    { "HASH0_ETH_TYPE", 5211 },
    { "HASH0_EXT_DST_IP_15_0", 5212 },
    { "HASH0_EXT_DST_IP_31_15", 5213 },
    { "HASH0_EXT_DST_IP_47_32", 5214 },
    { "HASH0_EXT_DST_IP_63_48", 5215 },
    { "HASH0_EXT_EGR_PORT_ID_LOWER", 5216 },
    { "HASH0_EXT_ETHERTYPE", 5217 },
    { "HASH0_EXT_FLOW_LABEL_15_0", 5218 },
    { "HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 5219 },
    { "HASH0_EXT_L2GRE_KEY_LOWER", 5220 },
    { "HASH0_EXT_L2GRE_KEY_UPPER", 5221 },
    { "HASH0_EXT_L4_DST_PORT", 5222 },
    { "HASH0_EXT_L4_SRC_PORT", 5223 },
    { "HASH0_EXT_MAC_DA_15_0", 5224 },
    { "HASH0_EXT_MAC_DA_31_16", 5225 },
    { "HASH0_EXT_MAC_DA_47_32", 5226 },
    { "HASH0_EXT_MAC_SA_15_0", 5227 },
    { "HASH0_EXT_MAC_SA_31_16", 5228 },
    { "HASH0_EXT_MAC_SA_47_32", 5229 },
    { "HASH0_EXT_MPLS_2ND_LABEL_15_0", 5230 },
    { "HASH0_EXT_MPLS_3RD_LABEL_15_0", 5231 },
    { "HASH0_EXT_MPLS_LABELS_19_16", 5232 },
    { "HASH0_EXT_MPLS_TOP_LABEL_15_0", 5233 },
    { "HASH0_EXT_PROTOCOL_EGR_PORT_ID_LOWER", 5234 },
    { "HASH0_EXT_SRC_IP_15_0", 5235 },
    { "HASH0_EXT_SRC_IP_31_15", 5236 },
    { "HASH0_EXT_SRC_IP_47_32", 5237 },
    { "HASH0_EXT_SRC_IP_63_48", 5238 },
    { "HASH0_EXT_UDF_1", 5239 },
    { "HASH0_EXT_UDF_2", 5240 },
    { "HASH0_EXT_UDF_3", 5241 },
    { "HASH0_EXT_UDF_4", 5242 },
    { "HASH0_EXT_UDF_5", 5243 },
    { "HASH0_EXT_UDF_6", 5244 },
    { "HASH0_EXT_UDF_7", 5245 },
    { "HASH0_EXT_UDF_8", 5246 },
    { "HASH0_EXT_VLAN_ID", 5247 },
    { "HASH0_EXT_VLAN_ID_FLOW_LABEL_19_16", 5248 },
    { "HASH0_EXT_VRF_ID", 5249 },
    { "HASH0_FLOW_ID_HI", 5250 },
    { "HASH0_FLOW_ID_LO", 5251 },
    { "HASH0_IGNORE_FCOE", 5252 },
    { "HASH0_IGNORE_INNER_4OVER4_GRE_TUNNEL", 5253 },
    { "HASH0_IGNORE_INNER_4OVER4_IP_TUNNEL", 5254 },
    { "HASH0_IGNORE_INNER_4OVER6_GRE_TUNNEL", 5255 },
    { "HASH0_IGNORE_INNER_4OVER6_IP_TUNNEL", 5256 },
    { "HASH0_IGNORE_INNER_6OVER4_GRE_TUNNEL", 5257 },
    { "HASH0_IGNORE_INNER_6OVER4_IP_TUNNEL", 5258 },
    { "HASH0_IGNORE_INNER_6OVER6_GRE_TUNNEL", 5259 },
    { "HASH0_IGNORE_INNER_6OVER6_IP_TUNNEL", 5260 },
    { "HASH0_IGNORE_IPV4", 5261 },
    { "HASH0_IGNORE_IPV6", 5262 },
    { "HASH0_IGNORE_L2GRE", 5263 },
    { "HASH0_IGNORE_MIM", 5264 },
    { "HASH0_IGNORE_MPLS", 5265 },
    { "HASH0_IGNORE_VXLAN", 5266 },
    { "HASH0_INITIAL_VALUE_0", 5267 },
    { "HASH0_INITIAL_VALUE_1", 5268 },
    { "HASH0_INSTANCE0", 5269 },
    { "HASH0_INSTANCE0_ALG", 5270 },
    { "HASH0_INSTANCE1", 5271 },
    { "HASH0_INSTANCE1_ALG", 5272 },
    { "HASH0_IP_TUNNEL_TERM", 5273 },
    { "HASH0_L2GRE_TERM", 5274 },
    { "HASH0_L4_DST", 5275 },
    { "HASH0_L4_SRC", 5276 },
    { "HASH0_MAC_DA_HI", 5277 },
    { "HASH0_MAC_DA_LO", 5278 },
    { "HASH0_MAC_DA_MED", 5279 },
    { "HASH0_MAC_SA_HI", 5280 },
    { "HASH0_MAC_SA_LO", 5281 },
    { "HASH0_MAC_SA_MED", 5282 },
    { "HASH0_MIM_TERM", 5283 },
    { "HASH0_MIM_USE_TUNNEL_HEADER", 5284 },
    { "HASH0_MPLS_2ND_LABEL", 5285 },
    { "HASH0_MPLS_3RD_LABEL", 5286 },
    { "HASH0_MPLS_LABELS_4MSB", 5287 },
    { "HASH0_MPLS_TERM", 5288 },
    { "HASH0_MPLS_TOP_LABEL", 5289 },
    { "HASH0_NEXT_HEADER", 5290 },
    { "HASH0_PROTOCOL", 5291 },
    { "HASH0_SEED", 5292 },
    { "HASH0_SELECTION", 5293 },
    { "HASH0_SPI_LOWER", 5294 },
    { "HASH0_SPI_UPPER", 5295 },
    { "HASH0_SRC_IP_LOWER", 5296 },
    { "HASH0_SRC_IP_UPPER", 5297 },
    { "HASH0_SRC_MODID", 5298 },
    { "HASH0_SRC_PORT", 5299 },
    { "HASH0_SYMMETRIC_FCOE", 5300 },
    { "HASH0_SYMMETRIC_IPV4", 5301 },
    { "HASH0_SYMMETRIC_IPV6", 5302 },
    { "HASH0_SYMMETRIC_SUPPRESS_UNIDIR_FIELD", 5303 },
    { "HASH0_TEID_LOWER", 5304 },
    { "HASH0_TEID_UPPER", 5305 },
    { "HASH0_TRILL_TERM", 5306 },
    { "HASH0_TRILL_TRANSIT", 5307 },
    { "HASH0_TUNNEL_VID", 5308 },
    { "HASH0_VID", 5309 },
    { "HASH0_VNTAG_DST_VIF", 5310 },
    { "HASH0_VNTAG_SRC_VIF", 5311 },
    { "HASH0_VXLAN_TERM", 5312 },
    { "HASH1_ALL_BINS_PRE_PROCESSING_EN", 5313 },
    { "HASH1_BIN0", 5314 },
    { "HASH1_BIN1", 5315 },
    { "HASH1_BIN12_SEED_OVERLAY_EN", 5316 },
    { "HASH1_BIN2_FLEX_EN", 5317 },
    { "HASH1_BIN2_UDF_EN", 5318 },
    { "HASH1_BIN3_FLEX_EN", 5319 },
    { "HASH1_BIN3_UDF_EN", 5320 },
    { "HASH1_BIN5_6_IPSEC_SELECT", 5321 },
    { "HASH1_BIN5_6_L2GRE_MASK", 5322 },
    { "HASH1_BINS0_1_IPV6_FLOW_LABEL_EN", 5323 },
    { "HASH1_BINS0_3_EGR_PORT_ID_EN", 5324 },
    { "HASH1_BINS5_6_GTP_EN", 5325 },
    { "HASH1_BINS5_6_L2GRE_KEY_EN", 5326 },
    { "HASH1_BIN_EXT_FLEX_FIELD_SELECT", 5327 },
    { "HASH1_BIN_FLEX_FIELD_SELECT", 5328 },
    { "HASH1_CNTAG_RPID", 5329 },
    { "HASH1_DST_IP_LOWER", 5330 },
    { "HASH1_DST_IP_UPPER", 5331 },
    { "HASH1_DST_MODID", 5332 },
    { "HASH1_DST_PORT", 5333 },
    { "HASH1_ETH_TYPE", 5334 },
    { "HASH1_EXT_DST_IP_15_0", 5335 },
    { "HASH1_EXT_DST_IP_31_15", 5336 },
    { "HASH1_EXT_DST_IP_47_32", 5337 },
    { "HASH1_EXT_DST_IP_63_48", 5338 },
    { "HASH1_EXT_EGR_PORT_ID_LOWER", 5339 },
    { "HASH1_EXT_ETHERTYPE", 5340 },
    { "HASH1_EXT_FLOW_LABEL_15_0", 5341 },
    { "HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 5342 },
    { "HASH1_EXT_L2GRE_KEY_LOWER", 5343 },
    { "HASH1_EXT_L2GRE_KEY_UPPER", 5344 },
    { "HASH1_EXT_L4_DST_PORT", 5345 },
    { "HASH1_EXT_L4_SRC_PORT", 5346 },
    { "HASH1_EXT_MAC_DA_15_0", 5347 },
    { "HASH1_EXT_MAC_DA_31_16", 5348 },
    { "HASH1_EXT_MAC_DA_47_32", 5349 },
    { "HASH1_EXT_MAC_SA_15_0", 5350 },
    { "HASH1_EXT_MAC_SA_31_16", 5351 },
    { "HASH1_EXT_MAC_SA_47_32", 5352 },
    { "HASH1_EXT_MPLS_2ND_LABEL_15_0", 5353 },
    { "HASH1_EXT_MPLS_3RD_LABEL_15_0", 5354 },
    { "HASH1_EXT_MPLS_LABELS_19_16", 5355 },
    { "HASH1_EXT_MPLS_TOP_LABEL_15_0", 5356 },
    { "HASH1_EXT_PROTOCOL_EGR_PORT_ID_LOWER", 5357 },
    { "HASH1_EXT_SRC_IP_15_0", 5358 },
    { "HASH1_EXT_SRC_IP_31_15", 5359 },
    { "HASH1_EXT_SRC_IP_47_32", 5360 },
    { "HASH1_EXT_SRC_IP_63_48", 5361 },
    { "HASH1_EXT_UDF_1", 5362 },
    { "HASH1_EXT_UDF_2", 5363 },
    { "HASH1_EXT_UDF_3", 5364 },
    { "HASH1_EXT_UDF_4", 5365 },
    { "HASH1_EXT_UDF_5", 5366 },
    { "HASH1_EXT_UDF_6", 5367 },
    { "HASH1_EXT_UDF_7", 5368 },
    { "HASH1_EXT_UDF_8", 5369 },
    { "HASH1_EXT_VLAN_ID", 5370 },
    { "HASH1_EXT_VLAN_ID_FLOW_LABEL_19_16", 5371 },
    { "HASH1_EXT_VRF_ID", 5372 },
    { "HASH1_FLOW_ID_HI", 5373 },
    { "HASH1_FLOW_ID_LO", 5374 },
    { "HASH1_IGNORE_FCOE", 5375 },
    { "HASH1_IGNORE_INNER_4OVER4_GRE_TUNNEL", 5376 },
    { "HASH1_IGNORE_INNER_4OVER4_IP_TUNNEL", 5377 },
    { "HASH1_IGNORE_INNER_4OVER6_GRE_TUNNEL", 5378 },
    { "HASH1_IGNORE_INNER_4OVER6_IP_TUNNEL", 5379 },
    { "HASH1_IGNORE_INNER_6OVER4_GRE_TUNNEL", 5380 },
    { "HASH1_IGNORE_INNER_6OVER4_IP_TUNNEL", 5381 },
    { "HASH1_IGNORE_INNER_6OVER6_GRE_TUNNEL", 5382 },
    { "HASH1_IGNORE_INNER_6OVER6_IP_TUNNEL", 5383 },
    { "HASH1_IGNORE_IPV4", 5384 },
    { "HASH1_IGNORE_IPV6", 5385 },
    { "HASH1_IGNORE_L2GRE", 5386 },
    { "HASH1_IGNORE_MIM", 5387 },
    { "HASH1_IGNORE_MPLS", 5388 },
    { "HASH1_IGNORE_VXLAN", 5389 },
    { "HASH1_INITIAL_VALUE_0", 5390 },
    { "HASH1_INITIAL_VALUE_1", 5391 },
    { "HASH1_INSTANCE0", 5392 },
    { "HASH1_INSTANCE0_ALG", 5393 },
    { "HASH1_INSTANCE1", 5394 },
    { "HASH1_INSTANCE1_ALG", 5395 },
    { "HASH1_IP_TUNNEL_TERM", 5396 },
    { "HASH1_L2GRE_TERM", 5397 },
    { "HASH1_L4_DST", 5398 },
    { "HASH1_L4_SRC", 5399 },
    { "HASH1_MAC_DA_HI", 5400 },
    { "HASH1_MAC_DA_LO", 5401 },
    { "HASH1_MAC_DA_MED", 5402 },
    { "HASH1_MAC_SA_HI", 5403 },
    { "HASH1_MAC_SA_LO", 5404 },
    { "HASH1_MAC_SA_MED", 5405 },
    { "HASH1_MIM_TERM", 5406 },
    { "HASH1_MIM_USE_TUNNEL_HEADER", 5407 },
    { "HASH1_MPLS_2ND_LABEL", 5408 },
    { "HASH1_MPLS_3RD_LABEL", 5409 },
    { "HASH1_MPLS_LABELS_4MSB", 5410 },
    { "HASH1_MPLS_TERM", 5411 },
    { "HASH1_MPLS_TOP_LABEL", 5412 },
    { "HASH1_NEXT_HEADER", 5413 },
    { "HASH1_PROTOCOL", 5414 },
    { "HASH1_SEED", 5415 },
    { "HASH1_SELECTION", 5416 },
    { "HASH1_SPI_LOWER", 5417 },
    { "HASH1_SPI_UPPER", 5418 },
    { "HASH1_SRC_IP_LOWER", 5419 },
    { "HASH1_SRC_IP_UPPER", 5420 },
    { "HASH1_SRC_MODID", 5421 },
    { "HASH1_SRC_PORT", 5422 },
    { "HASH1_SYMMETRIC_FCOE", 5423 },
    { "HASH1_SYMMETRIC_IPV4", 5424 },
    { "HASH1_SYMMETRIC_IPV6", 5425 },
    { "HASH1_SYMMETRIC_SUPPRESS_UNIDIR_FIELD", 5426 },
    { "HASH1_TEID_LOWER", 5427 },
    { "HASH1_TEID_UPPER", 5428 },
    { "HASH1_TRILL_TERM", 5429 },
    { "HASH1_TRILL_TRANSIT", 5430 },
    { "HASH1_TUNNEL_VID", 5431 },
    { "HASH1_VID", 5432 },
    { "HASH1_VNTAG_DST_VIF", 5433 },
    { "HASH1_VNTAG_SRC_VIF", 5434 },
    { "HASH1_VXLAN_TERM", 5435 },
    { "HASH_ALG", 5436 },
    { "HASH_BUCKET_BITMAP", 5437 },
    { "HASH_CONTROLr", 5438 },
    { "HASH_ENTROPY", 5439 },
    { "HASH_MASK", 5440 },
    { "HASH_USE_MPLS_STACK", 5441 },
    { "HEADER_TYPE", 5442 },
    { "HEADROOM_CELLS", 5443 },
    { "HEADROOM_LIMIT_AUTO", 5444 },
    { "HEADROOM_LIMIT_CELLS", 5445 },
    { "HEADROOM_LIMIT_CELLS_OPER", 5446 },
    { "HEADROOM_POOL", 5447 },
    { "HEADROOM_POOL_INDEX", 5448 },
    { "HEADROOM_USAGE_CELLS", 5449 },
    { "HIGHEST_DROP_CODE", 5450 },
    { "HIGHEST_DROP_CODE_MASK", 5451 },
    { "HIGH_CNG_LIMIT_CELLS", 5452 },
    { "HIGH_CONGESTION", 5453 },
    { "HIGH_PRI_GROUP", 5454 },
    { "HIGH_SEVERITY_ERR", 5455 },
    { "HIGH_SEVERITY_ERR_CNT", 5456 },
    { "HIGH_SEVERITY_ERR_INTERVAL", 5457 },
    { "HIGH_SEVERITY_ERR_SUPPRESSION", 5458 },
    { "HIGH_SEVERITY_ERR_THRESHOLD", 5459 },
    { "HIGH_WATERMARK_CELL_USAGE", 5460 },
    { "HIGH_WATERMARK_CLEAR_ON_READ", 5461 },
    { "HIGH_WATERMARK_TRACK", 5462 },
    { "HIGIG", 5463 },
    { "HIGIG3", 5464 },
    { "HIGIG3_BASE_HDR", 5465 },
    { "HIGIG3_ETHERTYPE", 5466 },
    { "HIGIG3_ETHERTYPE_MASK", 5467 },
    { "HIGIG_ERR", 5468 },
    { "HIGIG_MASK", 5469 },
    { "HIGIG_MC", 5470 },
    { "HIGIG_MIRROR", 5471 },
    { "HIGIG_UC", 5472 },
    { "HIGIG_UNKNOWN_HDR_TYPE", 5473 },
    { "HIT", 5474 },
    { "HIT_DST_MAC", 5475 },
    { "HIT_LOCAL_SRC_MAC", 5476 },
    { "HIT_MODE", 5477 },
    { "HIT_SRC_MAC", 5478 },
    { "HOPLIMIT_COPY_TO_CPU", 5479 },
    { "HOP_LIMIT", 5480 },
    { "HOST_NUMBER_MODE", 5481 },
    { "HOST_NUMBER_START_OFFSET", 5482 },
    { "HOST_NUMBER_WIDTH", 5483 },
    { "HULL_MODE", 5484 },
    { "HW_FAULT", 5485 },
    { "HW_FAULT_CNT", 5486 },
    { "HW_LTID", 5487 },
    { "HW_UPDATE", 5488 },
    { "I2E_CLASSID", 5489 },
    { "I2E_CLASSID_TYPE", 5490 },
    { "IADAPT_HW_CONFIGr", 5491 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG0r", 5492 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG1r", 5493 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG2r", 5494 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG3r", 5495 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REGr", 5496 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r", 5497 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r", 5498 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r", 5499 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r", 5500 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REGr", 5501 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG0r", 5502 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG1r", 5503 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG2r", 5504 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG3r", 5505 },
    { "ICFG_CHIP_LP_INTR_STATUS_REGr", 5506 },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr", 5507 },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_SETr", 5508 },
    { "ICFG_CMIC_RCPU_SW_PROG_INTRr", 5509 },
    { "ICFG_CORTEXM0_SW_PROG_INTR_CLRr", 5510 },
    { "ICFG_CORTEXM0_SW_PROG_INTR_SETr", 5511 },
    { "ICFG_CORTEXM0_SW_PROG_INTRr", 5512 },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr", 5513 },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr", 5514 },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTRr", 5515 },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr", 5516 },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr", 5517 },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTRr", 5518 },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr", 5519 },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr", 5520 },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTRr", 5521 },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr", 5522 },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr", 5523 },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTRr", 5524 },
    { "ICFG_MHOST0_STRAPSr", 5525 },
    { "ICFG_MHOST1_STRAPSr", 5526 },
    { "ICFG_PCIE_0_STRAPSr", 5527 },
    { "ICFG_PCIE_SW_PROG_INTR_CLRr", 5528 },
    { "ICFG_PCIE_SW_PROG_INTR_SETr", 5529 },
    { "ICFG_PCIE_SW_PROG_INTRr", 5530 },
    { "ICFG_ROM_STRAPSr", 5531 },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr", 5532 },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr", 5533 },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTRr", 5534 },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr", 5535 },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr", 5536 },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTRr", 5537 },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr", 5538 },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr", 5539 },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTRr", 5540 },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr", 5541 },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr", 5542 },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTRr", 5543 },
    { "ICFI", 5544 },
    { "ICMP", 5545 },
    { "ICMPV4_PKT_MAX_SIZE", 5546 },
    { "ICMPV4_PKT_MAX_SIZE_EXCEEDED", 5547 },
    { "ICMPV6_PKT_MAX_SIZE", 5548 },
    { "ICMPV6_PKT_MAX_SIZE_EXCEEDED", 5549 },
    { "ICMP_ERROR_TYPEr", 5550 },
    { "ICMP_FRAGMENT", 5551 },
    { "ICMP_REDIRECT", 5552 },
    { "ICMP_REDIRECT_MASK", 5553 },
    { "ICMP_REDIRECT_PKT_TO_CPU", 5554 },
    { "IDB_CA0_BUFFER_CONFIGr", 5555 },
    { "IDB_CA0_CONTROLr", 5556 },
    { "IDB_CA0_CT_CONTROLr", 5557 },
    { "IDB_CA0_DBG_Ar", 5558 },
    { "IDB_CA0_DBG_Br", 5559 },
    { "IDB_CA0_HW_STATUS_1r", 5560 },
    { "IDB_CA0_HW_STATUS_2r", 5561 },
    { "IDB_CA0_HW_STATUSr", 5562 },
    { "IDB_CA0_SER_CONTROLr", 5563 },
    { "IDB_CA1_BUFFER_CONFIGr", 5564 },
    { "IDB_CA1_CONTROLr", 5565 },
    { "IDB_CA1_CT_CONTROLr", 5566 },
    { "IDB_CA1_DBG_Ar", 5567 },
    { "IDB_CA1_DBG_Br", 5568 },
    { "IDB_CA1_HW_STATUS_1r", 5569 },
    { "IDB_CA1_HW_STATUS_2r", 5570 },
    { "IDB_CA1_HW_STATUSr", 5571 },
    { "IDB_CA1_SER_CONTROLr", 5572 },
    { "IDB_CA2_BUFFER_CONFIGr", 5573 },
    { "IDB_CA2_CONTROLr", 5574 },
    { "IDB_CA2_CT_CONTROLr", 5575 },
    { "IDB_CA2_DBG_Ar", 5576 },
    { "IDB_CA2_DBG_Br", 5577 },
    { "IDB_CA2_HW_STATUS_1r", 5578 },
    { "IDB_CA2_HW_STATUS_2r", 5579 },
    { "IDB_CA2_HW_STATUSr", 5580 },
    { "IDB_CA2_SER_CONTROLr", 5581 },
    { "IDB_CA3_BUFFER_CONFIGr", 5582 },
    { "IDB_CA3_CONTROLr", 5583 },
    { "IDB_CA3_CT_CONTROLr", 5584 },
    { "IDB_CA3_DBG_Ar", 5585 },
    { "IDB_CA3_DBG_Br", 5586 },
    { "IDB_CA3_HW_STATUS_1r", 5587 },
    { "IDB_CA3_HW_STATUS_2r", 5588 },
    { "IDB_CA3_HW_STATUSr", 5589 },
    { "IDB_CA3_SER_CONTROLr", 5590 },
    { "IDB_CA_AUX_BUFFER_CONFIGr", 5591 },
    { "IDB_CA_AUX_CONTROLr", 5592 },
    { "IDB_CA_AUX_ECC_STATUSr", 5593 },
    { "IDB_CA_AUX_HW_STATUSr", 5594 },
    { "IDB_CA_AUX_SER_CONTROLr", 5595 },
    { "IDB_CA_CONTROL_1r", 5596 },
    { "IDB_CA_CONTROL_2r", 5597 },
    { "IDB_CA_ECC_STATUSr", 5598 },
    { "IDB_CA_RAM_CONTROLr", 5599 },
    { "IDB_DBG_Br", 5600 },
    { "IDB_INTR_ENABLEr", 5601 },
    { "IDB_INTR_STATUSr", 5602 },
    { "IDB_NULL_SLOT_PORT_NUMr", 5603 },
    { "IDB_OBM0_BUFFER_CONFIGr", 5604 },
    { "IDB_OBM0_CONTROLr", 5605 },
    { "IDB_OBM0_CTRL_ECC_STATUSr", 5606 },
    { "IDB_OBM0_CT_THRESHOLDr", 5607 },
    { "IDB_OBM0_DATA_ECC_STATUSr", 5608 },
    { "IDB_OBM0_DBG_Ar", 5609 },
    { "IDB_OBM0_DBG_Br", 5610 },
    { "IDB_OBM0_DSCP_MAP_PORT0m", 5611 },
    { "IDB_OBM0_DSCP_MAP_PORT1m", 5612 },
    { "IDB_OBM0_DSCP_MAP_PORT2m", 5613 },
    { "IDB_OBM0_DSCP_MAP_PORT3m", 5614 },
    { "IDB_OBM0_ETAG_MAP_PORT0m", 5615 },
    { "IDB_OBM0_ETAG_MAP_PORT1m", 5616 },
    { "IDB_OBM0_ETAG_MAP_PORT2m", 5617 },
    { "IDB_OBM0_ETAG_MAP_PORT3m", 5618 },
    { "IDB_OBM0_FC_THRESHOLD_1r", 5619 },
    { "IDB_OBM0_FC_THRESHOLDr", 5620 },
    { "IDB_OBM0_FLOW_CONTROL_CONFIGr", 5621 },
    { "IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr", 5622 },
    { "IDB_OBM0_GSH_ETHERTYPEr", 5623 },
    { "IDB_OBM0_HW_STATUSr", 5624 },
    { "IDB_OBM0_INNER_TPIDr", 5625 },
    { "IDB_OBM0_IOM_STATS_WINDOW_RESULTSm", 5626 },
    { "IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr", 5627 },
    { "IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr", 5628 },
    { "IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr", 5629 },
    { "IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr", 5630 },
    { "IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr", 5631 },
    { "IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr", 5632 },
    { "IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr", 5633 },
    { "IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr", 5634 },
    { "IDB_OBM0_MAX_USAGE_1r", 5635 },
    { "IDB_OBM0_MAX_USAGE_SELECTr", 5636 },
    { "IDB_OBM0_MAX_USAGEr", 5637 },
    { "IDB_OBM0_MONITOR_STATS_CONFIGr", 5638 },
    { "IDB_OBM0_NIV_ETHERTYPEr", 5639 },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_0r", 5640 },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_1r", 5641 },
    { "IDB_OBM0_OPAQUE_TAG_CONFIGr", 5642 },
    { "IDB_OBM0_OUTER_TPID_0r", 5643 },
    { "IDB_OBM0_OUTER_TPID_1r", 5644 },
    { "IDB_OBM0_OUTER_TPID_2r", 5645 },
    { "IDB_OBM0_OUTER_TPID_3r", 5646 },
    { "IDB_OBM0_OUTER_TPIDr", 5647 },
    { "IDB_OBM0_OVERSUB_MON_ECC_STATUSr", 5648 },
    { "IDB_OBM0_PE_ETHERTYPEr", 5649 },
    { "IDB_OBM0_PORT_CONFIGr", 5650 },
    { "IDB_OBM0_PRI_MAP_PORT0m", 5651 },
    { "IDB_OBM0_PRI_MAP_PORT1m", 5652 },
    { "IDB_OBM0_PRI_MAP_PORT2m", 5653 },
    { "IDB_OBM0_PRI_MAP_PORT3m", 5654 },
    { "IDB_OBM0_PROTOCOL_CONTROL_0r", 5655 },
    { "IDB_OBM0_PROTOCOL_CONTROL_1r", 5656 },
    { "IDB_OBM0_PROTOCOL_CONTROL_2r", 5657 },
    { "IDB_OBM0_RAM_CONTROLr", 5658 },
    { "IDB_OBM0_SER_CONTROLr", 5659 },
    { "IDB_OBM0_SHARED_CONFIGr", 5660 },
    { "IDB_OBM0_TC_MAP_PORT0m", 5661 },
    { "IDB_OBM0_TC_MAP_PORT1m", 5662 },
    { "IDB_OBM0_TC_MAP_PORT2m", 5663 },
    { "IDB_OBM0_TC_MAP_PORT3m", 5664 },
    { "IDB_OBM0_TDMr", 5665 },
    { "IDB_OBM0_THRESHOLD_1r", 5666 },
    { "IDB_OBM0_THRESHOLDr", 5667 },
    { "IDB_OBM0_USAGE_1r", 5668 },
    { "IDB_OBM0_USAGEr", 5669 },
    { "IDB_OBM1_BUFFER_CONFIGr", 5670 },
    { "IDB_OBM1_CONTROLr", 5671 },
    { "IDB_OBM1_CTRL_ECC_STATUSr", 5672 },
    { "IDB_OBM1_CT_THRESHOLDr", 5673 },
    { "IDB_OBM1_DATA_ECC_STATUSr", 5674 },
    { "IDB_OBM1_DBG_Ar", 5675 },
    { "IDB_OBM1_DBG_Br", 5676 },
    { "IDB_OBM1_DSCP_MAP_PORT0m", 5677 },
    { "IDB_OBM1_DSCP_MAP_PORT1m", 5678 },
    { "IDB_OBM1_DSCP_MAP_PORT2m", 5679 },
    { "IDB_OBM1_DSCP_MAP_PORT3m", 5680 },
    { "IDB_OBM1_ETAG_MAP_PORT0m", 5681 },
    { "IDB_OBM1_ETAG_MAP_PORT1m", 5682 },
    { "IDB_OBM1_ETAG_MAP_PORT2m", 5683 },
    { "IDB_OBM1_ETAG_MAP_PORT3m", 5684 },
    { "IDB_OBM1_FC_THRESHOLD_1r", 5685 },
    { "IDB_OBM1_FC_THRESHOLDr", 5686 },
    { "IDB_OBM1_FLOW_CONTROL_CONFIGr", 5687 },
    { "IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr", 5688 },
    { "IDB_OBM1_GSH_ETHERTYPEr", 5689 },
    { "IDB_OBM1_HW_STATUSr", 5690 },
    { "IDB_OBM1_INNER_TPIDr", 5691 },
    { "IDB_OBM1_IOM_STATS_WINDOW_RESULTSm", 5692 },
    { "IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr", 5693 },
    { "IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr", 5694 },
    { "IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr", 5695 },
    { "IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr", 5696 },
    { "IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr", 5697 },
    { "IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr", 5698 },
    { "IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr", 5699 },
    { "IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr", 5700 },
    { "IDB_OBM1_MAX_USAGE_1r", 5701 },
    { "IDB_OBM1_MAX_USAGE_SELECTr", 5702 },
    { "IDB_OBM1_MAX_USAGEr", 5703 },
    { "IDB_OBM1_MONITOR_STATS_CONFIGr", 5704 },
    { "IDB_OBM1_NIV_ETHERTYPEr", 5705 },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_0r", 5706 },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_1r", 5707 },
    { "IDB_OBM1_OPAQUE_TAG_CONFIGr", 5708 },
    { "IDB_OBM1_OUTER_TPID_0r", 5709 },
    { "IDB_OBM1_OUTER_TPID_1r", 5710 },
    { "IDB_OBM1_OUTER_TPID_2r", 5711 },
    { "IDB_OBM1_OUTER_TPID_3r", 5712 },
    { "IDB_OBM1_OUTER_TPIDr", 5713 },
    { "IDB_OBM1_OVERSUB_MON_ECC_STATUSr", 5714 },
    { "IDB_OBM1_PE_ETHERTYPEr", 5715 },
    { "IDB_OBM1_PORT_CONFIGr", 5716 },
    { "IDB_OBM1_PRI_MAP_PORT0m", 5717 },
    { "IDB_OBM1_PRI_MAP_PORT1m", 5718 },
    { "IDB_OBM1_PRI_MAP_PORT2m", 5719 },
    { "IDB_OBM1_PRI_MAP_PORT3m", 5720 },
    { "IDB_OBM1_PROTOCOL_CONTROL_0r", 5721 },
    { "IDB_OBM1_PROTOCOL_CONTROL_1r", 5722 },
    { "IDB_OBM1_PROTOCOL_CONTROL_2r", 5723 },
    { "IDB_OBM1_RAM_CONTROLr", 5724 },
    { "IDB_OBM1_SER_CONTROLr", 5725 },
    { "IDB_OBM1_SHARED_CONFIGr", 5726 },
    { "IDB_OBM1_TC_MAP_PORT0m", 5727 },
    { "IDB_OBM1_TC_MAP_PORT1m", 5728 },
    { "IDB_OBM1_TC_MAP_PORT2m", 5729 },
    { "IDB_OBM1_TC_MAP_PORT3m", 5730 },
    { "IDB_OBM1_TDMr", 5731 },
    { "IDB_OBM1_THRESHOLD_1r", 5732 },
    { "IDB_OBM1_THRESHOLDr", 5733 },
    { "IDB_OBM1_USAGE_1r", 5734 },
    { "IDB_OBM1_USAGEr", 5735 },
    { "IDB_OBM2_BUFFER_CONFIGr", 5736 },
    { "IDB_OBM2_CONTROLr", 5737 },
    { "IDB_OBM2_CTRL_ECC_STATUSr", 5738 },
    { "IDB_OBM2_CT_THRESHOLDr", 5739 },
    { "IDB_OBM2_DATA_ECC_STATUSr", 5740 },
    { "IDB_OBM2_DBG_Ar", 5741 },
    { "IDB_OBM2_DBG_Br", 5742 },
    { "IDB_OBM2_DSCP_MAP_PORT0m", 5743 },
    { "IDB_OBM2_DSCP_MAP_PORT1m", 5744 },
    { "IDB_OBM2_DSCP_MAP_PORT2m", 5745 },
    { "IDB_OBM2_DSCP_MAP_PORT3m", 5746 },
    { "IDB_OBM2_ETAG_MAP_PORT0m", 5747 },
    { "IDB_OBM2_ETAG_MAP_PORT1m", 5748 },
    { "IDB_OBM2_ETAG_MAP_PORT2m", 5749 },
    { "IDB_OBM2_ETAG_MAP_PORT3m", 5750 },
    { "IDB_OBM2_FC_THRESHOLD_1r", 5751 },
    { "IDB_OBM2_FC_THRESHOLDr", 5752 },
    { "IDB_OBM2_FLOW_CONTROL_CONFIGr", 5753 },
    { "IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr", 5754 },
    { "IDB_OBM2_GSH_ETHERTYPEr", 5755 },
    { "IDB_OBM2_HW_STATUSr", 5756 },
    { "IDB_OBM2_INNER_TPIDr", 5757 },
    { "IDB_OBM2_IOM_STATS_WINDOW_RESULTSm", 5758 },
    { "IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr", 5759 },
    { "IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr", 5760 },
    { "IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr", 5761 },
    { "IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr", 5762 },
    { "IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr", 5763 },
    { "IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr", 5764 },
    { "IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr", 5765 },
    { "IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr", 5766 },
    { "IDB_OBM2_MAX_USAGE_1r", 5767 },
    { "IDB_OBM2_MAX_USAGE_SELECTr", 5768 },
    { "IDB_OBM2_MAX_USAGEr", 5769 },
    { "IDB_OBM2_MONITOR_STATS_CONFIGr", 5770 },
    { "IDB_OBM2_NIV_ETHERTYPEr", 5771 },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_0r", 5772 },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_1r", 5773 },
    { "IDB_OBM2_OPAQUE_TAG_CONFIGr", 5774 },
    { "IDB_OBM2_OUTER_TPID_0r", 5775 },
    { "IDB_OBM2_OUTER_TPID_1r", 5776 },
    { "IDB_OBM2_OUTER_TPID_2r", 5777 },
    { "IDB_OBM2_OUTER_TPID_3r", 5778 },
    { "IDB_OBM2_OUTER_TPIDr", 5779 },
    { "IDB_OBM2_OVERSUB_MON_ECC_STATUSr", 5780 },
    { "IDB_OBM2_PE_ETHERTYPEr", 5781 },
    { "IDB_OBM2_PORT_CONFIGr", 5782 },
    { "IDB_OBM2_PRI_MAP_PORT0m", 5783 },
    { "IDB_OBM2_PRI_MAP_PORT1m", 5784 },
    { "IDB_OBM2_PRI_MAP_PORT2m", 5785 },
    { "IDB_OBM2_PRI_MAP_PORT3m", 5786 },
    { "IDB_OBM2_PROTOCOL_CONTROL_0r", 5787 },
    { "IDB_OBM2_PROTOCOL_CONTROL_1r", 5788 },
    { "IDB_OBM2_PROTOCOL_CONTROL_2r", 5789 },
    { "IDB_OBM2_RAM_CONTROLr", 5790 },
    { "IDB_OBM2_SER_CONTROLr", 5791 },
    { "IDB_OBM2_SHARED_CONFIGr", 5792 },
    { "IDB_OBM2_TC_MAP_PORT0m", 5793 },
    { "IDB_OBM2_TC_MAP_PORT1m", 5794 },
    { "IDB_OBM2_TC_MAP_PORT2m", 5795 },
    { "IDB_OBM2_TC_MAP_PORT3m", 5796 },
    { "IDB_OBM2_TDMr", 5797 },
    { "IDB_OBM2_THRESHOLD_1r", 5798 },
    { "IDB_OBM2_THRESHOLDr", 5799 },
    { "IDB_OBM2_USAGE_1r", 5800 },
    { "IDB_OBM2_USAGEr", 5801 },
    { "IDB_OBM3_BUFFER_CONFIGr", 5802 },
    { "IDB_OBM3_CONTROLr", 5803 },
    { "IDB_OBM3_CTRL_ECC_STATUSr", 5804 },
    { "IDB_OBM3_CT_THRESHOLDr", 5805 },
    { "IDB_OBM3_DATA_ECC_STATUSr", 5806 },
    { "IDB_OBM3_DBG_Ar", 5807 },
    { "IDB_OBM3_DBG_Br", 5808 },
    { "IDB_OBM3_DSCP_MAP_PORT0m", 5809 },
    { "IDB_OBM3_DSCP_MAP_PORT1m", 5810 },
    { "IDB_OBM3_DSCP_MAP_PORT2m", 5811 },
    { "IDB_OBM3_DSCP_MAP_PORT3m", 5812 },
    { "IDB_OBM3_ETAG_MAP_PORT0m", 5813 },
    { "IDB_OBM3_ETAG_MAP_PORT1m", 5814 },
    { "IDB_OBM3_ETAG_MAP_PORT2m", 5815 },
    { "IDB_OBM3_ETAG_MAP_PORT3m", 5816 },
    { "IDB_OBM3_FC_THRESHOLD_1r", 5817 },
    { "IDB_OBM3_FC_THRESHOLDr", 5818 },
    { "IDB_OBM3_FLOW_CONTROL_CONFIGr", 5819 },
    { "IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr", 5820 },
    { "IDB_OBM3_GSH_ETHERTYPEr", 5821 },
    { "IDB_OBM3_HW_STATUSr", 5822 },
    { "IDB_OBM3_INNER_TPIDr", 5823 },
    { "IDB_OBM3_IOM_STATS_WINDOW_RESULTSm", 5824 },
    { "IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr", 5825 },
    { "IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr", 5826 },
    { "IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr", 5827 },
    { "IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr", 5828 },
    { "IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr", 5829 },
    { "IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr", 5830 },
    { "IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr", 5831 },
    { "IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr", 5832 },
    { "IDB_OBM3_MAX_USAGE_1r", 5833 },
    { "IDB_OBM3_MAX_USAGE_SELECTr", 5834 },
    { "IDB_OBM3_MAX_USAGEr", 5835 },
    { "IDB_OBM3_MONITOR_STATS_CONFIGr", 5836 },
    { "IDB_OBM3_NIV_ETHERTYPEr", 5837 },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_0r", 5838 },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_1r", 5839 },
    { "IDB_OBM3_OPAQUE_TAG_CONFIGr", 5840 },
    { "IDB_OBM3_OUTER_TPID_0r", 5841 },
    { "IDB_OBM3_OUTER_TPID_1r", 5842 },
    { "IDB_OBM3_OUTER_TPID_2r", 5843 },
    { "IDB_OBM3_OUTER_TPID_3r", 5844 },
    { "IDB_OBM3_OUTER_TPIDr", 5845 },
    { "IDB_OBM3_OVERSUB_MON_ECC_STATUSr", 5846 },
    { "IDB_OBM3_PE_ETHERTYPEr", 5847 },
    { "IDB_OBM3_PORT_CONFIGr", 5848 },
    { "IDB_OBM3_PRI_MAP_PORT0m", 5849 },
    { "IDB_OBM3_PRI_MAP_PORT1m", 5850 },
    { "IDB_OBM3_PRI_MAP_PORT2m", 5851 },
    { "IDB_OBM3_PRI_MAP_PORT3m", 5852 },
    { "IDB_OBM3_PROTOCOL_CONTROL_0r", 5853 },
    { "IDB_OBM3_PROTOCOL_CONTROL_1r", 5854 },
    { "IDB_OBM3_PROTOCOL_CONTROL_2r", 5855 },
    { "IDB_OBM3_RAM_CONTROLr", 5856 },
    { "IDB_OBM3_SER_CONTROLr", 5857 },
    { "IDB_OBM3_SHARED_CONFIGr", 5858 },
    { "IDB_OBM3_TC_MAP_PORT0m", 5859 },
    { "IDB_OBM3_TC_MAP_PORT1m", 5860 },
    { "IDB_OBM3_TC_MAP_PORT2m", 5861 },
    { "IDB_OBM3_TC_MAP_PORT3m", 5862 },
    { "IDB_OBM3_TDMr", 5863 },
    { "IDB_OBM3_THRESHOLD_1r", 5864 },
    { "IDB_OBM3_THRESHOLDr", 5865 },
    { "IDB_OBM3_USAGE_1r", 5866 },
    { "IDB_OBM3_USAGEr", 5867 },
    { "IDB_OBM_MONITOR_CONFIGr", 5868 },
    { "IDB_PA_RESET_CONTROLr", 5869 },
    { "IDB_PFC_MON_CONFIGr", 5870 },
    { "IDB_PFC_MON_ECC_STATUSr", 5871 },
    { "IDB_PFC_MON_INITr", 5872 },
    { "IDB_PFC_MON_SER_CONTROLr", 5873 },
    { "IDLE", 5874 },
    { "IEEE1588_UNKNOWN_VERSION", 5875 },
    { "IEEE1588_UNKNOWN_VERSION_MASK", 5876 },
    { "IEEE1588_VERSION", 5877 },
    { "IEEE1588_VERSION_UNKNOWN_TO_CPU", 5878 },
    { "IEEE802DOT3", 5879 },
    { "IEEE_1588", 5880 },
    { "IEEE_802_1AS", 5881 },
    { "IFA_DETECT_CONFIG_0r", 5882 },
    { "IFA_HDR_CONFIGr", 5883 },
    { "IFP", 5884 },
    { "IFP_AND_REDIRECTION_PROFILEm", 5885 },
    { "IFP_CAM_DBGCTRLr", 5886 },
    { "IFP_CNG_BIT0", 5887 },
    { "IFP_CNG_BIT1", 5888 },
    { "IFP_CONFIGr", 5889 },
    { "IFP_COS_MAPm", 5890 },
    { "IFP_DROP_VECTOR_MASKm", 5891 },
    { "IFP_ECMP_HASH_CONTROLr", 5892 },
    { "IFP_EGRESS_PORT_CHECK_FOR_DROPm", 5893 },
    { "IFP_EGRESS_PORT_CHECK_FOR_REDIRECTm", 5894 },
    { "IFP_HW_CONFIGr", 5895 },
    { "IFP_I2E_CLASSID_SELECTm", 5896 },
    { "IFP_INT_PRI_BIT0", 5897 },
    { "IFP_INT_PRI_BIT1", 5898 },
    { "IFP_INT_PRI_BIT2", 5899 },
    { "IFP_INT_PRI_BIT3", 5900 },
    { "IFP_KEY_GEN_PROGRAM_PROFILE2m", 5901 },
    { "IFP_KEY_GEN_PROGRAM_PROFILE_ISDWm", 5902 },
    { "IFP_KEY_GEN_PROGRAM_PROFILEm", 5903 },
    { "IFP_LOGICAL_TABLE_ACTION_PRIORITYm", 5904 },
    { "IFP_LOGICAL_TABLE_CONFIGr", 5905 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r", 5906 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r", 5907 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr", 5908 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr", 5909 },
    { "IFP_LOGICAL_TABLE_SELECT_CONFIGr", 5910 },
    { "IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr", 5911 },
    { "IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm", 5912 },
    { "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm", 5913 },
    { "IFP_LOGICAL_TABLE_SELECT_TMr", 5914 },
    { "IFP_LOGICAL_TABLE_SELECTm", 5915 },
    { "IFP_METER_CONTROLr", 5916 },
    { "IFP_METER_TABLE_INST0m", 5917 },
    { "IFP_METER_TABLE_INST1m", 5918 },
    { "IFP_OR_REDIRECTION_PROFILEm", 5919 },
    { "IFP_PARITY_CONTROLr", 5920 },
    { "IFP_POLICY_OBJ0", 5921 },
    { "IFP_POLICY_OBJ1", 5922 },
    { "IFP_POLICY_OBJ2", 5923 },
    { "IFP_POLICY_OBJ3", 5924 },
    { "IFP_POLICY_OBJ4", 5925 },
    { "IFP_POLICY_OBJ5", 5926 },
    { "IFP_POLICY_OBJ6", 5927 },
    { "IFP_POLICY_OBJ7", 5928 },
    { "IFP_POLICY_OBJ8", 5929 },
    { "IFP_POLICY_TABLEm", 5930 },
    { "IFP_PORT_METER_MAPm", 5931 },
    { "IFP_RANGE_CHECK_MASK_Am", 5932 },
    { "IFP_RANGE_CHECK_MASK_Bm", 5933 },
    { "IFP_RANGE_CHECKm", 5934 },
    { "IFP_REFRESH_CONFIGr", 5935 },
    { "IFP_SLICE_METER_MAP_ENABLEr", 5936 },
    { "IFP_SPARE_DEBUGr", 5937 },
    { "IFP_TCAM_POOL0_BIST_STATUSr", 5938 },
    { "IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64r", 5939 },
    { "IFP_TCAM_POOL0_CAM_BIST_CONFIG_64r", 5940 },
    { "IFP_TCAM_POOL1_BIST_STATUSr", 5941 },
    { "IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64r", 5942 },
    { "IFP_TCAM_POOL1_CAM_BIST_CONFIG_64r", 5943 },
    { "IFP_TCAM_POOL2_BIST_STATUSr", 5944 },
    { "IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64r", 5945 },
    { "IFP_TCAM_POOL2_CAM_BIST_CONFIG_64r", 5946 },
    { "IFP_TCAMm", 5947 },
    { "IFWD1_EN_COR_ERR_RPTr", 5948 },
    { "IFWD1_HW_CONFIGr", 5949 },
    { "IFWD1_RAM_DBGCTRL_0_64r", 5950 },
    { "IFWD1_SER_CONTROLr", 5951 },
    { "IFWD2_HW_CONFIGr", 5952 },
    { "IGMP", 5953 },
    { "IGMP_MLD_PKT_CONTROLr", 5954 },
    { "IGMP_MLD_SNOOPING", 5955 },
    { "IGMP_PROTOCOL", 5956 },
    { "IGMP_PROTOCOL_MASK", 5957 },
    { "IGMP_QUERY_FWD_ACTION", 5958 },
    { "IGMP_QUERY_TO_CPU", 5959 },
    { "IGMP_REPORT_LEAVE_FWD_ACTION", 5960 },
    { "IGMP_REPORT_LEAVE_TO_CPU", 5961 },
    { "IGMP_RESERVED_MC", 5962 },
    { "IGMP_UNKNOWN_MSG_FWD_ACTION", 5963 },
    { "IGMP_UNKNOWN_MSG_TO_CPU", 5964 },
    { "IGNORE_IP_EXTN_HDR", 5965 },
    { "IGNORE_MPLS_RESERVED_LABELS", 5966 },
    { "IGNORE_UC_IGMP_PAYLOAD", 5967 },
    { "IGNORE_UC_MLD_PAYLOAD", 5968 },
    { "IGNORE_UDP_CHECKSUM", 5969 },
    { "ILPM_SER_CONTROLr", 5970 },
    { "IMRP4_64r", 5971 },
    { "IMRP6_64r", 5972 },
    { "INACTIVE", 5973 },
    { "INACTIVITY_TIME", 5974 },
    { "INBAND_TELEMETRY", 5975 },
    { "INBAND_TELEMETRY_DATAPLANE", 5976 },
    { "INBAND_TELEMETRY_DATAPLANE_EXCEPTION_DROP", 5977 },
    { "INBAND_TELEMETRY_DATAPLANE_HOP_LIMIT_EXCEEDED", 5978 },
    { "INBAND_TELEMETRY_DATAPLANE_TURNAROUND", 5979 },
    { "INBAND_TELEMETRY_HOP_LIMIT", 5980 },
    { "INBAND_TELEMETRY_HOP_LIMIT_MASK", 5981 },
    { "INBAND_TELEMETRY_IFA", 5982 },
    { "INBAND_TELEMETRY_IOAM", 5983 },
    { "INBAND_TELEMETRY_MASK", 5984 },
    { "INBAND_TELEMETRY_TURN_AROUND", 5985 },
    { "INBAND_TELEMETRY_TURN_AROUND_MASK", 5986 },
    { "INBAND_TELEMETRY_VECTOR_MISS_MATCH_DROP", 5987 },
    { "INC", 5988 },
    { "INCORRECT_COLOR_LIMIT", 5989 },
    { "INCORRECT_HEADROOM_LIMIT", 5990 },
    { "INCORRECT_MIN_GUARANTEE", 5991 },
    { "INCORRECT_PFC_OPTIMIZATION", 5992 },
    { "INCORRECT_RESERVED_CELLS_LIMIT", 5993 },
    { "INCORRECT_RESUME_LIMIT", 5994 },
    { "INCORRECT_SHARED_LIMIT", 5995 },
    { "INCREMENTAL_TRACE", 5996 },
    { "INCREMENTAL_TRACE_OPTION", 5997 },
    { "INDEX", 5998 },
    { "INDEX_ALLOCATE", 5999 },
    { "INDEX_ALLOC_KEY_FIELD", 6000 },
    { "INDEX_CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 6001 },
    { "INDEX_CTR_ING_EFLEX_OPERAND_PROFILE_ID", 6002 },
    { "ING", 6003 },
    { "ING_1588_INGRESS_CTRLm", 6004 },
    { "ING_1588_PARSING_CONTROLr", 6005 },
    { "ING_BLOCK_LINK", 6006 },
    { "ING_CFI_AS_CNG", 6007 },
    { "ING_CLASS_ID", 6008 },
    { "ING_CONFIG_64r", 6009 },
    { "ING_DEST_PORT_ENABLEm", 6010 },
    { "ING_DII_AUX_ARB_CONTROLr", 6011 },
    { "ING_DII_DEBUG_CONFIGr", 6012 },
    { "ING_DII_DPP_CTRLr", 6013 },
    { "ING_DII_ECC_CONTROLr", 6014 },
    { "ING_DII_EVENT_FIFO_STATUS_1r", 6015 },
    { "ING_DII_EVENT_FIFO_STATUSr", 6016 },
    { "ING_DII_HW_RESET_CONTROL_0r", 6017 },
    { "ING_DII_HW_STATUSr", 6018 },
    { "ING_DII_INTR_ENABLEr", 6019 },
    { "ING_DII_INTR_STATUSr", 6020 },
    { "ING_DII_NULL_SLOT_CFGr", 6021 },
    { "ING_DII_Q_BEGINr", 6022 },
    { "ING_DII_RAM_CONTROLr", 6023 },
    { "ING_DII_SER_CONTROL_0r", 6024 },
    { "ING_DII_SER_CONTROL_1r", 6025 },
    { "ING_DII_SER_SCAN_CONFIGr", 6026 },
    { "ING_DII_SER_SCAN_STATUSr", 6027 },
    { "ING_DOI_EVENT_FIFO_STATUSr", 6028 },
    { "ING_DOI_INTR_ENABLEr", 6029 },
    { "ING_DOI_INTR_STATUSr", 6030 },
    { "ING_DOI_RAM_CONTROLr", 6031 },
    { "ING_DOI_SER_CONTROLr", 6032 },
    { "ING_DOI_SER_FIFO_CTRLr", 6033 },
    { "ING_DOI_SER_FIFO_STATUSr", 6034 },
    { "ING_DOI_SER_FIFOm", 6035 },
    { "ING_ECN_COUNTER_64r", 6036 },
    { "ING_EGRMSKBMAPm", 6037 },
    { "ING_EGR_MASK", 6038 },
    { "ING_EGR_MEMBER_PORTS", 6039 },
    { "ING_EN_EFILTER_BITMAPm", 6040 },
    { "ING_EVENT_DEBUG_2r", 6041 },
    { "ING_EVENT_DEBUG_3r", 6042 },
    { "ING_EVENT_DEBUG_4r", 6043 },
    { "ING_EVENT_DEBUGr", 6044 },
    { "ING_EVENT_MASK_0m", 6045 },
    { "ING_EVENT_MASK_1m", 6046 },
    { "ING_EVENT_MASK_2m", 6047 },
    { "ING_EVENT_MASK_3m", 6048 },
    { "ING_EVENT_MASK_4m", 6049 },
    { "ING_EVENT_MASK_5m", 6050 },
    { "ING_EVENT_MASK_6m", 6051 },
    { "ING_EVENT_MASK_7m", 6052 },
    { "ING_EXP_TO_IP_ECN_MAPPINGm", 6053 },
    { "ING_FLEX_CTR_OFFSET_TABLE_0_INST0m", 6054 },
    { "ING_FLEX_CTR_OFFSET_TABLE_0_INST1m", 6055 },
    { "ING_FLEX_CTR_OFFSET_TABLE_1_INST0m", 6056 },
    { "ING_FLEX_CTR_OFFSET_TABLE_1_INST1m", 6057 },
    { "ING_FLEX_CTR_OFFSET_TABLE_2_INST0m", 6058 },
    { "ING_FLEX_CTR_OFFSET_TABLE_2_INST1m", 6059 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r", 6060 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r", 6061 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r", 6062 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r", 6063 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r", 6064 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r", 6065 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r", 6066 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r", 6067 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r", 6068 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r", 6069 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r", 6070 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r", 6071 },
    { "ING_GSH_ETHERTYPEr", 6072 },
    { "ING_GTP_CONTROLr", 6073 },
    { "ING_HASH_CONFIG_0r", 6074 },
    { "ING_HEADROOM_POOL_CELLS", 6075 },
    { "ING_ICFI", 6076 },
    { "ING_IDB_TO_DEVICE_PORT_MAPm", 6077 },
    { "ING_IPRI", 6078 },
    { "ING_IPV6_EXT_HDR_PROTO", 6079 },
    { "ING_IPV6_MC_RESERVED_ADDRESSm", 6080 },
    { "ING_IVID", 6081 },
    { "ING_L3_NEXT_HOPm", 6082 },
    { "ING_MEMBER_PORTS", 6083 },
    { "ING_MIN_MODE", 6084 },
    { "ING_MIRROR_COS_CONTROLr", 6085 },
    { "ING_MIRROR_EVENT_PROFILE_DATA_ONLYm", 6086 },
    { "ING_MIRROR_EVENT_PROFILE_ONLYm", 6087 },
    { "ING_MIRROR_EVENT_PROFILEm", 6088 },
    { "ING_MIRROR_ON_DROP_CONFIGr", 6089 },
    { "ING_MIRROR_SESSIONm", 6090 },
    { "ING_MISC_CONFIG2r", 6091 },
    { "ING_MISC_CONFIGr", 6092 },
    { "ING_MOD_EVENT", 6093 },
    { "ING_MPLS_EXP_MAPPINGm", 6094 },
    { "ING_OCFI", 6095 },
    { "ING_OPRI", 6096 },
    { "ING_OUTER_DOT1P_MAPPING_TABLEm", 6097 },
    { "ING_OUTER_TPID_0r", 6098 },
    { "ING_OUTER_TPID_1r", 6099 },
    { "ING_OUTER_TPID_2r", 6100 },
    { "ING_OUTER_TPID_3r", 6101 },
    { "ING_OUTER_TPIDr", 6102 },
    { "ING_OVID", 6103 },
    { "ING_PHY_TO_IDB_PORT_MAPm", 6104 },
    { "ING_PIPE", 6105 },
    { "ING_PORT", 6106 },
    { "ING_PORT_ID", 6107 },
    { "ING_PORT_ID_MATCH", 6108 },
    { "ING_POST_FWD_INST", 6109 },
    { "ING_POST_LKUP_INST", 6110 },
    { "ING_PRI", 6111 },
    { "ING_PRI_CNG_MAPm", 6112 },
    { "ING_PRI_MAP_ID", 6113 },
    { "ING_PROC_CONTROLr", 6114 },
    { "ING_PVLAN", 6115 },
    { "ING_SCTP_CONTROLr", 6116 },
    { "ING_SERVICE_POOL_CELLS", 6117 },
    { "ING_SER_FIFO_CTRLr", 6118 },
    { "ING_SER_FIFOm", 6119 },
    { "ING_SRV6_CONTROL_1r", 6120 },
    { "ING_SRV6_CONTROL_2r", 6121 },
    { "ING_SRV6_CONTROL_3r", 6122 },
    { "ING_SRV6_CONTROLr", 6123 },
    { "ING_SYSTEM_PORT_TABLE_ID", 6124 },
    { "ING_TIMESTAMP_OBJ0", 6125 },
    { "ING_TIMESTAMP_OBJ1", 6126 },
    { "ING_TIMESTAMP_OBJ2", 6127 },
    { "ING_TIMESTAMP_SECONDS_HI", 6128 },
    { "ING_TIMESTAMP_SECONDS_LO", 6129 },
    { "ING_TIMESTAMP_SUB_SECONDS", 6130 },
    { "ING_TM_PIPE_ID_MATCH", 6131 },
    { "ING_TO_EGR_CLASS_ID", 6132 },
    { "ING_TPID", 6133 },
    { "ING_TUNNEL_ECN_DECAPm", 6134 },
    { "ING_UNDERLAY_NHOP_ID", 6135 },
    { "ING_UNDERLAY_NHOP_VALID", 6136 },
    { "ING_UNTAGGED_PHBm", 6137 },
    { "ING_UPDATE_BASED_ENABLE", 6138 },
    { "ING_VLAN_MEMBERSHIP_CHECK", 6139 },
    { "ING_VLAN_OUTER_TPID_ID", 6140 },
    { "ING_VLAN_TAG_ACTION_PROFILEm", 6141 },
    { "ING_WESP", 6142 },
    { "ING_WESP_IP_PROTO", 6143 },
    { "ING_WESP_PROTO_CONTROLr", 6144 },
    { "INIT", 6145 },
    { "INITIAL_SEQ_NUM", 6146 },
    { "INITIAL_VALUE_0", 6147 },
    { "INITIAL_VALUE_1", 6148 },
    { "INITIATOR", 6149 },
    { "INJECT_ERR_BIT_NUM", 6150 },
    { "INJECT_VALIDATE", 6151 },
    { "INNER_DST_IPV4", 6152 },
    { "INNER_DST_IPV6", 6153 },
    { "INNER_DST_L4_PORT", 6154 },
    { "INNER_FCOE_HDR", 6155 },
    { "INNER_FCOE_HDR_MASK", 6156 },
    { "INNER_IFA_HDR", 6157 },
    { "INNER_IFA_HDR_MASK", 6158 },
    { "INNER_IP_PAYLOAD_MAX_CHECK", 6159 },
    { "INNER_IP_PAYLOAD_MAX_SIZE", 6160 },
    { "INNER_IP_PAYLOAD_MIN_CHECK", 6161 },
    { "INNER_IP_PAYLOAD_MIN_SIZE", 6162 },
    { "INNER_IP_PROTOCOL", 6163 },
    { "INNER_L2", 6164 },
    { "INNER_L2_OUTER_TPID_0r", 6165 },
    { "INNER_L2_OUTER_TPID_1r", 6166 },
    { "INNER_L2_OUTER_TPID_2r", 6167 },
    { "INNER_L2_OUTER_TPID_3r", 6168 },
    { "INNER_L2_OUTER_TPIDr", 6169 },
    { "INNER_L3", 6170 },
    { "INNER_L3_HDR", 6171 },
    { "INNER_L3_HDR_MASK", 6172 },
    { "INNER_L4_DST_PORT", 6173 },
    { "INNER_L4_SRC_PORT", 6174 },
    { "INNER_SRC_IPV4", 6175 },
    { "INNER_SRC_IPV6", 6176 },
    { "INNER_SRC_L4_PORT", 6177 },
    { "INNER_TPID", 6178 },
    { "INNER_VLAN_ASSINGMENT_VLAN_RANGE_ID", 6179 },
    { "INPORT_BITMAP_INDEX", 6180 },
    { "INPUT_MODE", 6181 },
    { "INSERT_METADATA_ONLY", 6182 },
    { "INSERT_NONE", 6183 },
    { "INSERT_OPCODE", 6184 },
    { "INSTANTANEOUS_TRACK", 6185 },
    { "INSTANT_ECN_GREEN_DROP_MAX_THD_CELLS", 6186 },
    { "INSTANT_ECN_GREEN_DROP_MIN_THD_CELLS", 6187 },
    { "INSTANT_ECN_GREEN_DROP_PERCENTAGE", 6188 },
    { "INSTANT_ECN_RED_DROP_MAX_THD_CELLS", 6189 },
    { "INSTANT_ECN_RED_DROP_MIN_THD_CELLS", 6190 },
    { "INSTANT_ECN_RED_DROP_PERCENTAGE", 6191 },
    { "INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLS", 6192 },
    { "INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLS", 6193 },
    { "INSTANT_ECN_YELLOW_DROP_PERCENTAGE", 6194 },
    { "INSTANT_Q_SIZE", 6195 },
    { "INSTRUMENTATION_TRIGGERS_ENABLEm", 6196 },
    { "INSTRUMENT_CPU_COS_CONFIGr", 6197 },
    { "INTC_INTR_ENABLE_REG0r", 6198 },
    { "INTC_INTR_ENABLE_REG1r", 6199 },
    { "INTC_INTR_ENABLE_REG2r", 6200 },
    { "INTC_INTR_ENABLE_REG3r", 6201 },
    { "INTC_INTR_ENABLE_REG4r", 6202 },
    { "INTC_INTR_ENABLE_REG5r", 6203 },
    { "INTC_INTR_ENABLE_REG6r", 6204 },
    { "INTC_INTR_ENABLE_REG7r", 6205 },
    { "INTC_INTR_ENABLE_REGr", 6206 },
    { "INTC_INTR_RAW_STATUS_REG0r", 6207 },
    { "INTC_INTR_RAW_STATUS_REG1r", 6208 },
    { "INTC_INTR_RAW_STATUS_REG2r", 6209 },
    { "INTC_INTR_RAW_STATUS_REG3r", 6210 },
    { "INTC_INTR_RAW_STATUS_REG4r", 6211 },
    { "INTC_INTR_RAW_STATUS_REG5r", 6212 },
    { "INTC_INTR_RAW_STATUS_REG6r", 6213 },
    { "INTC_INTR_RAW_STATUS_REG7r", 6214 },
    { "INTC_INTR_RAW_STATUS_REGr", 6215 },
    { "INTC_INTR_STATUS_REG0r", 6216 },
    { "INTC_INTR_STATUS_REG1r", 6217 },
    { "INTC_INTR_STATUS_REG2r", 6218 },
    { "INTC_INTR_STATUS_REG3r", 6219 },
    { "INTC_INTR_STATUS_REG4r", 6220 },
    { "INTC_INTR_STATUS_REG5r", 6221 },
    { "INTC_INTR_STATUS_REG6r", 6222 },
    { "INTC_INTR_STATUS_REG7r", 6223 },
    { "INTC_INTR_STATUS_REGr", 6224 },
    { "INTERNAL", 6225 },
    { "INTERNAL_PM", 6226 },
    { "INTERRUPT_ENABLE", 6227 },
    { "INTERVAL", 6228 },
    { "INTERVAL_SHIFT", 6229 },
    { "INTERVAL_SIZE", 6230 },
    { "INTER_FRAME_GAP", 6231 },
    { "INTER_FRAME_GAP_AUTO", 6232 },
    { "INTER_FRAME_GAP_BYTE", 6233 },
    { "INTER_FRAME_GAP_ENCAP", 6234 },
    { "INTER_FRAME_GAP_HIGIG2_BYTE", 6235 },
    { "INTER_FRAME_GAP_OPER", 6236 },
    { "INTF_EGRESS", 6237 },
    { "INTF_EGRESS_QUEUE", 6238 },
    { "INTF_INGRESS", 6239 },
    { "INTF_INGRESS_ERRORS", 6240 },
    { "INTF_METADATA", 6241 },
    { "INTR_CONFIG_MASK_0r", 6242 },
    { "INTR_CONFIG_MASK_1r", 6243 },
    { "INTR_CONFIG_MASK_2r", 6244 },
    { "INTR_CONFIG_MASK_3r", 6245 },
    { "INTR_CONFIG_MASK_4r", 6246 },
    { "INTR_CONFIG_MASK_5r", 6247 },
    { "INTR_CONFIG_MASK_6r", 6248 },
    { "INTR_CONFIG_MASK_7r", 6249 },
    { "INTR_CONFIG_MASKr", 6250 },
    { "INT_CN", 6251 },
    { "INT_CN_BIT0", 6252 },
    { "INT_CN_BIT1", 6253 },
    { "INT_CN_TO_MMUIF_MAPPINGm", 6254 },
    { "INT_DP_DETECT_CONFIG_0r", 6255 },
    { "INT_DP_DETECT_CONFIG_1r", 6256 },
    { "INT_DP_DETECT_CONFIG_2r", 6257 },
    { "INT_ECN_CNG", 6258 },
    { "INT_PRI", 6259 },
    { "INT_PRI_BIT0", 6260 },
    { "INT_PRI_BIT1", 6261 },
    { "INT_PRI_BIT2", 6262 },
    { "INT_PRI_BIT3", 6263 },
    { "INT_PRI_MASK", 6264 },
    { "INT_PROCESS_CONFIGr", 6265 },
    { "INT_TURNAROUND_EN_BMAPm", 6266 },
    { "INUSE_ENTRIES", 6267 },
    { "INUSE_RAW_BUCKETS", 6268 },
    { "INVALID", 6269 },
    { "INVALID_1588_PKT", 6270 },
    { "INVALID_DEST_PORT_PKT", 6271 },
    { "INVALID_FIELD", 6272 },
    { "INVALID_HIGIG2_DST_PORT", 6273 },
    { "INVALID_INTERVAL", 6274 },
    { "INVALID_LT", 6275 },
    { "INVALID_MAX_EXPORT_LENGTH", 6276 },
    { "INVALID_NUM_SA_PER_SC", 6277 },
    { "INVALID_PACKET_LENGTH", 6278 },
    { "INVALID_PT", 6279 },
    { "INVALID_Q_NUM", 6280 },
    { "INVALID_SCAN_INTERVAL_USECS", 6281 },
    { "INVALID_TPID", 6282 },
    { "INVALID_VLAN", 6283 },
    { "INVALID_VLAN_DROP", 6284 },
    { "INVERT_DATA_RX", 6285 },
    { "INVERT_DATA_TX", 6286 },
    { "IN_PORT", 6287 },
    { "IOAM_DETECT_CONFIG_0r", 6288 },
    { "IOAM_TRACE_TYPE", 6289 },
    { "IOAM_TRACE_TYPE_MASK", 6290 },
    { "IOAM_TYPE", 6291 },
    { "IP", 6292 },
    { "IP4_INTR_ENABLEr", 6293 },
    { "IP4_INTR_STATUSr", 6294 },
    { "IP4_NO_OPTIONS", 6295 },
    { "IP4_OPTIONS", 6296 },
    { "IP6TOIP4", 6297 },
    { "IP6TOIP4SECURE", 6298 },
    { "IP6TOIP4Secure", 6299 },
    { "IP6_HOP_BY_HOP", 6300 },
    { "IP6_ICMP", 6301 },
    { "IP6_NO_EXT_HDR", 6302 },
    { "IP6_ONE_EXT_HDR", 6303 },
    { "IP6_TWO_EXT_HDR", 6304 },
    { "IPARS_HW_CONFIGr", 6305 },
    { "IPEP_COMMON_INTR_STATUSr", 6306 },
    { "IPFIX", 6307 },
    { "IPFIX_VERSION", 6308 },
    { "IPMCV4_DROP", 6309 },
    { "IPMCV4_PKT", 6310 },
    { "IPMCV6_DROP", 6311 },
    { "IPMCV6_PKT", 6312 },
    { "IPMC_L3_SELF_INTF", 6313 },
    { "IPMC_ROUTE_SAME_VLAN", 6314 },
    { "IPMC_RSVD_PROTOCOL", 6315 },
    { "IPMC_RSVD_PROTOCOL_MASK", 6316 },
    { "IPMC_USE_L3_IIF", 6317 },
    { "IPRI", 6318 },
    { "IPV4", 6319 },
    { "IPV4_COMPRESSION_STRENGTH_PROFILE_INDEX", 6320 },
    { "IPV4_DOUBLE_TAG", 6321 },
    { "IPV4_DROP", 6322 },
    { "IPV4_ERROR_TO_CPU", 6323 },
    { "IPV4_GRE_PAYLOAD", 6324 },
    { "IPV4_INDEX", 6325 },
    { "IPV4_IN_IPV4_DF_MODE", 6326 },
    { "IPV4_IN_IPV6_PREFIX_MATCH_TABLEm", 6327 },
    { "IPV4_MASK", 6328 },
    { "IPV4_MC", 6329 },
    { "IPV4_MC_DST_MAC_CHECK", 6330 },
    { "IPV4_MC_L2_FWD", 6331 },
    { "IPV4_MC_ROUTED", 6332 },
    { "IPV4_MC_ROUTER_ADV_PKT_FWD_ACTION", 6333 },
    { "IPV4_MC_ROUTER_ADV_PKT_TO_CPU", 6334 },
    { "IPV4_MC_TERMINATION", 6335 },
    { "IPV4_NO_OPTIONS", 6336 },
    { "IPV4_OTHER", 6337 },
    { "IPV4_PAYLOAD", 6338 },
    { "IPV4_PKT", 6339 },
    { "IPV4_PROTOCOL_ERR", 6340 },
    { "IPV4_RESVD_MC_PKT_FWD_ACTION", 6341 },
    { "IPV4_RESVD_MC_PKT_TO_CPU", 6342 },
    { "IPV4_SINGLE_TAG", 6343 },
    { "IPV4_TCP", 6344 },
    { "IPV4_TERMINATION", 6345 },
    { "IPV4_UC", 6346 },
    { "IPV4_UC_DST_MISS_TO_CPU", 6347 },
    { "IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 6348 },
    { "IPV4_UC_STRENGTH_PROFILE_INDEX", 6349 },
    { "IPV4_UC_VRF_STRENGTH_PROFILE_INDEX", 6350 },
    { "IPV4_UDP", 6351 },
    { "IPV4_UNKNOWN_MC_TO_CPU", 6352 },
    { "IPV4_UNTAG", 6353 },
    { "IPV4_WITH_OPTIONS", 6354 },
    { "IPV6", 6355 },
    { "IPV6_COMPRESSION_STRENGTH_PROFILE_INDEX", 6356 },
    { "IPV6_DOUBLE_TAG", 6357 },
    { "IPV6_DROP", 6358 },
    { "IPV6_ENCAP", 6359 },
    { "IPV6_ERROR_TO_CPU", 6360 },
    { "IPV6_GRE_PAYLOAD", 6361 },
    { "IPV6_IN_IPV4_DF_MODE", 6362 },
    { "IPV6_LOWER", 6363 },
    { "IPV6_LOWER_MASK", 6364 },
    { "IPV6_MC", 6365 },
    { "IPV6_MC_DST_MAC_CHECK", 6366 },
    { "IPV6_MC_L2_FWD", 6367 },
    { "IPV6_MC_ROUTED", 6368 },
    { "IPV6_MC_ROUTER_ADV_PKT_FWD_ACTION", 6369 },
    { "IPV6_MC_ROUTER_ADV_PKT_TO_CPU", 6370 },
    { "IPV6_MC_TERMINATION", 6371 },
    { "IPV6_MIN_FRAGMENT_SIZE", 6372 },
    { "IPV6_MIN_FRAGMENT_SIZE_CHECK", 6373 },
    { "IPV6_MIN_FRAG_SIZEr", 6374 },
    { "IPV6_NEXT_HEADER", 6375 },
    { "IPV6_NEXT_HEADER_OFFSET", 6376 },
    { "IPV6_NO_EXTN", 6377 },
    { "IPV6_OTHER", 6378 },
    { "IPV6_PAYLOAD", 6379 },
    { "IPV6_PKT", 6380 },
    { "IPV6_PREFIX_LOWER", 6381 },
    { "IPV6_PREFIX_UPPER", 6382 },
    { "IPV6_PROTOCOL_ERR", 6383 },
    { "IPV6_RESVD_MC_PKT_FWD_ACTION", 6384 },
    { "IPV6_RESVD_MC_PKT_TO_CPU", 6385 },
    { "IPV6_ROUTING_HDR_TYPE_0_DROP", 6386 },
    { "IPV6_SINGLE_TAG", 6387 },
    { "IPV6_TCP", 6388 },
    { "IPV6_TERMINATION", 6389 },
    { "IPV6_UC", 6390 },
    { "IPV6_UC_MISS_TO_CPU", 6391 },
    { "IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 6392 },
    { "IPV6_UC_STRENGTH_PROFILE_INDEX", 6393 },
    { "IPV6_UC_VRF_STRENGTH_PROFILE_INDEX", 6394 },
    { "IPV6_UDP", 6395 },
    { "IPV6_UNKNOWN_MC_TO_CPU", 6396 },
    { "IPV6_UNTAG", 6397 },
    { "IPV6_UPPER", 6398 },
    { "IPV6_UPPER_MASK", 6399 },
    { "IPV6_WITH_EXTN", 6400 },
    { "IP_DPR_LATENCY_CONFIG_WR_ENr", 6401 },
    { "IP_DPR_LATENCY_CONFIGr", 6402 },
    { "IP_FIRST_FRAGMENT", 6403 },
    { "IP_FLAGS", 6404 },
    { "IP_FLAGS_MASK", 6405 },
    { "IP_IN_IP", 6406 },
    { "IP_IN_IP_OFFSET", 6407 },
    { "IP_MC_DROP", 6408 },
    { "IP_MC_L3_IIF_MISMATCH", 6409 },
    { "IP_MC_L3_IIF_MISMATCH_MASK", 6410 },
    { "IP_MC_MISS", 6411 },
    { "IP_MC_MISS_MASK", 6412 },
    { "IP_MC_RSVD_PROTOCOL", 6413 },
    { "IP_OPTIONS_PKT", 6414 },
    { "IP_OPTIONS_PKT_MASK", 6415 },
    { "IP_OPTION_CONTROL_PROFILE_TABLEm", 6416 },
    { "IP_PROTO", 6417 },
    { "IP_PROTOCOL", 6418 },
    { "IP_PROTOCOL_MASK", 6419 },
    { "IP_PROTOCOL_OFFSET", 6420 },
    { "IP_PROTO_MAPm", 6421 },
    { "IP_TOTAL_LEN", 6422 },
    { "IP_TO_CMIC_INTR_ENABLEr", 6423 },
    { "IP_TO_CMIC_INTR_STATUSr", 6424 },
    { "IP_TO_INT_CN_MAPPING_1m", 6425 },
    { "IP_TO_INT_CN_MAPPING_2m", 6426 },
    { "IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1m", 6427 },
    { "IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2m", 6428 },
    { "IP_UNKNOWN_MC_AS_L2_MC", 6429 },
    { "IRSEL_EN_COR_ERR_RPTr", 6430 },
    { "IRSEL_HW_CONFIGr", 6431 },
    { "IRSEL_SER_CONTROLr", 6432 },
    { "ISATAP", 6433 },
    { "ISW_ECC_ENr", 6434 },
    { "ISW_EN_COR_ERR_RPTr", 6435 },
    { "ISW_HW_CONFIGr", 6436 },
    { "ISW_RAM_CONTROLr", 6437 },
    { "ISW_SER_CONTROLr", 6438 },
    { "IS_CAL_CONFIGr", 6439 },
    { "IS_CBMG_VALUEr", 6440 },
    { "IS_CMIC_RESERVEDr", 6441 },
    { "IS_CPU_MGMT_LB_RATIOSr", 6442 },
    { "IS_FEATURE_CTRLr", 6443 },
    { "IS_MAX_SPACINGr", 6444 },
    { "IS_MIN_CELL_SPACING_EOP_TO_SOPr", 6445 },
    { "IS_MIN_CELL_SPACINGr", 6446 },
    { "IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", 6447 },
    { "IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", 6448 },
    { "IS_PKSCH_CAL_CONFIGr", 6449 },
    { "IS_PKSCH_CPU_MGMT_LB_RATIOSr", 6450 },
    { "IS_PKSCH_CREDIT_STSr", 6451 },
    { "IS_PKSCH_PKT_CREDITS_PER_PIPEr", 6452 },
    { "IS_PKSCH_PKT_CREDITS_PER_PORTr", 6453 },
    { "IS_SOP", 6454 },
    { "IS_TRUNK", 6455 },
    { "IS_URG_CELL_SPACINGr", 6456 },
    { "ITU_MODE", 6457 },
    { "IVID", 6458 },
    { "IVID_VALID", 6459 },
    { "I_MIRROR_CONTROLm", 6460 },
    { "JITTER", 6461 },
    { "JUMBO_PKT_SIZE", 6462 },
    { "KAY_IKE_PKT", 6463 },
    { "KEEP_DST_MAC", 6464 },
    { "KEEP_PAYLOAD_DSCP", 6465 },
    { "KEEP_SRC_MAC", 6466 },
    { "KEEP_TTL", 6467 },
    { "KEEP_VLAN_ID", 6468 },
    { "KEY", 6469 },
    { "KEY0", 6470 },
    { "KEY0_MASK", 6471 },
    { "KEY1", 6472 },
    { "KEY1_MASK", 6473 },
    { "KEY2", 6474 },
    { "KEY2_MASK", 6475 },
    { "KEYED_SHA1", 6476 },
    { "KEY_INPUT_LEVEL_1_BLOCK_0", 6477 },
    { "KEY_INPUT_LEVEL_1_BLOCK_1", 6478 },
    { "KEY_INPUT_LEVEL_1_BLOCK_2", 6479 },
    { "KEY_INPUT_LEVEL_1_BLOCK_3", 6480 },
    { "KEY_INPUT_LEVEL_1_BLOCK_4", 6481 },
    { "KEY_INPUT_LEVEL_1_BLOCK_5", 6482 },
    { "KEY_INPUT_LEVEL_1_BLOCK_6", 6483 },
    { "KEY_INPUT_LEVEL_1_BLOCK_7", 6484 },
    { "KEY_INPUT_LEVEL_1_BLOCK_8", 6485 },
    { "KEY_INPUT_LEVEL_1_BLOCK_9", 6486 },
    { "KEY_L3_IPV4_COMP", 6487 },
    { "KEY_L3_IPV4_COMP_SRC", 6488 },
    { "KEY_L3_IPV4_MC", 6489 },
    { "KEY_L3_IPV4_UC", 6490 },
    { "KEY_L3_IPV4_UC_OVERRIDE", 6491 },
    { "KEY_L3_IPV4_UC_OVERRIDE_SRC", 6492 },
    { "KEY_L3_IPV4_UC_SRC", 6493 },
    { "KEY_L3_IPV4_UC_VRF", 6494 },
    { "KEY_L3_IPV4_UC_VRF_SRC", 6495 },
    { "KEY_L3_IPV6_COMP", 6496 },
    { "KEY_L3_IPV6_COMP_SRC", 6497 },
    { "KEY_L3_IPV6_MC", 6498 },
    { "KEY_L3_IPV6_UC_DOUBLE", 6499 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE", 6500 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE_SRC", 6501 },
    { "KEY_L3_IPV6_UC_DOUBLE_SRC", 6502 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF", 6503 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF_SRC", 6504 },
    { "KEY_L3_IPV6_UC_QUAD", 6505 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE", 6506 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE_SRC", 6507 },
    { "KEY_L3_IPV6_UC_QUAD_SRC", 6508 },
    { "KEY_L3_IPV6_UC_QUAD_VRF", 6509 },
    { "KEY_L3_IPV6_UC_QUAD_VRF_SRC", 6510 },
    { "KEY_L3_IPV6_UC_SINGLE", 6511 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE", 6512 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE_SRC", 6513 },
    { "KEY_L3_IPV6_UC_SINGLE_SRC", 6514 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF", 6515 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF_SRC", 6516 },
    { "KEY_TYPE", 6517 },
    { "KNOWN_MC", 6518 },
    { "KNOWN_MCAST_BLOCK_MASKm", 6519 },
    { "L0_SCHED_NODE", 6520 },
    { "L1_SCHED_NODE_MC", 6521 },
    { "L1_SCHED_NODE_UC", 6522 },
    { "L2", 6523 },
    { "L2GRE_CONTROLr", 6524 },
    { "L2MCm", 6525 },
    { "L2_BANK0", 6526 },
    { "L2_BANK1", 6527 },
    { "L2_CONTROL", 6528 },
    { "L2_DST", 6529 },
    { "L2_DST_BLOCK", 6530 },
    { "L2_DST_BLOCK_ID", 6531 },
    { "L2_DST_LOOKUP_FAILURE", 6532 },
    { "L2_DST_LOOKUP_FAILURE_MASK", 6533 },
    { "L2_EIF_ID", 6534 },
    { "L2_ENTRY_ACTION_TABLE_Am", 6535 },
    { "L2_ENTRY_ACTION_TABLE_Bm", 6536 },
    { "L2_ENTRY_ECCm", 6537 },
    { "L2_ENTRY_HASH_CONTROLm", 6538 },
    { "L2_ENTRY_HT_DEBUG_CMDm", 6539 },
    { "L2_ENTRY_HT_DEBUG_KEYm", 6540 },
    { "L2_ENTRY_HT_DEBUG_RESULTm", 6541 },
    { "L2_ENTRY_KEY_ATTRIBUTESm", 6542 },
    { "L2_ENTRY_KEY_BUFFER_0m", 6543 },
    { "L2_ENTRY_KEY_BUFFER_1m", 6544 },
    { "L2_ENTRY_REMAP_TABLE_Am", 6545 },
    { "L2_ENTRY_REMAP_TABLE_Bm", 6546 },
    { "L2_ENTRY_SINGLEm", 6547 },
    { "L2_FDB_VLAN", 6548 },
    { "L2_FDB_VLAN_CC", 6549 },
    { "L2_FDB_VLAN_STATIC", 6550 },
    { "L2_FWD_IPMCV4", 6551 },
    { "L2_FWD_IPMCV6", 6552 },
    { "L2_HASH_ALG", 6553 },
    { "L2_HASH_GROUP", 6554 },
    { "L2_HDR", 6555 },
    { "L2_HITDA_ONLYm", 6556 },
    { "L2_HITSA_ONLYm", 6557 },
    { "L2_IIF_SVP_MIRROR_INDEX_0", 6558 },
    { "L2_INDEPENDENT", 6559 },
    { "L2_L3_MC_COMBINED_MODE", 6560 },
    { "L2_LEARN_CACHE_STATUSr", 6561 },
    { "L2_LEARN_CACHEm", 6562 },
    { "L2_LEARN_CONTROL", 6563 },
    { "L2_LEARN_COPY_CACHE_CTRLr", 6564 },
    { "L2_LEARN_DATA", 6565 },
    { "L2_LEARN_DATA_ID", 6566 },
    { "L2_LEARN_OVERRIDE", 6567 },
    { "L2_MASK", 6568 },
    { "L2_MC", 6569 },
    { "L2_MC_DROP", 6570 },
    { "L2_MC_FID_LOOKUP", 6571 },
    { "L2_MC_GROUP", 6572 },
    { "L2_MC_GROUP_ID", 6573 },
    { "L2_MC_GRP", 6574 },
    { "L2_MC_GRP_ID", 6575 },
    { "L2_MC_MISS", 6576 },
    { "L2_MC_MISS_MASK", 6577 },
    { "L2_MISS_DROP", 6578 },
    { "L2_MISS_TOCPU", 6579 },
    { "L2_MOVE", 6580 },
    { "L2_MOVE_MASK", 6581 },
    { "L2_MTU_FAIL", 6582 },
    { "L2_MY_STATION", 6583 },
    { "L2_MY_STATION_HIT", 6584 },
    { "L2_MY_STATION_HIT_MASK", 6585 },
    { "L2_MY_STATION_MODPORT", 6586 },
    { "L2_MY_STATION_TRUNK", 6587 },
    { "L2_NON_UCAST_DROP", 6588 },
    { "L2_NON_UCAST_TOCPU", 6589 },
    { "L2_OFFSET", 6590 },
    { "L2_OPAQUE_TAG", 6591 },
    { "L2_OPAQUE_TAG_ID", 6592 },
    { "L2_PARSER_CONTROL", 6593 },
    { "L2_PFM", 6594 },
    { "L2_PORT", 6595 },
    { "L2_PROTO", 6596 },
    { "L2_PROTOCOL_PKT", 6597 },
    { "L2_PROTO_MASK", 6598 },
    { "L2_SHARED", 6599 },
    { "L2_SINGLE_WIDE", 6600 },
    { "L2_SRC", 6601 },
    { "L2_SRC_LOOKUP_FAILURE", 6602 },
    { "L2_SRC_LOOKUP_FAILURE_MASK", 6603 },
    { "L2_SWITCH", 6604 },
    { "L2_TYPE", 6605 },
    { "L2_TYPE_MASK", 6606 },
    { "L2_USER_ENTRY_CAM_BIST_CONFIG_1_64r", 6607 },
    { "L2_USER_ENTRY_CAM_BIST_CONFIG_64r", 6608 },
    { "L2_USER_ENTRY_CAM_BIST_STATUSr", 6609 },
    { "L2_USER_ENTRY_CAM_DBGCTRLr", 6610 },
    { "L2_USER_ENTRY_DATA_ONLYm", 6611 },
    { "L2_USER_ENTRY_ONLYm", 6612 },
    { "L2_USER_ENTRYm", 6613 },
    { "L3", 6614 },
    { "L3MC_V4_KEY", 6615 },
    { "L3MC_V4_V6_ASSOC_DATA_FULL", 6616 },
    { "L3MC_V6_KEY", 6617 },
    { "L3_ALPM_CONTROL", 6618 },
    { "L3_ALPM_LEVEL_1_USAGE", 6619 },
    { "L3_ALPM_LEVEL_2_USAGE", 6620 },
    { "L3_ALPM_LEVEL_3_USAGE", 6621 },
    { "L3_ALT_DOUBLE_WIDE", 6622 },
    { "L3_ANY_DOUBLE_WIDE", 6623 },
    { "L3_ANY_SINGLE_WIDE", 6624 },
    { "L3_DEFIP_ALPM_LEVEL2_ECCm", 6625 },
    { "L3_DEFIP_ALPM_LEVEL2_HIT_ONLYm", 6626 },
    { "L3_DEFIP_ALPM_LEVEL2_SINGLEm", 6627 },
    { "L3_DEFIP_ALPM_LEVEL2m", 6628 },
    { "L3_DEFIP_ALPM_LEVEL3_ECCm", 6629 },
    { "L3_DEFIP_ALPM_LEVEL3_HIT_ONLYm", 6630 },
    { "L3_DEFIP_ALPM_LEVEL3_SINGLEm", 6631 },
    { "L3_DEFIP_ALPM_LEVEL3m", 6632 },
    { "L3_DEFIP_ALPM_PIVOT_FMT1", 6633 },
    { "L3_DEFIP_ALPM_PIVOT_FMT10", 6634 },
    { "L3_DEFIP_ALPM_PIVOT_FMT10_FULL", 6635 },
    { "L3_DEFIP_ALPM_PIVOT_FMT1_FULL", 6636 },
    { "L3_DEFIP_ALPM_PIVOT_FMT2", 6637 },
    { "L3_DEFIP_ALPM_PIVOT_FMT2_FULL", 6638 },
    { "L3_DEFIP_ALPM_PIVOT_FMT3", 6639 },
    { "L3_DEFIP_ALPM_PIVOT_FMT3_FULL", 6640 },
    { "L3_DEFIP_ALPM_PIVOT_FMT4", 6641 },
    { "L3_DEFIP_ALPM_PIVOT_FMT4_FULL", 6642 },
    { "L3_DEFIP_ALPM_PIVOT_FMT5", 6643 },
    { "L3_DEFIP_ALPM_PIVOT_FMT5_FULL", 6644 },
    { "L3_DEFIP_ALPM_PIVOT_FMT6", 6645 },
    { "L3_DEFIP_ALPM_PIVOT_FMT6_FULL", 6646 },
    { "L3_DEFIP_ALPM_PIVOT_FMT7", 6647 },
    { "L3_DEFIP_ALPM_PIVOT_FMT7_FULL", 6648 },
    { "L3_DEFIP_ALPM_PIVOT_FMT8", 6649 },
    { "L3_DEFIP_ALPM_PIVOT_FMT8_FULL", 6650 },
    { "L3_DEFIP_ALPM_PIVOT_FMT9", 6651 },
    { "L3_DEFIP_ALPM_PIVOT_FMT9_FULL", 6652 },
    { "L3_DEFIP_ALPM_ROUTE_FMT1", 6653 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10", 6654 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10_FULL", 6655 },
    { "L3_DEFIP_ALPM_ROUTE_FMT11", 6656 },
    { "L3_DEFIP_ALPM_ROUTE_FMT11_FULL", 6657 },
    { "L3_DEFIP_ALPM_ROUTE_FMT12", 6658 },
    { "L3_DEFIP_ALPM_ROUTE_FMT12_FULL", 6659 },
    { "L3_DEFIP_ALPM_ROUTE_FMT13", 6660 },
    { "L3_DEFIP_ALPM_ROUTE_FMT13_FULL", 6661 },
    { "L3_DEFIP_ALPM_ROUTE_FMT14", 6662 },
    { "L3_DEFIP_ALPM_ROUTE_FMT14_FULL", 6663 },
    { "L3_DEFIP_ALPM_ROUTE_FMT15", 6664 },
    { "L3_DEFIP_ALPM_ROUTE_FMT15_FULL", 6665 },
    { "L3_DEFIP_ALPM_ROUTE_FMT1_FULL", 6666 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2", 6667 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2_FULL", 6668 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3", 6669 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3_FULL", 6670 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4", 6671 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4_FULL", 6672 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5", 6673 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5_FULL", 6674 },
    { "L3_DEFIP_ALPM_ROUTE_FMT6", 6675 },
    { "L3_DEFIP_ALPM_ROUTE_FMT6_FULL", 6676 },
    { "L3_DEFIP_ALPM_ROUTE_FMT7", 6677 },
    { "L3_DEFIP_ALPM_ROUTE_FMT7_FULL", 6678 },
    { "L3_DEFIP_ALPM_ROUTE_FMT8", 6679 },
    { "L3_DEFIP_ALPM_ROUTE_FMT8_FULL", 6680 },
    { "L3_DEFIP_ALPM_ROUTE_FMT9", 6681 },
    { "L3_DEFIP_ALPM_ROUTE_FMT9_FULL", 6682 },
    { "L3_DEFIP_CAM_BIST_CONFIG_1_64r", 6683 },
    { "L3_DEFIP_CAM_BIST_CONFIG_64r", 6684 },
    { "L3_DEFIP_CAM_BIST_STATUSr", 6685 },
    { "L3_DEFIP_CAM_DBGCTRLr", 6686 },
    { "L3_DEFIP_DATA_LEVEL1_WIDEm", 6687 },
    { "L3_DEFIP_DATA_LEVEL1m", 6688 },
    { "L3_DEFIP_LEVEL1_HIT_ONLYm", 6689 },
    { "L3_DEFIP_LEVEL1_WIDEm", 6690 },
    { "L3_DEFIP_LEVEL1m", 6691 },
    { "L3_DEFIP_PAIR_LEVEL1_WIDEm", 6692 },
    { "L3_DEFIP_PAIR_LEVEL1m", 6693 },
    { "L3_DEFIP_TCAM_KEY_FMT0", 6694 },
    { "L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEY", 6695 },
    { "L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEY", 6696 },
    { "L3_DEFIP_TCAM_KEY_FMT0_FULL", 6697 },
    { "L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEY", 6698 },
    { "L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEY", 6699 },
    { "L3_DEFIP_TCAM_KEY_FMT1", 6700 },
    { "L3_DEFIP_TCAM_KEY_FMT1_FULL", 6701 },
    { "L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEY", 6702 },
    { "L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEY", 6703 },
    { "L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEY", 6704 },
    { "L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEY", 6705 },
    { "L3_DEFIP_TCAM_LEVEL1_WIDEm", 6706 },
    { "L3_DEFIP_TCAM_LEVEL1m", 6707 },
    { "L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64r", 6708 },
    { "L3_DEFIP_WIDE_CAM_BIST_CONFIG_64r", 6709 },
    { "L3_DEFIP_WIDE_CAM_BIST_STATUSr", 6710 },
    { "L3_DIRECT", 6711 },
    { "L3_DOUBLE_WIDE", 6712 },
    { "L3_DST", 6713 },
    { "L3_DST_MISS", 6714 },
    { "L3_DST_MISS_MASK", 6715 },
    { "L3_ECMP", 6716 },
    { "L3_ECMP_COUNTm", 6717 },
    { "L3_ECMP_GROUP_FLEX_CTR_CONTROLr", 6718 },
    { "L3_ECMPm", 6719 },
    { "L3_EIF", 6720 },
    { "L3_EIF_ID", 6721 },
    { "L3_EIF_VALID", 6722 },
    { "L3_FIELDS", 6723 },
    { "L3_FIELDS_MASK", 6724 },
    { "L3_HASH_ALG", 6725 },
    { "L3_HDR_ERR", 6726 },
    { "L3_HDR_ERR_MASK", 6727 },
    { "L3_HDR_ERR_TO_CPU", 6728 },
    { "L3_IIF", 6729 },
    { "L3_IIF_ID", 6730 },
    { "L3_IIF_PROFILE", 6731 },
    { "L3_IIF_PROFILE_ID", 6732 },
    { "L3_IIF_PROFILEm", 6733 },
    { "L3_IIFm", 6734 },
    { "L3_IPMCm", 6735 },
    { "L3_IPV4_COMP_DST", 6736 },
    { "L3_IPV4_COMP_SRC", 6737 },
    { "L3_IPV4_MC_CTR_ING_EFLEX_ACTION", 6738 },
    { "L3_IPV4_MC_CTR_ING_EFLEX_ACTION_ID", 6739 },
    { "L3_IPV4_MC_ROUTE", 6740 },
    { "L3_IPV4_PFM", 6741 },
    { "L3_IPV4_UC_ROUTE", 6742 },
    { "L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION", 6743 },
    { "L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION_ID", 6744 },
    { "L3_IPV4_UC_ROUTE_OVERRIDE", 6745 },
    { "L3_IPV4_UC_ROUTE_VRF", 6746 },
    { "L3_IPV6_COMP_DST", 6747 },
    { "L3_IPV6_COMP_SRC", 6748 },
    { "L3_IPV6_MC_CTR_ING_EFLEX_ACTION", 6749 },
    { "L3_IPV6_MC_CTR_ING_EFLEX_ACTION_ID", 6750 },
    { "L3_IPV6_MC_ROUTE", 6751 },
    { "L3_IPV6_PFM", 6752 },
    { "L3_IPV6_PREFIX_TO_IPV4_MAP", 6753 },
    { "L3_IPV6_PREFIX_TO_IPV4_MAP_ID", 6754 },
    { "L3_IPV6_RESERVED_MC", 6755 },
    { "L3_IPV6_RESERVED_MC_ID", 6756 },
    { "L3_IPV6_UC_ROUTE", 6757 },
    { "L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION", 6758 },
    { "L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION_ID", 6759 },
    { "L3_IPV6_UC_ROUTE_OVERRIDE", 6760 },
    { "L3_IPV6_UC_ROUTE_VRF", 6761 },
    { "L3_IP_OPTION_CONTROL_PROFILE", 6762 },
    { "L3_IP_OPTION_CONTROL_PROFILE_ID", 6763 },
    { "L3_MC_CONTROL", 6764 },
    { "L3_MC_ERROR_TO_CPU", 6765 },
    { "L3_MC_IIF_ID", 6766 },
    { "L3_MC_INDEX_ERROR_TO_CPU", 6767 },
    { "L3_MC_MISS_TO_L2", 6768 },
    { "L3_MC_MTU", 6769 },
    { "L3_MC_NHOP", 6770 },
    { "L3_MC_NHOP_CTR_EGR_EFLEX_ACTION", 6771 },
    { "L3_MC_NHOP_CTR_EGR_EFLEX_ACTION_ID", 6772 },
    { "L3_MC_PORT_CONTROL", 6773 },
    { "L3_MC_PORT_MISS_TO_CPU", 6774 },
    { "L3_MC_RPA_PROFILE_ID", 6775 },
    { "L3_MC_TNL_DROP", 6776 },
    { "L3_MTU", 6777 },
    { "L3_MTU_CHECK_FAIL", 6778 },
    { "L3_MTU_CHECK_FAIL_MASK", 6779 },
    { "L3_MTU_CHECK_FAIL_TO_CPU", 6780 },
    { "L3_MTU_ERR", 6781 },
    { "L3_MTU_VALUESm", 6782 },
    { "L3_NHI", 6783 },
    { "L3_NON_UDP_OFFSET", 6784 },
    { "L3_OFFSET", 6785 },
    { "L3_OIF", 6786 },
    { "L3_OVERRIDE_IP_MC_DO_VLAN", 6787 },
    { "L3_PARSER_CONTROL", 6788 },
    { "L3_PAYLOAD", 6789 },
    { "L3_PORT", 6790 },
    { "L3_PROTECTION_ENABLE", 6791 },
    { "L3_SINGLE_WIDE", 6792 },
    { "L3_SLOW_PATH_TO_CPU", 6793 },
    { "L3_SRC", 6794 },
    { "L3_SRC_HIT", 6795 },
    { "L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION", 6796 },
    { "L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION_ID", 6797 },
    { "L3_SRC_IPV4_UC_ROUTE", 6798 },
    { "L3_SRC_IPV4_UC_ROUTE_OVERRIDE", 6799 },
    { "L3_SRC_IPV4_UC_ROUTE_VRF", 6800 },
    { "L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION", 6801 },
    { "L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION_ID", 6802 },
    { "L3_SRC_IPV6_UC_ROUTE", 6803 },
    { "L3_SRC_IPV6_UC_ROUTE_OVERRIDE", 6804 },
    { "L3_SRC_IPV6_UC_ROUTE_VRF", 6805 },
    { "L3_SRC_MISS", 6806 },
    { "L3_SRC_MISS_MASK", 6807 },
    { "L3_SRC_MOVE", 6808 },
    { "L3_SRC_MOVE_MASK", 6809 },
    { "L3_TNL", 6810 },
    { "L3_TNL_INDEX", 6811 },
    { "L3_TTL_ERR", 6812 },
    { "L3_TUNNEL_ACTION_TABLE_Am", 6813 },
    { "L3_TUNNEL_ACTION_TABLE_Bm", 6814 },
    { "L3_TUNNEL_BANK0", 6815 },
    { "L3_TUNNEL_BANK1", 6816 },
    { "L3_TUNNEL_BANK2", 6817 },
    { "L3_TUNNEL_BANK3", 6818 },
    { "L3_TUNNEL_CAM_BIST_CONFIG_1_64r", 6819 },
    { "L3_TUNNEL_CAM_BIST_CONFIG_64r", 6820 },
    { "L3_TUNNEL_CAM_BIST_STATUSr", 6821 },
    { "L3_TUNNEL_CAM_CONTROLr", 6822 },
    { "L3_TUNNEL_DOUBLEm", 6823 },
    { "L3_TUNNEL_ECCm", 6824 },
    { "L3_TUNNEL_HASH_CONTROLm", 6825 },
    { "L3_TUNNEL_HASH_GROUP", 6826 },
    { "L3_TUNNEL_HT_DEBUG_CMDm", 6827 },
    { "L3_TUNNEL_HT_DEBUG_KEYm", 6828 },
    { "L3_TUNNEL_HT_DEBUG_RESULTm", 6829 },
    { "L3_TUNNEL_KEY_ATTRIBUTESm", 6830 },
    { "L3_TUNNEL_KEY_BUFFERm", 6831 },
    { "L3_TUNNEL_PAIR_TCAMm", 6832 },
    { "L3_TUNNEL_QUADm", 6833 },
    { "L3_TUNNEL_REMAP_TABLE_Am", 6834 },
    { "L3_TUNNEL_REMAP_TABLE_Bm", 6835 },
    { "L3_TUNNEL_SINGLEm", 6836 },
    { "L3_TUNNEL_TCAM_ASSOC_DATA", 6837 },
    { "L3_TUNNEL_TCAM_DATA_ONLYm", 6838 },
    { "L3_TUNNEL_TCAM_KEY_BUFFERm", 6839 },
    { "L3_TUNNEL_TCAM_ONLYm", 6840 },
    { "L3_TUNNEL_TCAM_SW_KEY", 6841 },
    { "L3_TUNNEL_TCAMm", 6842 },
    { "L3_UC_CONTROL", 6843 },
    { "L3_UC_MTU", 6844 },
    { "L3_UC_NHOP", 6845 },
    { "L3_UC_NHOP_CTR_EGR_EFLEX_ACTION", 6846 },
    { "L3_UC_NHOP_CTR_EGR_EFLEX_ACTION_ID", 6847 },
    { "L3_UC_TNL_MTU", 6848 },
    { "L3_UDP_OFFSET", 6849 },
    { "L4DSTPORT", 6850 },
    { "L4DST_PORT", 6851 },
    { "L4DST_PORT_MASK", 6852 },
    { "L4SRCPORT", 6853 },
    { "L4_DATA", 6854 },
    { "L4_DST_PORT", 6855 },
    { "L4_FLAGS", 6856 },
    { "L4_HDR", 6857 },
    { "L4_PORT", 6858 },
    { "L4_PORT_MASK", 6859 },
    { "L4_SRC_PORT", 6860 },
    { "LABEL", 6861 },
    { "LABEL_ACTION", 6862 },
    { "LABEL_EXP", 6863 },
    { "LABEL_FWD_CTRL", 6864 },
    { "LABEL_FWD_CTRL_MASK", 6865 },
    { "LABEL_REORDER", 6866 },
    { "LABEL_TTL", 6867 },
    { "LAG_FAILOVER", 6868 },
    { "LANE_INDEX", 6869 },
    { "LARGE", 6870 },
    { "LARGE_VRF", 6871 },
    { "LAST_DERIVED_ECN", 6872 },
    { "LAST_OPERATIONAL_STATE", 6873 },
    { "LATENCY_ADJUST", 6874 },
    { "LAYER", 6875 },
    { "LBID_COMPUTE", 6876 },
    { "LB_HASH", 6877 },
    { "LB_HASH_ALGORITHM", 6878 },
    { "LB_HASH_BINS_ASSIGNMENT", 6879 },
    { "LB_HASH_CONTROL", 6880 },
    { "LB_HASH_DEVICE_INFO", 6881 },
    { "LB_HASH_FLEX_FIELDS_SELECTION", 6882 },
    { "LB_HASH_FLOW_BASED", 6883 },
    { "LB_HASH_FLOW_BASED_L2", 6884 },
    { "LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 6885 },
    { "LB_HASH_FLOW_BASED_RH", 6886 },
    { "LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION", 6887 },
    { "LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION_ID", 6888 },
    { "LB_HASH_FLOW_ECMP_OUTPUT_SELECTION", 6889 },
    { "LB_HASH_FLOW_ECMP_OUTPUT_SELECTION_ID", 6890 },
    { "LB_HASH_FLOW_ID_SELECTION", 6891 },
    { "LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION", 6892 },
    { "LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION_ID", 6893 },
    { "LB_HASH_FLOW_SYMMETRY", 6894 },
    { "LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION", 6895 },
    { "LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION_ID", 6896 },
    { "LB_HASH_GTP_L4_PORT_MATCH", 6897 },
    { "LB_HASH_GTP_L4_PORT_MATCH_ID", 6898 },
    { "LB_HASH_IPV4_FIELDS_SELECTION", 6899 },
    { "LB_HASH_IPV4_TCP_UDP_FIELDS_SELECTION", 6900 },
    { "LB_HASH_IPV4_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION", 6901 },
    { "LB_HASH_IPV6_COLLAPSE_SELECTION", 6902 },
    { "LB_HASH_IPV6_FIELDS_SELECTION", 6903 },
    { "LB_HASH_IPV6_TCP_UDP_FIELDS_SELECTION", 6904 },
    { "LB_HASH_IPV6_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION", 6905 },
    { "LB_HASH_L2_FIELDS_SELECTION", 6906 },
    { "LB_HASH_L3MPLS_PAYLOAD_FIELDS_SELECTION", 6907 },
    { "LB_HASH_PKT_HDR_SELECTION", 6908 },
    { "LB_HASH_PORT_DLB_ECMP_OUTPUT_SELECTION", 6909 },
    { "LB_HASH_PORT_ENTROPY_LABEL_OUTPUT_SELECTION", 6910 },
    { "LB_HASH_PORT_L3_ECMP_OUTPUT_SELECTION", 6911 },
    { "LB_HASH_PORT_LB_NUM", 6912 },
    { "LB_HASH_PORT_MPLS_ECMP_OUTPUT_SELECTION", 6913 },
    { "LB_HASH_PORT_PLFS_OUTPUT_SELECTION", 6914 },
    { "LB_HASH_PORT_RH_ECMP_OUTPUT_SELECTION", 6915 },
    { "LB_HASH_PORT_TRUNK_OUTPUT_SELECTION", 6916 },
    { "LB_HASH_SEED_CONTROL", 6917 },
    { "LB_HASH_TNL_MPLS_TRANSIT_FIELDS_SELECTION", 6918 },
    { "LB_HASH_TUNNEL_FIELDS_SELECTION", 6919 },
    { "LB_HASH_USE_FLOW_DLB_ECMP", 6920 },
    { "LB_HASH_USE_FLOW_FAILOVER", 6921 },
    { "LB_HASH_USE_FLOW_NONUC", 6922 },
    { "LB_HASH_USE_FLOW_UC", 6923 },
    { "LB_HASH_VERSATILE_CONTROL", 6924 },
    { "LB_HASH_VXLAN_L2_PAYLOAD_FIELDS_SELECTION", 6925 },
    { "LB_HASH_VXLAN_L3_PAYLOAD_FIELDS_SELECTION", 6926 },
    { "LB_MODE", 6927 },
    { "LB_TO_LB_DROP", 6928 },
    { "LEARN", 6929 },
    { "LEARN_AT_EOPr", 6930 },
    { "LEARN_DISABLE", 6931 },
    { "LEARN_FORWARD", 6932 },
    { "LEGACY", 6933 },
    { "LESS", 6934 },
    { "LEVEL0_RANDOM_SEED", 6935 },
    { "LEVEL1_RANDOM_SEED", 6936 },
    { "LEVEL2_CONCAT", 6937 },
    { "LEVEL2_OFFSET", 6938 },
    { "LEVEL2_SUBSET_SELECT", 6939 },
    { "LIMIT_CELLS", 6940 },
    { "LIMIT_CELLS_OPER", 6941 },
    { "LINKSCAN_MODE", 6942 },
    { "LINK_DELAY", 6943 },
    { "LINK_STATE", 6944 },
    { "LINK_STATUSm", 6945 },
    { "LINK_TRAINING", 6946 },
    { "LINK_TRAINING_ACTIVE", 6947 },
    { "LINK_TRAINING_DONE", 6948 },
    { "LINK_TRAINING_OFF", 6949 },
    { "LIST_COMPRESSED", 6950 },
    { "LLC", 6951 },
    { "LM_CONTROL", 6952 },
    { "LM_LINK_STATE", 6953 },
    { "LM_PORT_CONTROL", 6954 },
    { "LNS", 6955 },
    { "LNS_MASK", 6956 },
    { "LOCAL_FAULT", 6957 },
    { "LOCAL_FAULT_DISABLE", 6958 },
    { "LOCAL_STATE_ADMIN_DOWN", 6959 },
    { "LOCAL_STATE_DOWN", 6960 },
    { "LOCAL_STATE_INIT", 6961 },
    { "LOCAL_STATE_UP", 6962 },
    { "LOCKED", 6963 },
    { "LONG_CH", 6964 },
    { "LOOKUP", 6965 },
    { "LOOKUP0_LT", 6966 },
    { "LOOKUP1_LT", 6967 },
    { "LOOKUP_CNT", 6968 },
    { "LOOKUP_HIT_STATUS", 6969 },
    { "LOOKUP_OPCODE", 6970 },
    { "LOOPBACK", 6971 },
    { "LOOPBACK_HDR", 6972 },
    { "LOOPBACK_HDR_MASK", 6973 },
    { "LOOPBACK_MODE", 6974 },
    { "LOOPBACK_PORTS", 6975 },
    { "LOOPBACK_PORTS_MASK_ACTION", 6976 },
    { "LOOPBACK_PORTS_MASK_TARGET", 6977 },
    { "LOOPBACK_TYPE", 6978 },
    { "LOOPBACK_TYPE_MASK", 6979 },
    { "LOSSLESS", 6980 },
    { "LOSSLESS0_BYTE", 6981 },
    { "LOSSLESS0_FLOW_CTRL", 6982 },
    { "LOSSLESS0_PKT", 6983 },
    { "LOSSLESS1_BYTE", 6984 },
    { "LOSSLESS1_FLOW_CTRL", 6985 },
    { "LOSSLESS1_PKT", 6986 },
    { "LOSSLESS_PRI_GRP", 6987 },
    { "LOSSY", 6988 },
    { "LOSSY_AND_LOSSLESS", 6989 },
    { "LOSSY_BYTE", 6990 },
    { "LOSSY_HIGH_BYTE", 6991 },
    { "LOSSY_HIGH_PKT", 6992 },
    { "LOSSY_LOW_BYTE", 6993 },
    { "LOSSY_LOW_PKT", 6994 },
    { "LOW_CNG_LIMIT_CELLS", 6995 },
    { "LOW_CONGESTION", 6996 },
    { "LOW_PRI_DYNAMIC", 6997 },
    { "LOW_PRI_GROUP", 6998 },
    { "LPM_IP_CONTROLm", 6999 },
    { "LPM_LANE_CTRLr", 7000 },
    { "LPM_UNIFIED_KEY_BUFFER_0m", 7001 },
    { "LPM_UNIFIED_KEY_BUFFER_1m", 7002 },
    { "LPM_UNIFIED_KEY_BUFFER_2m", 7003 },
    { "LPM_UNIFIED_KEY_BUFFER_3m", 7004 },
    { "LPM_V4_KEY", 7005 },
    { "LPM_V4_V6_ASSOC_DATA_FULL", 7006 },
    { "LPM_V4_V6_ASSOC_DATA_REDUCED", 7007 },
    { "LPM_V6_KEY", 7008 },
    { "LPORT_TABm", 7009 },
    { "LP_DFE", 7010 },
    { "LP_DFE_AUTO", 7011 },
    { "LP_TX_PRECODER_ON", 7012 },
    { "LP_TX_PRECODER_ON_AUTO", 7013 },
    { "LSB", 7014 },
    { "LSB_10BITS", 7015 },
    { "LSB_11BITS", 7016 },
    { "LSB_12BITS", 7017 },
    { "LSB_13BITS", 7018 },
    { "LSB_14BITS", 7019 },
    { "LSB_15BITS", 7020 },
    { "LSB_16BITS", 7021 },
    { "LTID", 7022 },
    { "LTID_AUTO", 7023 },
    { "LTID_OPER", 7024 },
    { "MAC", 7025 },
    { "MACRO_FLOW_HASH_ALG", 7026 },
    { "MAC_ADDR", 7027 },
    { "MAC_ADDR_MASK", 7028 },
    { "MAC_BLOCKm", 7029 },
    { "MAC_CONTROL_FRAME", 7030 },
    { "MAC_COPY_TO_CPU", 7031 },
    { "MAC_DISABLED", 7032 },
    { "MAC_DROP", 7033 },
    { "MAC_ECC_INTR_ENABLE", 7034 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP", 7035 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP_MASK", 7036 },
    { "MAC_LEARN", 7037 },
    { "MAC_LEARN_AS_PENDING", 7038 },
    { "MAC_LEARN_OVERRIDE", 7039 },
    { "MAC_LIMIT_DROP", 7040 },
    { "MAC_LIMIT_NODROP", 7041 },
    { "MAC_MASK", 7042 },
    { "MAC_MOVE", 7043 },
    { "MAC_MOVE_AS_PENDING", 7044 },
    { "MAC_MOVE_COPY_TO_CPU", 7045 },
    { "MAC_MOVE_DROP", 7046 },
    { "MAC_MOVE_FAILURE_TO_CPU", 7047 },
    { "MAC_MOVE_OVERRIDE", 7048 },
    { "MAC_SA", 7049 },
    { "MANUAL_RECOVERY", 7050 },
    { "MANUAL_RECOVERY_OPER", 7051 },
    { "MANUAL_SYNC", 7052 },
    { "MAP", 7053 },
    { "MAP_PRI_CNG", 7054 },
    { "MARGIN", 7055 },
    { "MARK", 7056 },
    { "MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 7057 },
    { "MARTIAN_ADDR", 7058 },
    { "MARTIAN_ADDRESS_TO_CPU", 7059 },
    { "MARTIAN_ADDR_MASK", 7060 },
    { "MASK", 7061 },
    { "MASK_ACTION", 7062 },
    { "MASK_SIZE_1", 7063 },
    { "MASK_SIZE_2", 7064 },
    { "MASK_SIZE_3", 7065 },
    { "MASK_TARGET", 7066 },
    { "MATCH", 7067 },
    { "MATCH_NON_ZERO_OUI_SNAP", 7068 },
    { "MAX", 7069 },
    { "MAX_BANDWIDTH_KBPS", 7070 },
    { "MAX_BANDWIDTH_KBPS_OPER", 7071 },
    { "MAX_BIT", 7072 },
    { "MAX_BURST_KBITS", 7073 },
    { "MAX_BURST_PKTS", 7074 },
    { "MAX_BURST_SIZE_KBITS", 7075 },
    { "MAX_BURST_SIZE_KBITS_OPER", 7076 },
    { "MAX_BURST_SIZE_PKTS", 7077 },
    { "MAX_BURST_SIZE_PKTS_OPER", 7078 },
    { "MAX_CREDIT_CELLS", 7079 },
    { "MAX_ENTRIES", 7080 },
    { "MAX_FRAME_SIZE", 7081 },
    { "MAX_HISTOGRAM_GROUP", 7082 },
    { "MAX_LABEL", 7083 },
    { "MAX_LABELS", 7084 },
    { "MAX_LIMIT", 7085 },
    { "MAX_NUM_MC_REPL", 7086 },
    { "MAX_PATHS", 7087 },
    { "MAX_PKT_LENGTH", 7088 },
    { "MAX_PKT_SIZE", 7089 },
    { "MAX_RATE_KBPS", 7090 },
    { "MAX_RATE_KBPS_OPER", 7091 },
    { "MAX_RATE_PPS", 7092 },
    { "MAX_RATE_PPS_OPER", 7093 },
    { "MAX_RAW_BUCKETS", 7094 },
    { "MAX_SUB_PORT", 7095 },
    { "MAX_THD_EXCEED", 7096 },
    { "MAX_USAGE_BYTE", 7097 },
    { "MAX_USAGE_CELLS", 7098 },
    { "MAX_USAGE_MODE", 7099 },
    { "MAX_VALUE", 7100 },
    { "MC_BASE_INDEX", 7101 },
    { "MC_BRIDGED", 7102 },
    { "MC_CELLS", 7103 },
    { "MC_CONTROL_4r", 7104 },
    { "MC_CONTROL_5r", 7105 },
    { "MC_COS", 7106 },
    { "MC_DROP", 7107 },
    { "MC_GREEN_PKT", 7108 },
    { "MC_GROUP", 7109 },
    { "MC_GROUP_LOWER", 7110 },
    { "MC_GROUP_UPPER", 7111 },
    { "MC_ID_ERROR", 7112 },
    { "MC_ID_ERROR_MASK", 7113 },
    { "MC_INDEX_ERR", 7114 },
    { "MC_INDEX_ERR_TO_CPU", 7115 },
    { "MC_MASK_MODE", 7116 },
    { "MC_MIN_USAGE_CELLS", 7117 },
    { "MC_MPLS", 7118 },
    { "MC_NUM_ENTRIES", 7119 },
    { "MC_OVERRIDE", 7120 },
    { "MC_PKT", 7121 },
    { "MC_PKT_MC_COS", 7122 },
    { "MC_PKT_MC_COS_OVERRIDE", 7123 },
    { "MC_PORT_SERVICE_POOL", 7124 },
    { "MC_Q", 7125 },
    { "MC_QUEUE_LIMIT_EXCEEDS", 7126 },
    { "MC_Q_CELLS", 7127 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS", 7128 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 7129 },
    { "MC_Q_INVALID", 7130 },
    { "MC_Q_LIMIT_EXCEEDS", 7131 },
    { "MC_Q_PORT", 7132 },
    { "MC_RED_PKT", 7133 },
    { "MC_SERVICE_POOL", 7134 },
    { "MC_SHARED_USAGE_CELLS", 7135 },
    { "MC_TM_EBST_DATA_ID", 7136 },
    { "MC_YELLOW_PKT", 7137 },
    { "MEDIUM_CONGESTION", 7138 },
    { "MEDIUM_TYPE", 7139 },
    { "MEDIUM_TYPE_AUTO", 7140 },
    { "MEMBER_CNT", 7141 },
    { "MEMBER_REASSIGNMENT_CNT", 7142 },
    { "MEMBER_REPLICATION", 7143 },
    { "MEMBER_WEIGHT", 7144 },
    { "MEMBER_WEIGHT_CONCAT", 7145 },
    { "MEMBER_WEIGHT_OFFSET", 7146 },
    { "MEMBER_WEIGHT_SUBSET_SELECT", 7147 },
    { "MEM_SCAN_RETRY_COUNT", 7148 },
    { "MEM_SCAN_TIME_TO_WAIT", 7149 },
    { "MESSAGE_Q_DEPTH", 7150 },
    { "METADATA", 7151 },
    { "METADATA_INSERT_MODE", 7152 },
    { "METADATA_PROFILE_ID", 7153 },
    { "METADATA_TYPE", 7154 },
    { "METER_EGR_FP_TEMPLATE_ID", 7155 },
    { "METER_EGR_OPERMODE_PIPEUNIQUE", 7156 },
    { "METER_FP_CONFIG", 7157 },
    { "METER_FP_CONTROL", 7158 },
    { "METER_ING_FP_DEVICE_INFO", 7159 },
    { "METER_ING_FP_GRANULARITY_INFO", 7160 },
    { "METER_ING_FP_GRANULARITY_INFO_ID", 7161 },
    { "METER_ING_FP_TEMPLATE", 7162 },
    { "METER_ING_FP_TEMPLATE_ID", 7163 },
    { "METER_ING_OPERMODE_PIPEUNIQUE", 7164 },
    { "METER_MODE", 7165 },
    { "METER_TEMPLATE_NOT_EXISTS", 7166 },
    { "METICULOUS_KEYED_SHA1", 7167 },
    { "MGMT_OBM_BUFFER_CONFIGr", 7168 },
    { "MGMT_OBM_CONTROLr", 7169 },
    { "MGMT_OBM_CTRL_ECC_STATUSr", 7170 },
    { "MGMT_OBM_DATA_ECC_STATUSr", 7171 },
    { "MGMT_OBM_DSCP_MAP_PORT0m", 7172 },
    { "MGMT_OBM_DSCP_MAP_PORT1m", 7173 },
    { "MGMT_OBM_ETAG_MAP_PORT0m", 7174 },
    { "MGMT_OBM_ETAG_MAP_PORT1m", 7175 },
    { "MGMT_OBM_FC_THRESHOLD_1r", 7176 },
    { "MGMT_OBM_FC_THRESHOLDr", 7177 },
    { "MGMT_OBM_FLOW_CONTROL_CONFIGr", 7178 },
    { "MGMT_OBM_FLOW_CONTROL_EVENT_COUNTr", 7179 },
    { "MGMT_OBM_GSH_ETHERTYPEr", 7180 },
    { "MGMT_OBM_INNER_TPIDr", 7181 },
    { "MGMT_OBM_INTR_ENABLEr", 7182 },
    { "MGMT_OBM_INTR_STATUSr", 7183 },
    { "MGMT_OBM_IOM_STATS_WINDOW_RESULTSm", 7184 },
    { "MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTr", 7185 },
    { "MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTr", 7186 },
    { "MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTr", 7187 },
    { "MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTr", 7188 },
    { "MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTr", 7189 },
    { "MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTr", 7190 },
    { "MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTr", 7191 },
    { "MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTr", 7192 },
    { "MGMT_OBM_MAX_USAGE_SELECTr", 7193 },
    { "MGMT_OBM_MAX_USAGEr", 7194 },
    { "MGMT_OBM_MONITOR_CONFIGr", 7195 },
    { "MGMT_OBM_MONITOR_STATS_CONFIGr", 7196 },
    { "MGMT_OBM_NIV_ETHERTYPEr", 7197 },
    { "MGMT_OBM_OPAQUE_TAG_CONFIG_0r", 7198 },
    { "MGMT_OBM_OPAQUE_TAG_CONFIG_1r", 7199 },
    { "MGMT_OBM_OPAQUE_TAG_CONFIGr", 7200 },
    { "MGMT_OBM_OUTER_TPID_0r", 7201 },
    { "MGMT_OBM_OUTER_TPID_1r", 7202 },
    { "MGMT_OBM_OUTER_TPID_2r", 7203 },
    { "MGMT_OBM_OUTER_TPID_3r", 7204 },
    { "MGMT_OBM_OUTER_TPIDr", 7205 },
    { "MGMT_OBM_OVERSUB_MON_ECC_STATUSr", 7206 },
    { "MGMT_OBM_PE_ETHERTYPEr", 7207 },
    { "MGMT_OBM_PORT_CONFIGr", 7208 },
    { "MGMT_OBM_PRI_MAP_PORT0m", 7209 },
    { "MGMT_OBM_PRI_MAP_PORT1m", 7210 },
    { "MGMT_OBM_PROTOCOL_CONTROL_0r", 7211 },
    { "MGMT_OBM_PROTOCOL_CONTROL_1r", 7212 },
    { "MGMT_OBM_PROTOCOL_CONTROL_2r", 7213 },
    { "MGMT_OBM_RAM_CONTROLr", 7214 },
    { "MGMT_OBM_SER_CONTROLr", 7215 },
    { "MGMT_OBM_SHARED_CONFIGr", 7216 },
    { "MGMT_OBM_TC_MAP_PORT0m", 7217 },
    { "MGMT_OBM_TC_MAP_PORT1m", 7218 },
    { "MGMT_OBM_TDMr", 7219 },
    { "MGMT_OBM_THRESHOLDr", 7220 },
    { "MGMT_OBM_USAGEr", 7221 },
    { "MIB_MEMORY_ROW0", 7222 },
    { "MIB_MEMORY_ROW1", 7223 },
    { "MIB_MEMORY_ROW10", 7224 },
    { "MIB_MEMORY_ROW11", 7225 },
    { "MIB_MEMORY_ROW12", 7226 },
    { "MIB_MEMORY_ROW13", 7227 },
    { "MIB_MEMORY_ROW14", 7228 },
    { "MIB_MEMORY_ROW15", 7229 },
    { "MIB_MEMORY_ROW2", 7230 },
    { "MIB_MEMORY_ROW3", 7231 },
    { "MIB_MEMORY_ROW4", 7232 },
    { "MIB_MEMORY_ROW5", 7233 },
    { "MIB_MEMORY_ROW6", 7234 },
    { "MIB_MEMORY_ROW7", 7235 },
    { "MIB_MEMORY_ROW8", 7236 },
    { "MIB_MEMORY_ROW9", 7237 },
    { "MICRO", 7238 },
    { "MID_PRI_GROUP", 7239 },
    { "MIIM_CH0_ADDRESSr", 7240 },
    { "MIIM_CH0_CONTROLr", 7241 },
    { "MIIM_CH0_PARAMSr", 7242 },
    { "MIIM_CH0_STATUSr", 7243 },
    { "MIIM_CH1_ADDRESSr", 7244 },
    { "MIIM_CH1_CONTROLr", 7245 },
    { "MIIM_CH1_PARAMSr", 7246 },
    { "MIIM_CH1_STATUSr", 7247 },
    { "MIIM_CH2_ADDRESSr", 7248 },
    { "MIIM_CH2_CONTROLr", 7249 },
    { "MIIM_CH2_PARAMSr", 7250 },
    { "MIIM_CH2_STATUSr", 7251 },
    { "MIIM_CH3_ADDRESSr", 7252 },
    { "MIIM_CH3_CONTROLr", 7253 },
    { "MIIM_CH3_PARAMSr", 7254 },
    { "MIIM_CH3_STATUSr", 7255 },
    { "MIIM_CH_ADDRESSr", 7256 },
    { "MIIM_CH_CONTROLr", 7257 },
    { "MIIM_CH_PARAMSr", 7258 },
    { "MIIM_CH_STATUSr", 7259 },
    { "MIIM_COMMON_CONTROLr", 7260 },
    { "MIIM_DMA_CH0_CONFIGr", 7261 },
    { "MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr", 7262 },
    { "MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr", 7263 },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr", 7264 },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr", 7265 },
    { "MIIM_DMA_CH0_DST_HOST_ADDRESSr", 7266 },
    { "MIIM_DMA_CH0_SRC_HOST_ADDRESSr", 7267 },
    { "MIIM_DMA_CH0_STATUSr", 7268 },
    { "MIIM_DMA_CH1_CONFIGr", 7269 },
    { "MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr", 7270 },
    { "MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr", 7271 },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr", 7272 },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr", 7273 },
    { "MIIM_DMA_CH1_DST_HOST_ADDRESSr", 7274 },
    { "MIIM_DMA_CH1_SRC_HOST_ADDRESSr", 7275 },
    { "MIIM_DMA_CH1_STATUSr", 7276 },
    { "MIIM_DMA_CH_CONFIGr", 7277 },
    { "MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr", 7278 },
    { "MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr", 7279 },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr", 7280 },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr", 7281 },
    { "MIIM_DMA_CH_DST_HOST_ADDRESSr", 7282 },
    { "MIIM_DMA_CH_SRC_HOST_ADDRESSr", 7283 },
    { "MIIM_DMA_CH_STATUSr", 7284 },
    { "MIIM_IF0_IO_CHAR_REG1r", 7285 },
    { "MIIM_IF0_IO_CHAR_REG2r", 7286 },
    { "MIIM_IF0_IO_CHAR_REG3r", 7287 },
    { "MIIM_IF10_IO_CHAR_REG1r", 7288 },
    { "MIIM_IF10_IO_CHAR_REG2r", 7289 },
    { "MIIM_IF10_IO_CHAR_REG3r", 7290 },
    { "MIIM_IF11_IO_CHAR_REG1r", 7291 },
    { "MIIM_IF11_IO_CHAR_REG2r", 7292 },
    { "MIIM_IF11_IO_CHAR_REG3r", 7293 },
    { "MIIM_IF1_IO_CHAR_REG1r", 7294 },
    { "MIIM_IF1_IO_CHAR_REG2r", 7295 },
    { "MIIM_IF1_IO_CHAR_REG3r", 7296 },
    { "MIIM_IF2_IO_CHAR_REG1r", 7297 },
    { "MIIM_IF2_IO_CHAR_REG2r", 7298 },
    { "MIIM_IF2_IO_CHAR_REG3r", 7299 },
    { "MIIM_IF3_IO_CHAR_REG1r", 7300 },
    { "MIIM_IF3_IO_CHAR_REG2r", 7301 },
    { "MIIM_IF3_IO_CHAR_REG3r", 7302 },
    { "MIIM_IF4_IO_CHAR_REG1r", 7303 },
    { "MIIM_IF4_IO_CHAR_REG2r", 7304 },
    { "MIIM_IF4_IO_CHAR_REG3r", 7305 },
    { "MIIM_IF5_IO_CHAR_REG1r", 7306 },
    { "MIIM_IF5_IO_CHAR_REG2r", 7307 },
    { "MIIM_IF5_IO_CHAR_REG3r", 7308 },
    { "MIIM_IF6_IO_CHAR_REG1r", 7309 },
    { "MIIM_IF6_IO_CHAR_REG2r", 7310 },
    { "MIIM_IF6_IO_CHAR_REG3r", 7311 },
    { "MIIM_IF7_IO_CHAR_REG1r", 7312 },
    { "MIIM_IF7_IO_CHAR_REG2r", 7313 },
    { "MIIM_IF7_IO_CHAR_REG3r", 7314 },
    { "MIIM_IF8_IO_CHAR_REG1r", 7315 },
    { "MIIM_IF8_IO_CHAR_REG2r", 7316 },
    { "MIIM_IF8_IO_CHAR_REG3r", 7317 },
    { "MIIM_IF9_IO_CHAR_REG1r", 7318 },
    { "MIIM_IF9_IO_CHAR_REG2r", 7319 },
    { "MIIM_IF9_IO_CHAR_REG3r", 7320 },
    { "MIIM_INTERRUPT_ENABLEr", 7321 },
    { "MIIM_INTERRUPT_STATUSr", 7322 },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr", 7323 },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr", 7324 },
    { "MIIM_INT_PHY_LINK_MASK_STATUSr", 7325 },
    { "MIIM_INT_PHY_LINK_RAW_STATUSr", 7326 },
    { "MIIM_INT_PHY_LINK_STATUSr", 7327 },
    { "MIIM_LINK_SCAN_STATUSr", 7328 },
    { "MIIM_RING0_CONTROLr", 7329 },
    { "MIIM_RING10_CONTROLr", 7330 },
    { "MIIM_RING11_CONTROLr", 7331 },
    { "MIIM_RING1_CONTROLr", 7332 },
    { "MIIM_RING2_CONTROLr", 7333 },
    { "MIIM_RING3_CONTROLr", 7334 },
    { "MIIM_RING4_CONTROLr", 7335 },
    { "MIIM_RING5_CONTROLr", 7336 },
    { "MIIM_RING6_CONTROLr", 7337 },
    { "MIIM_RING7_CONTROLr", 7338 },
    { "MIIM_RING8_CONTROLr", 7339 },
    { "MIIM_RING9_CONTROLr", 7340 },
    { "MIIM_RING_CONTROLr", 7341 },
    { "MIN", 7342 },
    { "MINI_UFT_SHARED_BANKS_CONTROLm", 7343 },
    { "MIN_AVAILABLE_CELLS", 7344 },
    { "MIN_BANDWIDTH_KBPS", 7345 },
    { "MIN_BANDWIDTH_KBPS_OPER", 7346 },
    { "MIN_BIT", 7347 },
    { "MIN_BUFFER_AVAILABLE", 7348 },
    { "MIN_BURST_KBITS", 7349 },
    { "MIN_BURST_PKTS", 7350 },
    { "MIN_BURST_SIZE_KBITS", 7351 },
    { "MIN_BURST_SIZE_KBITS_OPER", 7352 },
    { "MIN_BURST_SIZE_PKTS", 7353 },
    { "MIN_BURST_SIZE_PKTS_OPER", 7354 },
    { "MIN_GUARANTEE_CELLS", 7355 },
    { "MIN_GUARANTEE_CELLS_OPER", 7356 },
    { "MIN_LABEL", 7357 },
    { "MIN_LIMIT", 7358 },
    { "MIN_RATE_KBPS", 7359 },
    { "MIN_RATE_KBPS_OPER", 7360 },
    { "MIN_RATE_PPS", 7361 },
    { "MIN_RATE_PPS_OPER", 7362 },
    { "MIN_THD_EXCEED", 7363 },
    { "MIN_USAGE_CELLS", 7364 },
    { "MIN_VALUE", 7365 },
    { "MIRROR", 7366 },
    { "MIRROR_CONTAINER_ID", 7367 },
    { "MIRROR_CONTROL", 7368 },
    { "MIRROR_CPU_COS_CONFIGr", 7369 },
    { "MIRROR_DST_IPV4", 7370 },
    { "MIRROR_DST_IPV4_ID", 7371 },
    { "MIRROR_DST_IPV6", 7372 },
    { "MIRROR_DST_IPV6_ID", 7373 },
    { "MIRROR_DST_IP_ID", 7374 },
    { "MIRROR_DUPLICATE", 7375 },
    { "MIRROR_EGR_INSTANCE", 7376 },
    { "MIRROR_EGR_MEMBER", 7377 },
    { "MIRROR_EGR_ZERO_PAYLOAD", 7378 },
    { "MIRROR_EGR_ZERO_PAYLOAD_PROFILE", 7379 },
    { "MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID", 7380 },
    { "MIRROR_ENABLE", 7381 },
    { "MIRROR_ENCAP_ERSPAN", 7382 },
    { "MIRROR_ENCAP_ERSPAN_IPV6", 7383 },
    { "MIRROR_ENCAP_ID", 7384 },
    { "MIRROR_ENCAP_MIRROR_ON_DROP", 7385 },
    { "MIRROR_ENCAP_MIRROR_ON_DROP_IPV6", 7386 },
    { "MIRROR_ENCAP_PSAMP", 7387 },
    { "MIRROR_ENCAP_PSAMP_IPV6", 7388 },
    { "MIRROR_ENCAP_PSAMP_METADATA", 7389 },
    { "MIRROR_ENCAP_PSAMP_METADATA_IPV6", 7390 },
    { "MIRROR_ENCAP_RSPAN", 7391 },
    { "MIRROR_ENCAP_SFLOW", 7392 },
    { "MIRROR_ENCAP_SFLOW_IPV6", 7393 },
    { "MIRROR_ENCAP_SFLOW_SEQ", 7394 },
    { "MIRROR_ENCAP_SFLOW_SEQ_IPV6", 7395 },
    { "MIRROR_ING_EVENT_CONTAINER", 7396 },
    { "MIRROR_ING_EVENT_CONTAINER_ID", 7397 },
    { "MIRROR_ING_EVENT_GROUP", 7398 },
    { "MIRROR_ING_EVENT_GROUP_ID", 7399 },
    { "MIRROR_ING_EVENT_PROFILE", 7400 },
    { "MIRROR_ING_FLEX_SFLOW", 7401 },
    { "MIRROR_ING_FLEX_SFLOW_ID", 7402 },
    { "MIRROR_ING_INSTANCE", 7403 },
    { "MIRROR_ING_MEMBER", 7404 },
    { "MIRROR_INSTANCE_ID", 7405 },
    { "MIRROR_MASK", 7406 },
    { "MIRROR_MEMBER_ID", 7407 },
    { "MIRROR_ON_DROP", 7408 },
    { "MIRROR_OVERRIDE", 7409 },
    { "MIRROR_PORT_ENCAP_SFLOW", 7410 },
    { "MIRROR_RQE_Q_NUMr", 7411 },
    { "MIRROR_SERVICE_POOL", 7412 },
    { "MIRROR_SESSION_ID", 7413 },
    { "MIRROR_TRUNCATE_LENGTH_ID", 7414 },
    { "MISCONNECTIVITY_DEFECT", 7415 },
    { "MISCONNECTIVITY_DEFECT_CLEAR", 7416 },
    { "MISC_CTRL_0", 7417 },
    { "MISC_CTRL_1", 7418 },
    { "MISS_ACTION", 7419 },
    { "MLD_QUERY_FWD_ACTION", 7420 },
    { "MLD_QUERY_TO_CPU", 7421 },
    { "MLD_REPORT_DONE_FWD_ACTION", 7422 },
    { "MLD_REPORT_DONE_TO_CPU", 7423 },
    { "MLD_RESERVED_MC", 7424 },
    { "MMRP_CONTROL_1r", 7425 },
    { "MMRP_CONTROL_2r", 7426 },
    { "MMRP_DST_MAC", 7427 },
    { "MMRP_ETHERTYPE", 7428 },
    { "MMRP_FWD_ACTION", 7429 },
    { "MMRP_PROTOCOL", 7430 },
    { "MMRP_PROTOCOL_MASK", 7431 },
    { "MMRP_TO_CPU", 7432 },
    { "MMU_CCP_CMIC_RESERVEDr", 7433 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0m", 7434 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1m", 7435 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK0m", 7436 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0m", 7437 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1m", 7438 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK10m", 7439 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0m", 7440 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1m", 7441 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK11m", 7442 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0m", 7443 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1m", 7444 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK12m", 7445 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0m", 7446 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1m", 7447 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK13m", 7448 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0m", 7449 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1m", 7450 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK14m", 7451 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0m", 7452 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1m", 7453 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK15m", 7454 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0m", 7455 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1m", 7456 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK16m", 7457 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0m", 7458 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1m", 7459 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK17m", 7460 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0m", 7461 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1m", 7462 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK18m", 7463 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0m", 7464 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1m", 7465 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK19m", 7466 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0m", 7467 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1m", 7468 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK1m", 7469 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0m", 7470 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1m", 7471 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK20m", 7472 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0m", 7473 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1m", 7474 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK21m", 7475 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0m", 7476 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1m", 7477 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK22m", 7478 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0m", 7479 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1m", 7480 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK23m", 7481 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0m", 7482 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1m", 7483 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK24m", 7484 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0m", 7485 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1m", 7486 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK25m", 7487 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0m", 7488 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1m", 7489 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK26m", 7490 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0m", 7491 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1m", 7492 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK27m", 7493 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0m", 7494 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1m", 7495 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK28m", 7496 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0m", 7497 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1m", 7498 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK29m", 7499 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0m", 7500 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1m", 7501 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK2m", 7502 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0m", 7503 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1m", 7504 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK30m", 7505 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0m", 7506 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1m", 7507 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK31m", 7508 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0m", 7509 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1m", 7510 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK32m", 7511 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0m", 7512 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1m", 7513 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK33m", 7514 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0m", 7515 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1m", 7516 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK3m", 7517 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0m", 7518 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1m", 7519 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK4m", 7520 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0m", 7521 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1m", 7522 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK5m", 7523 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0m", 7524 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1m", 7525 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK6m", 7526 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0m", 7527 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1m", 7528 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK7m", 7529 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0m", 7530 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1m", 7531 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK8m", 7532 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0m", 7533 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1m", 7534 },
    { "MMU_CCP_COPY_COUNT_INFO_BANK9m", 7535 },
    { "MMU_CCP_ENABLE_ECCP_MEMr", 7536 },
    { "MMU_CCP_EN_COR_ERR_RPTr", 7537 },
    { "MMU_CCP_TMBUSr", 7538 },
    { "MMU_CFAP_ARBITER_BNK0_RANKERr", 7539 },
    { "MMU_CFAP_ARBITER_BNK10_RANKERr", 7540 },
    { "MMU_CFAP_ARBITER_BNK11_RANKERr", 7541 },
    { "MMU_CFAP_ARBITER_BNK12_RANKERr", 7542 },
    { "MMU_CFAP_ARBITER_BNK13_RANKERr", 7543 },
    { "MMU_CFAP_ARBITER_BNK14_RANKERr", 7544 },
    { "MMU_CFAP_ARBITER_BNK15_RANKERr", 7545 },
    { "MMU_CFAP_ARBITER_BNK16_RANKERr", 7546 },
    { "MMU_CFAP_ARBITER_BNK17_RANKERr", 7547 },
    { "MMU_CFAP_ARBITER_BNK18_RANKERr", 7548 },
    { "MMU_CFAP_ARBITER_BNK19_RANKERr", 7549 },
    { "MMU_CFAP_ARBITER_BNK1_RANKERr", 7550 },
    { "MMU_CFAP_ARBITER_BNK20_RANKERr", 7551 },
    { "MMU_CFAP_ARBITER_BNK21_RANKERr", 7552 },
    { "MMU_CFAP_ARBITER_BNK22_RANKERr", 7553 },
    { "MMU_CFAP_ARBITER_BNK23_RANKERr", 7554 },
    { "MMU_CFAP_ARBITER_BNK24_RANKERr", 7555 },
    { "MMU_CFAP_ARBITER_BNK25_RANKERr", 7556 },
    { "MMU_CFAP_ARBITER_BNK26_RANKERr", 7557 },
    { "MMU_CFAP_ARBITER_BNK27_RANKERr", 7558 },
    { "MMU_CFAP_ARBITER_BNK28_RANKERr", 7559 },
    { "MMU_CFAP_ARBITER_BNK29_RANKERr", 7560 },
    { "MMU_CFAP_ARBITER_BNK2_RANKERr", 7561 },
    { "MMU_CFAP_ARBITER_BNK30_RANKERr", 7562 },
    { "MMU_CFAP_ARBITER_BNK31_RANKERr", 7563 },
    { "MMU_CFAP_ARBITER_BNK32_RANKERr", 7564 },
    { "MMU_CFAP_ARBITER_BNK33_RANKERr", 7565 },
    { "MMU_CFAP_ARBITER_BNK3_RANKERr", 7566 },
    { "MMU_CFAP_ARBITER_BNK4_RANKERr", 7567 },
    { "MMU_CFAP_ARBITER_BNK5_RANKERr", 7568 },
    { "MMU_CFAP_ARBITER_BNK6_RANKERr", 7569 },
    { "MMU_CFAP_ARBITER_BNK7_RANKERr", 7570 },
    { "MMU_CFAP_ARBITER_BNK8_RANKERr", 7571 },
    { "MMU_CFAP_ARBITER_BNK9_RANKERr", 7572 },
    { "MMU_CFAP_ARBITER_CONTROLr", 7573 },
    { "MMU_CFAP_ARBITER_MASKr", 7574 },
    { "MMU_CFAP_ARBITER_RANDOM_SEEDr", 7575 },
    { "MMU_CFAP_BANK0m", 7576 },
    { "MMU_CFAP_BANK10m", 7577 },
    { "MMU_CFAP_BANK11m", 7578 },
    { "MMU_CFAP_BANK12m", 7579 },
    { "MMU_CFAP_BANK13m", 7580 },
    { "MMU_CFAP_BANK14m", 7581 },
    { "MMU_CFAP_BANK15m", 7582 },
    { "MMU_CFAP_BANK16m", 7583 },
    { "MMU_CFAP_BANK17m", 7584 },
    { "MMU_CFAP_BANK18m", 7585 },
    { "MMU_CFAP_BANK19m", 7586 },
    { "MMU_CFAP_BANK1m", 7587 },
    { "MMU_CFAP_BANK20m", 7588 },
    { "MMU_CFAP_BANK21m", 7589 },
    { "MMU_CFAP_BANK22m", 7590 },
    { "MMU_CFAP_BANK23m", 7591 },
    { "MMU_CFAP_BANK24m", 7592 },
    { "MMU_CFAP_BANK25m", 7593 },
    { "MMU_CFAP_BANK26m", 7594 },
    { "MMU_CFAP_BANK27m", 7595 },
    { "MMU_CFAP_BANK28m", 7596 },
    { "MMU_CFAP_BANK29m", 7597 },
    { "MMU_CFAP_BANK2m", 7598 },
    { "MMU_CFAP_BANK30m", 7599 },
    { "MMU_CFAP_BANK31m", 7600 },
    { "MMU_CFAP_BANK32m", 7601 },
    { "MMU_CFAP_BANK33m", 7602 },
    { "MMU_CFAP_BANK3m", 7603 },
    { "MMU_CFAP_BANK4m", 7604 },
    { "MMU_CFAP_BANK5m", 7605 },
    { "MMU_CFAP_BANK6m", 7606 },
    { "MMU_CFAP_BANK7m", 7607 },
    { "MMU_CFAP_BANK8m", 7608 },
    { "MMU_CFAP_BANK9m", 7609 },
    { "MMU_CFAP_BANKDISABLE_64r", 7610 },
    { "MMU_CFAP_BANKFULLr", 7611 },
    { "MMU_CFAP_BANKSTATUSr", 7612 },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_LHr", 7613 },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_UHr", 7614 },
    { "MMU_CFAP_BANK_STAT_MONITORr", 7615 },
    { "MMU_CFAP_BSTCONFIGr", 7616 },
    { "MMU_CFAP_BSTSTATr", 7617 },
    { "MMU_CFAP_BSTTHRSr", 7618 },
    { "MMU_CFAP_CMIC_RESERVEDr", 7619 },
    { "MMU_CFAP_CONFIGr", 7620 },
    { "MMU_CFAP_DROP_CBPr", 7621 },
    { "MMU_CFAP_DROP_COLLISIONr", 7622 },
    { "MMU_CFAP_DROP_FULLr", 7623 },
    { "MMU_CFAP_ENABLE_ECCP_MEMr", 7624 },
    { "MMU_CFAP_EN_COR_ERR_RPTr", 7625 },
    { "MMU_CFAP_FILL_LEVEL_CONFIGr", 7626 },
    { "MMU_CFAP_FULLCOL_CONTROLr", 7627 },
    { "MMU_CFAP_FULLTHRESHOLDSETr", 7628 },
    { "MMU_CFAP_FULL_RESUME_OFFSETr", 7629 },
    { "MMU_CFAP_INIT_64r", 7630 },
    { "MMU_CFAP_INT2_ENr", 7631 },
    { "MMU_CFAP_INT2_SETr", 7632 },
    { "MMU_CFAP_INT2_STATr", 7633 },
    { "MMU_CFAP_INT_ENr", 7634 },
    { "MMU_CFAP_INT_SETr", 7635 },
    { "MMU_CFAP_INT_STATr", 7636 },
    { "MMU_CFAP_RESERVED_KNOBSr", 7637 },
    { "MMU_CFAP_STATUSr", 7638 },
    { "MMU_CFAP_TMBUSr", 7639 },
    { "MMU_CRB_CMIC_RESERVEDr", 7640 },
    { "MMU_CRB_CONFIGr", 7641 },
    { "MMU_CRB_CPU_INT_ENr", 7642 },
    { "MMU_CRB_CPU_INT_SETr", 7643 },
    { "MMU_CRB_CPU_INT_STAT_LOGr", 7644 },
    { "MMU_CRB_CPU_INT_STATr", 7645 },
    { "MMU_CRB_CT_DELAY_LINE_IP_MEMm", 7646 },
    { "MMU_CRB_DEBUG_CNT_CONFIGr", 7647 },
    { "MMU_CRB_DEBUG_CT_PKT_COUNTr", 7648 },
    { "MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr", 7649 },
    { "MMU_CRB_ENABLE_ECCP_MEMr", 7650 },
    { "MMU_CRB_EN_COR_ERR_RPTr", 7651 },
    { "MMU_CRB_INVALID_DESTINATION_PKT_COUNTr", 7652 },
    { "MMU_CRB_INVALID_DESTINATION_PKT_IDr", 7653 },
    { "MMU_CRB_PKT_DROP_CNTR_STATr", 7654 },
    { "MMU_CRB_RL_DELAY_LINE_MEMm", 7655 },
    { "MMU_CRB_SRC_PORT_CFGr", 7656 },
    { "MMU_CRB_THD_DELAY_LINE_MEMm", 7657 },
    { "MMU_CRB_TMBUSr", 7658 },
    { "MMU_EBCFG_CMIC_RESERVEDr", 7659 },
    { "MMU_EBCFG_CPU_INT_ENr", 7660 },
    { "MMU_EBCFG_CPU_INT_SETr", 7661 },
    { "MMU_EBCFG_CPU_INT_STATr", 7662 },
    { "MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr", 7663 },
    { "MMU_EBCFG_MEM_FAIL_ADDR_64m", 7664 },
    { "MMU_EBCFG_MEM_FAIL_INT_CTRr", 7665 },
    { "MMU_EBCFG_MEM_SER_FIFO_STSr", 7666 },
    { "MMU_EBCFP_CMIC_RESERVEDr", 7667 },
    { "MMU_EBCFP_CPU_INT_ENr", 7668 },
    { "MMU_EBCFP_CPU_INT_SETr", 7669 },
    { "MMU_EBCFP_CPU_INT_STATr", 7670 },
    { "MMU_EBCFP_DD_PURGE_STATUSr", 7671 },
    { "MMU_EBCFP_EGR_PORT_CFGr", 7672 },
    { "MMU_EBCFP_ENABLE_ECCP_MEMr", 7673 },
    { "MMU_EBCFP_EN_COR_ERR_RPTr", 7674 },
    { "MMU_EBCFP_FAP_BITMAP_MEMm", 7675 },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr", 7676 },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_SETr", 7677 },
    { "MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr", 7678 },
    { "MMU_EBCFP_INIT_DONEr", 7679 },
    { "MMU_EBCFP_LAT_ABS_FIFOm", 7680 },
    { "MMU_EBCFP_MMUQ_EBGRP_PROFILEr", 7681 },
    { "MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr", 7682 },
    { "MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr", 7683 },
    { "MMU_EBCFP_MXM_TAG_MEMm", 7684 },
    { "MMU_EBCFP_POOL_COUNTERr", 7685 },
    { "MMU_EBCFP_TMBUSr", 7686 },
    { "MMU_EBCR_CELL_INFO_TILE0m", 7687 },
    { "MMU_EBCR_CELL_INFO_TILE1m", 7688 },
    { "MMU_EBCR_CMIC_RESERVEDr", 7689 },
    { "MMU_EBCR_ENABLE_ECCP_MEMr", 7690 },
    { "MMU_EBCR_EN_COR_ERR_RPTr", 7691 },
    { "MMU_EBCR_TILE0_STATE_VECTORr", 7692 },
    { "MMU_EBCR_TILE1_STATE_VECTORr", 7693 },
    { "MMU_EBCR_TMBUSr", 7694 },
    { "MMU_EBCTM_BURST_CTRL_STSr", 7695 },
    { "MMU_EBCTM_CMIC_RESERVEDr", 7696 },
    { "MMU_EBCTM_CNTR_0_STSr", 7697 },
    { "MMU_EBCTM_CNTR_1_STSr", 7698 },
    { "MMU_EBCTM_CNTR_2_STSr", 7699 },
    { "MMU_EBCTM_CNTR_3_STSr", 7700 },
    { "MMU_EBCTM_CPU_INT_ENr", 7701 },
    { "MMU_EBCTM_CPU_INT_SETr", 7702 },
    { "MMU_EBCTM_CPU_INT_STAT_LOGr", 7703 },
    { "MMU_EBCTM_CPU_INT_STATr", 7704 },
    { "MMU_EBCTM_CT_BUDGET_CFGr", 7705 },
    { "MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr", 7706 },
    { "MMU_EBCTM_CT_FSM_STSr", 7707 },
    { "MMU_EBCTM_CT_SPEED_0_CFGr", 7708 },
    { "MMU_EBCTM_CT_SPEED_1_CFGr", 7709 },
    { "MMU_EBCTM_CT_SPEED_2_CFGr", 7710 },
    { "MMU_EBCTM_CT_SPEED_3_CFGr", 7711 },
    { "MMU_EBCTM_CT_SPEED_4_CFGr", 7712 },
    { "MMU_EBCTM_CT_SPEED_5_CFGr", 7713 },
    { "MMU_EBCTM_CT_SPEED_6_CFGr", 7714 },
    { "MMU_EBCTM_CT_SPEED_CFGr", 7715 },
    { "MMU_EBCTM_EB_TCT_CFGr", 7716 },
    { "MMU_EBCTM_EPORT_CT_CFGr", 7717 },
    { "MMU_EBCTM_EPORT_TCT_CFGr", 7718 },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr", 7719 },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr", 7720 },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr", 7721 },
    { "MMU_EBCTM_PORT_EMPTY_STSr", 7722 },
    { "MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr", 7723 },
    { "MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr", 7724 },
    { "MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr", 7725 },
    { "MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr", 7726 },
    { "MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr", 7727 },
    { "MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr", 7728 },
    { "MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr", 7729 },
    { "MMU_EBCTM_TCT_ENTER_SPEED_CFG_0r", 7730 },
    { "MMU_EBCTM_TCT_ENTER_SPEED_CFG_1r", 7731 },
    { "MMU_EBCTM_TCT_EXIT_SPEED_CFGr", 7732 },
    { "MMU_EBMB0_PAYLOAD_SLICE0m", 7733 },
    { "MMU_EBMB0_PAYLOAD_SLICE1m", 7734 },
    { "MMU_EBMB0_PAYLOAD_SLICE2m", 7735 },
    { "MMU_EBMB0_PAYLOAD_SLICE3m", 7736 },
    { "MMU_EBMB0_PAYLOAD_SLICE4m", 7737 },
    { "MMU_EBMB0_PAYLOAD_SLICE5m", 7738 },
    { "MMU_EBMB0_PAYLOAD_SLICE6m", 7739 },
    { "MMU_EBMB0_PAYLOAD_SLICE7m", 7740 },
    { "MMU_EBMB1_PAYLOAD_SLICE0m", 7741 },
    { "MMU_EBMB1_PAYLOAD_SLICE1m", 7742 },
    { "MMU_EBMB1_PAYLOAD_SLICE2m", 7743 },
    { "MMU_EBMB1_PAYLOAD_SLICE3m", 7744 },
    { "MMU_EBMB1_PAYLOAD_SLICE4m", 7745 },
    { "MMU_EBMB1_PAYLOAD_SLICE5m", 7746 },
    { "MMU_EBMB1_PAYLOAD_SLICE6m", 7747 },
    { "MMU_EBMB1_PAYLOAD_SLICE7m", 7748 },
    { "MMU_EBMB2_PAYLOAD_SLICE0m", 7749 },
    { "MMU_EBMB2_PAYLOAD_SLICE1m", 7750 },
    { "MMU_EBMB2_PAYLOAD_SLICE2m", 7751 },
    { "MMU_EBMB2_PAYLOAD_SLICE3m", 7752 },
    { "MMU_EBMB2_PAYLOAD_SLICE4m", 7753 },
    { "MMU_EBMB2_PAYLOAD_SLICE5m", 7754 },
    { "MMU_EBMB2_PAYLOAD_SLICE6m", 7755 },
    { "MMU_EBMB2_PAYLOAD_SLICE7m", 7756 },
    { "MMU_EBMB3_PAYLOAD_SLICE0m", 7757 },
    { "MMU_EBMB3_PAYLOAD_SLICE1m", 7758 },
    { "MMU_EBMB3_PAYLOAD_SLICE2m", 7759 },
    { "MMU_EBMB3_PAYLOAD_SLICE3m", 7760 },
    { "MMU_EBMB3_PAYLOAD_SLICE4m", 7761 },
    { "MMU_EBMB3_PAYLOAD_SLICE5m", 7762 },
    { "MMU_EBMB3_PAYLOAD_SLICE6m", 7763 },
    { "MMU_EBMB3_PAYLOAD_SLICE7m", 7764 },
    { "MMU_EBMB4_PAYLOAD_SLICE0m", 7765 },
    { "MMU_EBMB4_PAYLOAD_SLICE1m", 7766 },
    { "MMU_EBMB4_PAYLOAD_SLICE2m", 7767 },
    { "MMU_EBMB4_PAYLOAD_SLICE3m", 7768 },
    { "MMU_EBMB4_PAYLOAD_SLICE4m", 7769 },
    { "MMU_EBMB4_PAYLOAD_SLICE5m", 7770 },
    { "MMU_EBMB4_PAYLOAD_SLICE6m", 7771 },
    { "MMU_EBMB4_PAYLOAD_SLICE7m", 7772 },
    { "MMU_EBMB5_PAYLOAD_SLICE0m", 7773 },
    { "MMU_EBMB5_PAYLOAD_SLICE1m", 7774 },
    { "MMU_EBMB5_PAYLOAD_SLICE2m", 7775 },
    { "MMU_EBMB5_PAYLOAD_SLICE3m", 7776 },
    { "MMU_EBMB5_PAYLOAD_SLICE4m", 7777 },
    { "MMU_EBMB5_PAYLOAD_SLICE5m", 7778 },
    { "MMU_EBMB5_PAYLOAD_SLICE6m", 7779 },
    { "MMU_EBMB5_PAYLOAD_SLICE7m", 7780 },
    { "MMU_EBMB6_PAYLOAD_SLICE0m", 7781 },
    { "MMU_EBMB6_PAYLOAD_SLICE1m", 7782 },
    { "MMU_EBMB6_PAYLOAD_SLICE2m", 7783 },
    { "MMU_EBMB6_PAYLOAD_SLICE3m", 7784 },
    { "MMU_EBMB6_PAYLOAD_SLICE4m", 7785 },
    { "MMU_EBMB6_PAYLOAD_SLICE5m", 7786 },
    { "MMU_EBMB6_PAYLOAD_SLICE6m", 7787 },
    { "MMU_EBMB6_PAYLOAD_SLICE7m", 7788 },
    { "MMU_EBMB7_PAYLOAD_SLICE0m", 7789 },
    { "MMU_EBMB7_PAYLOAD_SLICE1m", 7790 },
    { "MMU_EBMB7_PAYLOAD_SLICE2m", 7791 },
    { "MMU_EBMB7_PAYLOAD_SLICE3m", 7792 },
    { "MMU_EBMB7_PAYLOAD_SLICE4m", 7793 },
    { "MMU_EBMB7_PAYLOAD_SLICE5m", 7794 },
    { "MMU_EBMB7_PAYLOAD_SLICE6m", 7795 },
    { "MMU_EBMB7_PAYLOAD_SLICE7m", 7796 },
    { "MMU_EBMB_CCBE_SLICEm", 7797 },
    { "MMU_EBMB_CMIC_RESERVEDr", 7798 },
    { "MMU_EBMB_DEBUGr", 7799 },
    { "MMU_EBMB_ENABLE_ECCP_MEMr", 7800 },
    { "MMU_EBMB_EN_COR_ERR_RPTr", 7801 },
    { "MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0r", 7802 },
    { "MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1r", 7803 },
    { "MMU_EBMB_TMBUSr", 7804 },
    { "MMU_EBPCC_COUNTER_OVERFLOWr", 7805 },
    { "MMU_EBPCC_COUNTER_UNDERFLOWr", 7806 },
    { "MMU_EBPCC_CPU_INT_ENr", 7807 },
    { "MMU_EBPCC_CPU_INT_SETr", 7808 },
    { "MMU_EBPCC_CPU_INT_STATr", 7809 },
    { "MMU_EBPCC_EBQUEUE_CELL_CNT_STSr", 7810 },
    { "MMU_EBPCC_EPORT_CFGr", 7811 },
    { "MMU_EBPCC_MAX_CELL_THDr", 7812 },
    { "MMU_EBPCC_MMUQ_CFGr", 7813 },
    { "MMU_EBPCC_MMUQ_SCHQ_CFGr", 7814 },
    { "MMU_EBPCC_MMUQ_SCHQ_PROFILEr", 7815 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr", 7816 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr", 7817 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr", 7818 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr", 7819 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr", 7820 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr", 7821 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr", 7822 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr", 7823 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr", 7824 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr", 7825 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr", 7826 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr", 7827 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr", 7828 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr", 7829 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr", 7830 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr", 7831 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr", 7832 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr", 7833 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr", 7834 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr", 7835 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr", 7836 },
    { "MMU_EBPCC_RSVD_REGr", 7837 },
    { "MMU_EBPCC_TCT_SPEED_0_CFGr", 7838 },
    { "MMU_EBPCC_TCT_SPEED_1_CFGr", 7839 },
    { "MMU_EBPCC_TCT_SPEED_2_CFGr", 7840 },
    { "MMU_EBPCC_TCT_SPEED_3_CFGr", 7841 },
    { "MMU_EBPCC_TCT_SPEED_4_CFGr", 7842 },
    { "MMU_EBPCC_TCT_SPEED_5_CFGr", 7843 },
    { "MMU_EBPCC_TCT_SPEED_6_CFGr", 7844 },
    { "MMU_EBPMB_CMIC_RESERVEDr", 7845 },
    { "MMU_EBPMB_TMBUSr", 7846 },
    { "MMU_EBPTS_CAL_CONFIGr", 7847 },
    { "MMU_EBPTS_CBMG_VALUEr", 7848 },
    { "MMU_EBPTS_CMIC_RESERVEDr", 7849 },
    { "MMU_EBPTS_CPU_MGMT_LB_RATIOSr", 7850 },
    { "MMU_EBPTS_EBSHP_DEBUGr", 7851 },
    { "MMU_EBPTS_EBSHP_GLB_CONFIGr", 7852 },
    { "MMU_EBPTS_EBSHP_PORT_CFGr", 7853 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r", 7854 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r", 7855 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r", 7856 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r", 7857 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r", 7858 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r", 7859 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r", 7860 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r", 7861 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r", 7862 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r", 7863 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r", 7864 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r", 7865 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r", 7866 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r", 7867 },
    { "MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm", 7868 },
    { "MMU_EBPTS_EDB_CREDIT_COUNTERr", 7869 },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r", 7870 },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r", 7871 },
    { "MMU_EBPTS_ENABLE_ECCP_MEMr", 7872 },
    { "MMU_EBPTS_EN_COR_ERR_RPTr", 7873 },
    { "MMU_EBPTS_FEATURE_CTRLr", 7874 },
    { "MMU_EBPTS_MAX_SPACINGr", 7875 },
    { "MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr", 7876 },
    { "MMU_EBPTS_MIN_CELL_SPACINGr", 7877 },
    { "MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", 7878 },
    { "MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", 7879 },
    { "MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr", 7880 },
    { "MMU_EBPTS_PKSCH_CAL_CONFIGr", 7881 },
    { "MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr", 7882 },
    { "MMU_EBPTS_PKSCH_CREDIT_STSr", 7883 },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr", 7884 },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr", 7885 },
    { "MMU_EBPTS_TMBUSr", 7886 },
    { "MMU_EBPTS_URG_CELL_SPACINGr", 7887 },
    { "MMU_EBQS_CMIC_RESERVEDr", 7888 },
    { "MMU_EBQS_CPU_INT_ENr", 7889 },
    { "MMU_EBQS_CPU_INT_SETr", 7890 },
    { "MMU_EBQS_CPU_INT_STAT_LOGr", 7891 },
    { "MMU_EBQS_CPU_INT_STATr", 7892 },
    { "MMU_EBQS_DEBUGr", 7893 },
    { "MMU_EBQS_EBPTS_PREFETCH_CNTLr", 7894 },
    { "MMU_EBQS_PORT_CFGr", 7895 },
    { "MMU_EBTOQ_CBNm", 7896 },
    { "MMU_EBTOQ_CBm", 7897 },
    { "MMU_EBTOQ_CFPm", 7898 },
    { "MMU_EBTOQ_CMIC_RESERVEDr", 7899 },
    { "MMU_EBTOQ_CPU_INT_ENr", 7900 },
    { "MMU_EBTOQ_CPU_INT_SETr", 7901 },
    { "MMU_EBTOQ_CPU_INT_STATr", 7902 },
    { "MMU_EBTOQ_ENABLE_ECCP_MEMr", 7903 },
    { "MMU_EBTOQ_EN_COR_ERR_RPTr", 7904 },
    { "MMU_EBTOQ_FORCE_CPU_INITr", 7905 },
    { "MMU_EBTOQ_QDBm", 7906 },
    { "MMU_EBTOQ_TMBUSr", 7907 },
    { "MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr", 7908 },
    { "MMU_GLBCFG_BST_TRACKING_ENABLEr", 7909 },
    { "MMU_GLBCFG_CMIC_RESERVEDr", 7910 },
    { "MMU_GLBCFG_CPU_INT_ENr", 7911 },
    { "MMU_GLBCFG_CPU_INT_INST_ENr", 7912 },
    { "MMU_GLBCFG_CPU_INT_INST_SETr", 7913 },
    { "MMU_GLBCFG_CPU_INT_INST_STATr", 7914 },
    { "MMU_GLBCFG_CPU_INT_SETr", 7915 },
    { "MMU_GLBCFG_CPU_INT_STATr", 7916 },
    { "MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr", 7917 },
    { "MMU_GLBCFG_MEM_FAIL_ADDR_64m", 7918 },
    { "MMU_GLBCFG_MEM_FAIL_INT_CTRr", 7919 },
    { "MMU_GLBCFG_MEM_SER_FIFO_STSr", 7920 },
    { "MMU_GLBCFG_MISCCONFIGr", 7921 },
    { "MMU_GLBCFG_PKTSTATr", 7922 },
    { "MMU_GLBCFG_SPLITTERr", 7923 },
    { "MMU_GLBCFG_TIMESTAMPr", 7924 },
    { "MMU_GLBCFG_TMBUSr", 7925 },
    { "MMU_GLBCFG_TOD_TIMESTAMPm", 7926 },
    { "MMU_GLBCFG_UTC_TIMESTAMPr", 7927 },
    { "MMU_GLB_INT_ENr", 7928 },
    { "MMU_GLB_INT_SETr", 7929 },
    { "MMU_GLB_INT_STATr", 7930 },
    { "MMU_INTFI_CMIC_RESERVEDr", 7931 },
    { "MMU_INTFI_CPU_INT_ENr", 7932 },
    { "MMU_INTFI_CPU_INT_SETr", 7933 },
    { "MMU_INTFI_CPU_INT_STATr", 7934 },
    { "MMU_INTFI_DD_TIMER_CFGr", 7935 },
    { "MMU_INTFI_DD_TIMER_ENABLEr", 7936 },
    { "MMU_INTFI_DD_TIMER_INT_MASKr", 7937 },
    { "MMU_INTFI_DD_TIMER_INT_SETr", 7938 },
    { "MMU_INTFI_DD_TIMER_INT_STATUSr", 7939 },
    { "MMU_INTFI_DD_TIMERr", 7940 },
    { "MMU_INTFI_EGR_PORT_CFGr", 7941 },
    { "MMU_INTFI_ENABLEr", 7942 },
    { "MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr", 7943 },
    { "MMU_INTFI_IGNORE_PORT_PFC_XOFFr", 7944 },
    { "MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr", 7945 },
    { "MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr", 7946 },
    { "MMU_INTFI_PFCPRI_PROFILEr", 7947 },
    { "MMU_INTFI_PORT_BKP_CFGr", 7948 },
    { "MMU_INTFI_PORT_FC_BKPr", 7949 },
    { "MMU_INTFI_PORT_PFC_STATEr", 7950 },
    { "MMU_INTFO_CMIC_RESERVEDr", 7951 },
    { "MMU_INTFO_FC_TX_CONFIG_1r", 7952 },
    { "MMU_INTFO_FC_TX_CONFIG_2r", 7953 },
    { "MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr", 7954 },
    { "MMU_INTFO_TO_XPORT_BKPr", 7955 },
    { "MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr", 7956 },
    { "MMU_ITMCFG_CMIC_RESERVEDr", 7957 },
    { "MMU_ITMCFG_CPU_INT_ENr", 7958 },
    { "MMU_ITMCFG_CPU_INT_SETr", 7959 },
    { "MMU_ITMCFG_CPU_INT_STATr", 7960 },
    { "MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr", 7961 },
    { "MMU_ITMCFG_MEM_FAIL_ADDR_64m", 7962 },
    { "MMU_ITMCFG_MEM_FAIL_INT_CTRr", 7963 },
    { "MMU_ITMCFG_MEM_SER_FIFO_STSr", 7964 },
    { "MMU_MB_CMIC_RESERVEDr", 7965 },
    { "MMU_MB_DEBUGr", 7966 },
    { "MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0m", 7967 },
    { "MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1m", 7968 },
    { "MMU_MB_PAYLOAD_SLICE0_CPUm", 7969 },
    { "MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0m", 7970 },
    { "MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1m", 7971 },
    { "MMU_MB_PAYLOAD_SLICE1_CPUm", 7972 },
    { "MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0m", 7973 },
    { "MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1m", 7974 },
    { "MMU_MB_PAYLOAD_SLICE2_CPUm", 7975 },
    { "MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0m", 7976 },
    { "MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1m", 7977 },
    { "MMU_MB_PAYLOAD_SLICE3_CPUm", 7978 },
    { "MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0m", 7979 },
    { "MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1m", 7980 },
    { "MMU_MB_PAYLOAD_SLICE4_CPUm", 7981 },
    { "MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0m", 7982 },
    { "MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1m", 7983 },
    { "MMU_MB_PAYLOAD_SLICE5_CPUm", 7984 },
    { "MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0m", 7985 },
    { "MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1m", 7986 },
    { "MMU_MB_PAYLOAD_SLICE6_CPUm", 7987 },
    { "MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0m", 7988 },
    { "MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1m", 7989 },
    { "MMU_MB_PAYLOAD_SLICE7_CPUm", 7990 },
    { "MMU_MB_TMBUSr", 7991 },
    { "MMU_MTP_COSr", 7992 },
    { "MMU_MTP_CPU_COSr", 7993 },
    { "MMU_MTRO_BUCKET_CPU_L1m", 7994 },
    { "MMU_MTRO_BUCKET_L0m", 7995 },
    { "MMU_MTRO_CONFIGr", 7996 },
    { "MMU_MTRO_COUNTER_OVERFLOWr", 7997 },
    { "MMU_MTRO_CPU_INT_ENr", 7998 },
    { "MMU_MTRO_CPU_INT_SETr", 7999 },
    { "MMU_MTRO_CPU_INT_STATr", 8000 },
    { "MMU_MTRO_CPU_L1_Am", 8001 },
    { "MMU_MTRO_CPU_L1_Bm", 8002 },
    { "MMU_MTRO_CPU_L1_Cm", 8003 },
    { "MMU_MTRO_CPU_L1_TO_L0_MAPPINGr", 8004 },
    { "MMU_MTRO_EGRMETERINGBUCKETm", 8005 },
    { "MMU_MTRO_EGRMETERINGCONFIGm", 8006 },
    { "MMU_MTRO_ENABLE_ECCP_MEMr", 8007 },
    { "MMU_MTRO_EN_COR_ERR_RPTr", 8008 },
    { "MMU_MTRO_HULL_MODE_ENABLEr", 8009 },
    { "MMU_MTRO_L0_Am", 8010 },
    { "MMU_MTRO_L0_Bm", 8011 },
    { "MMU_MTRO_L0_Cm", 8012 },
    { "MMU_MTRO_MMUQ_SCHQ_CFGr", 8013 },
    { "MMU_MTRO_MMUQ_SCHQ_PROFILEr", 8014 },
    { "MMU_MTRO_PORT_ENTITY_DISABLEr", 8015 },
    { "MMU_MTRO_RSVD_REGr", 8016 },
    { "MMU_MTRO_TMBUSr", 8017 },
    { "MMU_OQS_CMIC_RESERVEDr", 8018 },
    { "MMU_OQS_CPU_INT_ENr", 8019 },
    { "MMU_OQS_CPU_INT_SETr", 8020 },
    { "MMU_OQS_CPU_INT_STATr", 8021 },
    { "MMU_OQS_DEBUGr", 8022 },
    { "MMU_OQS_ENABLE_ECCP_MEMr", 8023 },
    { "MMU_OQS_ENQ_CONFIGr", 8024 },
    { "MMU_OQS_EN_COR_ERR_RPTr", 8025 },
    { "MMU_OQS_FIFO_BANK0_MEMm", 8026 },
    { "MMU_OQS_FIFO_BANK10_MEMm", 8027 },
    { "MMU_OQS_FIFO_BANK11_MEMm", 8028 },
    { "MMU_OQS_FIFO_BANK12_MEMm", 8029 },
    { "MMU_OQS_FIFO_BANK13_MEMm", 8030 },
    { "MMU_OQS_FIFO_BANK14_MEMm", 8031 },
    { "MMU_OQS_FIFO_BANK15_MEMm", 8032 },
    { "MMU_OQS_FIFO_BANK16_MEMm", 8033 },
    { "MMU_OQS_FIFO_BANK1_MEMm", 8034 },
    { "MMU_OQS_FIFO_BANK2_MEMm", 8035 },
    { "MMU_OQS_FIFO_BANK3_MEMm", 8036 },
    { "MMU_OQS_FIFO_BANK4_MEMm", 8037 },
    { "MMU_OQS_FIFO_BANK5_MEMm", 8038 },
    { "MMU_OQS_FIFO_BANK6_MEMm", 8039 },
    { "MMU_OQS_FIFO_BANK7_MEMm", 8040 },
    { "MMU_OQS_FIFO_BANK8_MEMm", 8041 },
    { "MMU_OQS_FIFO_BANK9_MEMm", 8042 },
    { "MMU_OQS_FREE_BLOCK_MEMm", 8043 },
    { "MMU_OQS_INST0_BANK_BMP_MEMm", 8044 },
    { "MMU_OQS_INST0_LLIST_MEMm", 8045 },
    { "MMU_OQS_INST1_BANK_BMP_MEMm", 8046 },
    { "MMU_OQS_INST1_LLIST_MEMm", 8047 },
    { "MMU_OQS_INST2_BANK_BMP_MEMm", 8048 },
    { "MMU_OQS_INST2_LLIST_MEMm", 8049 },
    { "MMU_OQS_INST3_BANK_BMP_MEMm", 8050 },
    { "MMU_OQS_INST3_LLIST_MEMm", 8051 },
    { "MMU_OQS_STATr", 8052 },
    { "MMU_OQS_TMBUSr", 8053 },
    { "MMU_PORT_ENTRY_ERROR", 8054 },
    { "MMU_PORT_MMUQ_SCHQ_CFGr", 8055 },
    { "MMU_PPSCH_CMIC_RESERVEDr", 8056 },
    { "MMU_PPSCH_EB_3_0_RL_CREDITr", 8057 },
    { "MMU_PPSCH_EB_7_4_RL_CREDITr", 8058 },
    { "MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr", 8059 },
    { "MMU_PPSCH_S2_TO_S1_CREDITr", 8060 },
    { "MMU_PPSCH_SCHQ_MMUQ_PROFILEr", 8061 },
    { "MMU_PPSCH_STAGE1_EB_PACING_CFGr", 8062 },
    { "MMU_PTSCH_CAL_CONFIGr", 8063 },
    { "MMU_PTSCH_CMIC_RESERVEDr", 8064 },
    { "MMU_PTSCH_CPU_MGMT_LB_RATIOSr", 8065 },
    { "MMU_PTSCH_EB_CREDIT_CONFIGr", 8066 },
    { "MMU_PTSCH_FEATURE_CTRLr", 8067 },
    { "MMU_PTSCH_PENALTY_MIN_SPACINGr", 8068 },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr", 8069 },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr", 8070 },
    { "MMU_PTSCH_REGULAR_MIN_SPACINGr", 8071 },
    { "MMU_QSCH_CPU_L1_QUEUE_MASKr", 8072 },
    { "MMU_QSCH_CPU_L1_TO_L0_MAPPINGr", 8073 },
    { "MMU_QSCH_CPU_PORT_CONFIGr", 8074 },
    { "MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr", 8075 },
    { "MMU_QSCH_ENABLE_ECCP_MEMr", 8076 },
    { "MMU_QSCH_EN_COR_ERR_RPTr", 8077 },
    { "MMU_QSCH_L0_ACCUM_COMP_MEMm", 8078 },
    { "MMU_QSCH_L0_CREDIT_MEMm", 8079 },
    { "MMU_QSCH_L0_FIRST_MEMm", 8080 },
    { "MMU_QSCH_L0_WEIGHT_MEMm", 8081 },
    { "MMU_QSCH_L1_ACCUM_COMP_MEMm", 8082 },
    { "MMU_QSCH_L1_CREDIT_MEMm", 8083 },
    { "MMU_QSCH_L1_FIRST_MEMm", 8084 },
    { "MMU_QSCH_L1_WEIGHT_MEMm", 8085 },
    { "MMU_QSCH_L2_ACCUM_COMP_MEMm", 8086 },
    { "MMU_QSCH_L2_CREDIT_MEMm", 8087 },
    { "MMU_QSCH_L2_WEIGHT_MEMm", 8088 },
    { "MMU_QSCH_MMUQ_TO_SCHQ_MAPr", 8089 },
    { "MMU_QSCH_PORT_CONFIGr", 8090 },
    { "MMU_QSCH_PORT_EMPTY_STATUSr", 8091 },
    { "MMU_QSCH_PORT_FLUSHr", 8092 },
    { "MMU_QSCH_RESERVEDr", 8093 },
    { "MMU_QSCH_SPECIAL_CONFIGr", 8094 },
    { "MMU_QSCH_TMBUSr", 8095 },
    { "MMU_QSCH_VOQ_FAIRNESS_CONFIGr", 8096 },
    { "MMU_QUEUE_NUM", 8097 },
    { "MMU_QUEUE_NUM_BIT0", 8098 },
    { "MMU_QUEUE_NUM_BIT1", 8099 },
    { "MMU_QUEUE_NUM_BIT2", 8100 },
    { "MMU_QUEUE_NUM_BIT3", 8101 },
    { "MMU_REPL_GROUP_INFO_TBLm", 8102 },
    { "MMU_REPL_HEAD_TBLm", 8103 },
    { "MMU_REPL_LIST_TBLm", 8104 },
    { "MMU_REPL_STATE_TBLm", 8105 },
    { "MMU_RL_BANK_THDr", 8106 },
    { "MMU_RL_BQFF_EMPTY_STATUSr", 8107 },
    { "MMU_RL_BQFF_FULL_STATUSr", 8108 },
    { "MMU_RL_BQFF_OVRF_STATUSr", 8109 },
    { "MMU_RL_BQFF_UNDF_STATUSr", 8110 },
    { "MMU_RL_CMIC_RESERVEDr", 8111 },
    { "MMU_RL_CONFIGr", 8112 },
    { "MMU_RL_CPU_INT_ENr", 8113 },
    { "MMU_RL_CPU_INT_SETr", 8114 },
    { "MMU_RL_CPU_INT_STATr", 8115 },
    { "MMU_RL_CT_TILE_ACTIVITY2r", 8116 },
    { "MMU_RL_CT_TILE_ACTIVITYr", 8117 },
    { "MMU_RL_DEBUG_CFGr", 8118 },
    { "MMU_RL_DEBUG_CNT_CONFIGr", 8119 },
    { "MMU_RL_DEBUG_PKT_CNTr", 8120 },
    { "MMU_RL_DEBUGr", 8121 },
    { "MMU_RL_EBFF_CONFIGr", 8122 },
    { "MMU_RL_EBFF_DEBUG_STATUSr", 8123 },
    { "MMU_RL_EBFF_DEBUGr", 8124 },
    { "MMU_RL_EBFF_STATUSr", 8125 },
    { "MMU_RL_EBP_OVRDr", 8126 },
    { "MMU_RL_ENABLE_ECCP_MEMr", 8127 },
    { "MMU_RL_EN_COR_ERR_RPTr", 8128 },
    { "MMU_RL_FBANK0m", 8129 },
    { "MMU_RL_FBANK10m", 8130 },
    { "MMU_RL_FBANK11m", 8131 },
    { "MMU_RL_FBANK12m", 8132 },
    { "MMU_RL_FBANK13m", 8133 },
    { "MMU_RL_FBANK14m", 8134 },
    { "MMU_RL_FBANK15m", 8135 },
    { "MMU_RL_FBANK16m", 8136 },
    { "MMU_RL_FBANK17m", 8137 },
    { "MMU_RL_FBANK18m", 8138 },
    { "MMU_RL_FBANK19m", 8139 },
    { "MMU_RL_FBANK1m", 8140 },
    { "MMU_RL_FBANK20m", 8141 },
    { "MMU_RL_FBANK21m", 8142 },
    { "MMU_RL_FBANK22m", 8143 },
    { "MMU_RL_FBANK23m", 8144 },
    { "MMU_RL_FBANK24m", 8145 },
    { "MMU_RL_FBANK25m", 8146 },
    { "MMU_RL_FBANK26m", 8147 },
    { "MMU_RL_FBANK27m", 8148 },
    { "MMU_RL_FBANK28m", 8149 },
    { "MMU_RL_FBANK29m", 8150 },
    { "MMU_RL_FBANK2m", 8151 },
    { "MMU_RL_FBANK30m", 8152 },
    { "MMU_RL_FBANK31m", 8153 },
    { "MMU_RL_FBANK3m", 8154 },
    { "MMU_RL_FBANK4m", 8155 },
    { "MMU_RL_FBANK5m", 8156 },
    { "MMU_RL_FBANK6m", 8157 },
    { "MMU_RL_FBANK7m", 8158 },
    { "MMU_RL_FBANK8m", 8159 },
    { "MMU_RL_FBANK9m", 8160 },
    { "MMU_RL_RQEFF_STATUSr", 8161 },
    { "MMU_RL_RQE_FIFO_DEBUGr", 8162 },
    { "MMU_RL_RQE_FIFO_MEMm", 8163 },
    { "MMU_RL_TMBUSr", 8164 },
    { "MMU_RL_WBFF_EMPTY_STATUSr", 8165 },
    { "MMU_RL_WBFF_FULL_STATUSr", 8166 },
    { "MMU_RL_WBFF_OVRF_STATUSr", 8167 },
    { "MMU_RL_WBFF_UNDF_STATUSr", 8168 },
    { "MMU_RQE_CELL_FREE_LISTm", 8169 },
    { "MMU_RQE_CELL_LINK_LISTm", 8170 },
    { "MMU_RQE_CELL_QUEUE_HEADAr", 8171 },
    { "MMU_RQE_CELL_QUEUE_HEADBr", 8172 },
    { "MMU_RQE_CELL_QUEUE_HEADCr", 8173 },
    { "MMU_RQE_CELL_QUEUE_HEADDr", 8174 },
    { "MMU_RQE_CELL_QUEUE_HEADEr", 8175 },
    { "MMU_RQE_CELL_QUEUE_HEAD_STATr", 8176 },
    { "MMU_RQE_CELL_QUEUE_LEVELr", 8177 },
    { "MMU_RQE_CELL_QUEUE_TAILAr", 8178 },
    { "MMU_RQE_CELL_QUEUE_TAILBr", 8179 },
    { "MMU_RQE_CELL_QUEUE_TAILCr", 8180 },
    { "MMU_RQE_CELL_QUEUE_TAILDr", 8181 },
    { "MMU_RQE_CELL_QUEUE_TAILEr", 8182 },
    { "MMU_RQE_CELL_QUEUE_TAIL_STATr", 8183 },
    { "MMU_RQE_CELL_QUEUEm", 8184 },
    { "MMU_RQE_CMIC_RESERVEDr", 8185 },
    { "MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm", 8186 },
    { "MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr", 8187 },
    { "MMU_RQE_ENABLE_ECCP_MEMr", 8188 },
    { "MMU_RQE_EN_COR_ERR_RPTr", 8189 },
    { "MMU_RQE_FREELIST_CONTROLr", 8190 },
    { "MMU_RQE_INFO_TABLEm", 8191 },
    { "MMU_RQE_INT_ENr", 8192 },
    { "MMU_RQE_INT_SETr", 8193 },
    { "MMU_RQE_INT_STATr", 8194 },
    { "MMU_RQE_INVALID_DSTr", 8195 },
    { "MMU_RQE_L3_PURGE_STATr", 8196 },
    { "MMU_RQE_LAST_ACCEPTm", 8197 },
    { "MMU_RQE_MAX_SHAPER_EN_PIPEr", 8198 },
    { "MMU_RQE_MAX_SHAPER_EN_PREFETCHr", 8199 },
    { "MMU_RQE_MAX_SHAPER_EN_SCCr", 8200 },
    { "MMU_RQE_MAX_SHAPER_EN_SREPr", 8201 },
    { "MMU_RQE_MAX_SHAPER_ENr", 8202 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPEr", 8203 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHr", 8204 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCr", 8205 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPr", 8206 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNTr", 8207 },
    { "MMU_RQE_MAX_SHAPER_RATE_PIPEr", 8208 },
    { "MMU_RQE_MAX_SHAPER_RATE_PREFETCHr", 8209 },
    { "MMU_RQE_MAX_SHAPER_RATE_SCCr", 8210 },
    { "MMU_RQE_MAX_SHAPER_RATE_SREPr", 8211 },
    { "MMU_RQE_MAX_SHAPER_RATEr", 8212 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPEr", 8213 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHr", 8214 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCr", 8215 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPr", 8216 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr", 8217 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_PIPEr", 8218 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHr", 8219 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_SCCr", 8220 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_SREPr", 8221 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLDr", 8222 },
    { "MMU_RQE_PIPELINE_FCFIFOm", 8223 },
    { "MMU_RQE_PKTQ_FREE_LISTm", 8224 },
    { "MMU_RQE_PKTQ_LINK_LISTm", 8225 },
    { "MMU_RQE_PKT_QUEUE_HEADr", 8226 },
    { "MMU_RQE_PKT_QUEUE_LEVELr", 8227 },
    { "MMU_RQE_PKT_QUEUE_TAILr", 8228 },
    { "MMU_RQE_PKT_QUEUEm", 8229 },
    { "MMU_RQE_PKT_STATEm", 8230 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPEr", 8231 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHr", 8232 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCr", 8233 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPr", 8234 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPEr", 8235 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_PIPEr", 8236 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHr", 8237 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_SCCr", 8238 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_SREPr", 8239 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHTr", 8240 },
    { "MMU_RQE_PTAIL_PHEAD_CNT_CELLQr", 8241 },
    { "MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr", 8242 },
    { "MMU_RQE_QUEUE_SNAPSHOT_ENr", 8243 },
    { "MMU_RQE_REPL_CONFIGr", 8244 },
    { "MMU_RQE_REPL_PORT_AGG_MAPm", 8245 },
    { "MMU_RQE_SCH_GLOBALr", 8246 },
    { "MMU_RQE_SCH_INACTIVE_CONTROLr", 8247 },
    { "MMU_RQE_SPACIAL_ICC_FIFOm", 8248 },
    { "MMU_RQE_SPACIAL_REPL_FIFOm", 8249 },
    { "MMU_RQE_TMBUSr", 8250 },
    { "MMU_RQE_TX_CREDIT_TO_RLr", 8251 },
    { "MMU_RQE_TX_CREDIT_TO_TOQr", 8252 },
    { "MMU_RQE_WERR_MAXSC_CLEAR_PIPEr", 8253 },
    { "MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHr", 8254 },
    { "MMU_RQE_WERR_MAXSC_CLEAR_SCCr", 8255 },
    { "MMU_RQE_WERR_MAXSC_CLEAR_SREPr", 8256 },
    { "MMU_RQE_WERR_MAXSC_CLEARr", 8257 },
    { "MMU_RQE_WERR_MAXSC_RESET_PIPEr", 8258 },
    { "MMU_RQE_WERR_MAXSC_RESET_PREFETCHr", 8259 },
    { "MMU_RQE_WERR_MAXSC_RESET_SCCr", 8260 },
    { "MMU_RQE_WERR_MAXSC_RESET_SREPr", 8261 },
    { "MMU_RQE_WERR_MAXSC_RESETr", 8262 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPEr", 8263 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHr", 8264 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCr", 8265 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPr", 8266 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEARr", 8267 },
    { "MMU_RQE_WERR_WORKING_COUNTS_PIPEr", 8268 },
    { "MMU_RQE_WERR_WORKING_COUNTS_PREFETCHr", 8269 },
    { "MMU_RQE_WERR_WORKING_COUNTS_SCCr", 8270 },
    { "MMU_RQE_WERR_WORKING_COUNTS_SREPr", 8271 },
    { "MMU_RQE_WERR_WORKING_COUNTSr", 8272 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK0m", 8273 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK1m", 8274 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK2m", 8275 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK3m", 8276 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK4m", 8277 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK5m", 8278 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK6m", 8279 },
    { "MMU_SCB_AGGREGATE_FIFO_BANK7m", 8280 },
    { "MMU_SCB_AGGREGATE_FIFO_DBr", 8281 },
    { "MMU_SCB_AGGREGATE_FIFO_PIPE_DBr", 8282 },
    { "MMU_SCB_AGGREGATE_FIFO_STATUSr", 8283 },
    { "MMU_SCB_CMIC_RESERVEDr", 8284 },
    { "MMU_SCB_CPU_INT_ENr", 8285 },
    { "MMU_SCB_CPU_INT_SETr", 8286 },
    { "MMU_SCB_CPU_INT_STATr", 8287 },
    { "MMU_SCB_DEBUGr", 8288 },
    { "MMU_SCB_ENABLE_ECCP_MEMr", 8289 },
    { "MMU_SCB_EN_COR_ERR_RPTr", 8290 },
    { "MMU_SCB_FORCE_INIT_DONEr", 8291 },
    { "MMU_SCB_PIPE_ACCUMULATOR_STATUSr", 8292 },
    { "MMU_SCB_PIPE_CELL_LLm", 8293 },
    { "MMU_SCB_PIPE_CELL_STORAGE_STATUSr", 8294 },
    { "MMU_SCB_PIPE_CELL_STORAGEm", 8295 },
    { "MMU_SCB_PIPE_FAP_STATUSr", 8296 },
    { "MMU_SCB_PIPE_FAPm", 8297 },
    { "MMU_SCB_PIPE_PDBm", 8298 },
    { "MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSr", 8299 },
    { "MMU_SCB_PIPE_PKT_FIFOm", 8300 },
    { "MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSr", 8301 },
    { "MMU_SCB_TMBUSr", 8302 },
    { "MMU_THDI_BSTCONFIGr", 8303 },
    { "MMU_THDI_BST_HDRM_POOL_CNTr", 8304 },
    { "MMU_THDI_BST_HDRM_POOLr", 8305 },
    { "MMU_THDI_BST_PG_HDRM_PROFILEr", 8306 },
    { "MMU_THDI_BST_PG_SHARED_PROFILEr", 8307 },
    { "MMU_THDI_BST_PORTSP_SHARED_PROFILEr", 8308 },
    { "MMU_THDI_BST_SP_SHARED_CNTr", 8309 },
    { "MMU_THDI_BST_SP_SHAREDr", 8310 },
    { "MMU_THDI_BST_TRIGGER_STATUS_TYPEr", 8311 },
    { "MMU_THDI_BUFFER_CELL_LIMIT_SPr", 8312 },
    { "MMU_THDI_BYPASSr", 8313 },
    { "MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr", 8314 },
    { "MMU_THDI_CELL_SPAP_RED_OFFSET_SPr", 8315 },
    { "MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr", 8316 },
    { "MMU_THDI_CMIC_RESERVEDr", 8317 },
    { "MMU_THDI_CPU_INT_EN_INSTr", 8318 },
    { "MMU_THDI_CPU_INT_ENr", 8319 },
    { "MMU_THDI_CPU_INT_SET_INSTr", 8320 },
    { "MMU_THDI_CPU_INT_SETr", 8321 },
    { "MMU_THDI_CPU_INT_STAT_INSTr", 8322 },
    { "MMU_THDI_CPU_INT_STATr", 8323 },
    { "MMU_THDI_CPU_SPID_OVERRIDE_CTRLr", 8324 },
    { "MMU_THDI_ENABLE_ECCP_MEMr", 8325 },
    { "MMU_THDI_EN_COR_ERR_RPTr", 8326 },
    { "MMU_THDI_FLOW_CONTROL_XOFF_STATEr", 8327 },
    { "MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr", 8328 },
    { "MMU_THDI_HDRM_POOL_COUNT_HPr", 8329 },
    { "MMU_THDI_HDRM_POOL_STATUSr", 8330 },
    { "MMU_THDI_ING_PORT_CONFIGr", 8331 },
    { "MMU_THDI_LOSSLESS_PG_DROPr", 8332 },
    { "MMU_THDI_MC_SPID_OVERRIDE_CTRLr", 8333 },
    { "MMU_THDI_MEM_INIT_STATUSr", 8334 },
    { "MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr", 8335 },
    { "MMU_THDI_NONUC_INPPRI_PG_PROFILEr", 8336 },
    { "MMU_THDI_PFCPRI_PG_PROFILEr", 8337 },
    { "MMU_THDI_PG_PROFILEr", 8338 },
    { "MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr", 8339 },
    { "MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr", 8340 },
    { "MMU_THDI_POOL_CONFIGr", 8341 },
    { "MMU_THDI_POOL_COUNTER_OVERFLOW_IDr", 8342 },
    { "MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr", 8343 },
    { "MMU_THDI_POOL_DROP_COUNT_HPr", 8344 },
    { "MMU_THDI_POOL_DROP_STATEr", 8345 },
    { "MMU_THDI_POOL_SHARED_COUNT_SPr", 8346 },
    { "MMU_THDI_PORTSP_BSTm", 8347 },
    { "MMU_THDI_PORTSP_CONFIG1m", 8348 },
    { "MMU_THDI_PORTSP_CONFIGm", 8349 },
    { "MMU_THDI_PORTSP_COUNTERm", 8350 },
    { "MMU_THDI_PORT_BST_CONFIGm", 8351 },
    { "MMU_THDI_PORT_LIMIT_STATESr", 8352 },
    { "MMU_THDI_PORT_PG_HDRM_BSTm", 8353 },
    { "MMU_THDI_PORT_PG_HDRM_CONFIGm", 8354 },
    { "MMU_THDI_PORT_PG_HDRM_COUNTERm", 8355 },
    { "MMU_THDI_PORT_PG_MIN_CONFIG1m", 8356 },
    { "MMU_THDI_PORT_PG_MIN_CONFIGm", 8357 },
    { "MMU_THDI_PORT_PG_MIN_COUNTERm", 8358 },
    { "MMU_THDI_PORT_PG_RESUME_CONFIG1m", 8359 },
    { "MMU_THDI_PORT_PG_RESUME_CONFIGm", 8360 },
    { "MMU_THDI_PORT_PG_SHARED_BSTm", 8361 },
    { "MMU_THDI_PORT_PG_SHARED_CONFIG1m", 8362 },
    { "MMU_THDI_PORT_PG_SHARED_CONFIGm", 8363 },
    { "MMU_THDI_PORT_PG_SHARED_COUNTERm", 8364 },
    { "MMU_THDI_SCR_CNT_STATUSr", 8365 },
    { "MMU_THDI_TMBUSr", 8366 },
    { "MMU_THDI_UC_INPPRI_PG_PROFILEr", 8367 },
    { "MMU_THDO_ADT_HI_PRI_ALPHA_INDEXr", 8368 },
    { "MMU_THDO_ADT_HI_PRI_COUNT_SPr", 8369 },
    { "MMU_THDO_ADT_MARGIN_LEVEL_COUNTERr", 8370 },
    { "MMU_THDO_ADT_MONITOR_POOL_IDr", 8371 },
    { "MMU_THDO_ADT_SP0_MARGINr", 8372 },
    { "MMU_THDO_ADT_SP1_MARGINr", 8373 },
    { "MMU_THDO_ADT_SP2_MARGINr", 8374 },
    { "MMU_THDO_ADT_SP3_MARGINr", 8375 },
    { "MMU_THDO_BST_CONFIGr", 8376 },
    { "MMU_THDO_BST_CPU_INT_ENr", 8377 },
    { "MMU_THDO_BST_CPU_INT_SETr", 8378 },
    { "MMU_THDO_BST_CPU_INT_STATr", 8379 },
    { "MMU_THDO_BST_ENABLE_ECCP_MEMr", 8380 },
    { "MMU_THDO_BST_EN_COR_ERR_RPTr", 8381 },
    { "MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm", 8382 },
    { "MMU_THDO_BST_SHARED_PORTSP_MCm", 8383 },
    { "MMU_THDO_BST_SHARED_PORTm", 8384 },
    { "MMU_THDO_BST_STAT1r", 8385 },
    { "MMU_THDO_BST_STATr", 8386 },
    { "MMU_THDO_BST_TMBUSr", 8387 },
    { "MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm", 8388 },
    { "MMU_THDO_BST_TOTAL_QUEUEm", 8389 },
    { "MMU_THDO_BYPASSr", 8390 },
    { "MMU_THDO_CMIC_RESERVEDr", 8391 },
    { "MMU_THDO_CONFIG_MC_QGROUPm", 8392 },
    { "MMU_THDO_CONFIG_PORTSP_MCm", 8393 },
    { "MMU_THDO_CONFIG_PORT_UC0m", 8394 },
    { "MMU_THDO_CONFIG_PORT_UC1m", 8395 },
    { "MMU_THDO_CONFIG_PORTr", 8396 },
    { "MMU_THDO_CONFIG_UC_QGROUP0m", 8397 },
    { "MMU_THDO_CONFIG_UC_QGROUP1m", 8398 },
    { "MMU_THDO_CONFIGr", 8399 },
    { "MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr", 8400 },
    { "MMU_THDO_COUNTER_MC_QGROUPm", 8401 },
    { "MMU_THDO_COUNTER_OVERFLOW_IDr", 8402 },
    { "MMU_THDO_COUNTER_PORTSP_MCm", 8403 },
    { "MMU_THDO_COUNTER_PORT_UCm", 8404 },
    { "MMU_THDO_COUNTER_QUEUEm", 8405 },
    { "MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr", 8406 },
    { "MMU_THDO_COUNTER_UC_QGROUPm", 8407 },
    { "MMU_THDO_COUNTER_UNDERFLOW_IDr", 8408 },
    { "MMU_THDO_CPU_INT_ENr", 8409 },
    { "MMU_THDO_CPU_INT_SETr", 8410 },
    { "MMU_THDO_CPU_INT_STATr", 8411 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r", 8412 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r", 8413 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r", 8414 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r", 8415 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATESr", 8416 },
    { "MMU_THDO_DCN_DROP_COUNTr", 8417 },
    { "MMU_THDO_DCN_HWM_CORr", 8418 },
    { "MMU_THDO_DCN_POOL_LIMITr", 8419 },
    { "MMU_THDO_DCN_POOL_OCCUPANCY_COUNTr", 8420 },
    { "MMU_THDO_DCN_POOL_OCCUPANCY_HWMr", 8421 },
    { "MMU_THDO_DCN_PROFILEr", 8422 },
    { "MMU_THDO_DCN_QNUMr", 8423 },
    { "MMU_THDO_DEVICE_PORT_MAPm", 8424 },
    { "MMU_THDO_EBST_FIFO_POINTERSr", 8425 },
    { "MMU_THDO_EBST_FIFOm", 8426 },
    { "MMU_THDO_EBST_POPm", 8427 },
    { "MMU_THDO_EBST_PORT_CONFIGm", 8428 },
    { "MMU_THDO_EBST_PROFILE_CONFIGr", 8429 },
    { "MMU_THDO_EBST_SCAN_CONFIGr", 8430 },
    { "MMU_THDO_ENABLE_ECCP_MEMr", 8431 },
    { "MMU_THDO_ENGINE_ENABLES_CFGr", 8432 },
    { "MMU_THDO_EN_COR_ERR_RPTr", 8433 },
    { "MMU_THDO_INT_CONFIGr", 8434 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr", 8435 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr", 8436 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr", 8437 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr", 8438 },
    { "MMU_THDO_IPG_SIZEr", 8439 },
    { "MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr", 8440 },
    { "MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr", 8441 },
    { "MMU_THDO_MC_CQE_SP_BST_THRESHOLDr", 8442 },
    { "MMU_THDO_MC_POOL_BST_COUNTr", 8443 },
    { "MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr", 8444 },
    { "MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr", 8445 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr", 8446 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr", 8447 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr", 8448 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr", 8449 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr", 8450 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr", 8451 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr", 8452 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr", 8453 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr", 8454 },
    { "MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr", 8455 },
    { "MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGr", 8456 },
    { "MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTr", 8457 },
    { "MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTr", 8458 },
    { "MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr", 8459 },
    { "MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGr", 8460 },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr", 8461 },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr", 8462 },
    { "MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYr", 8463 },
    { "MMU_THDO_PORT_DCN_PROFILEr", 8464 },
    { "MMU_THDO_PORT_DROP_COUNT_MCm", 8465 },
    { "MMU_THDO_PORT_DROP_COUNT_UCm", 8466 },
    { "MMU_THDO_PORT_Q_DROP_STATE_MCm", 8467 },
    { "MMU_THDO_PORT_Q_DROP_STATE_SHm", 8468 },
    { "MMU_THDO_PORT_Q_DROP_STATEm", 8469 },
    { "MMU_THDO_PORT_SP_DROP_STATE_MCm", 8470 },
    { "MMU_THDO_PORT_SP_DROP_STATE_UCm", 8471 },
    { "MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr", 8472 },
    { "MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm", 8473 },
    { "MMU_THDO_QUEUE_CONFIG1m", 8474 },
    { "MMU_THDO_QUEUE_CONFIGm", 8475 },
    { "MMU_THDO_QUEUE_DROP_COUNTm", 8476 },
    { "MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm", 8477 },
    { "MMU_THDO_QUEUE_RESUME_OFFSET1m", 8478 },
    { "MMU_THDO_QUEUE_RESUME_OFFSETm", 8479 },
    { "MMU_THDO_QUE_TOT_BST_THRESHOLDr", 8480 },
    { "MMU_THDO_Q_TO_QGRP_MAPD0m", 8481 },
    { "MMU_THDO_Q_TO_QGRP_MAPD1m", 8482 },
    { "MMU_THDO_RESUME_PORT_MC0m", 8483 },
    { "MMU_THDO_RESUME_PORT_MC1m", 8484 },
    { "MMU_THDO_RESUME_PORT_UC0m", 8485 },
    { "MMU_THDO_RESUME_PORT_UC1m", 8486 },
    { "MMU_THDO_RESUME_QUEUEm", 8487 },
    { "MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr", 8488 },
    { "MMU_THDO_SHARED_DB_POOL_CONFIGr", 8489 },
    { "MMU_THDO_SHARED_DB_POOL_DROP_STATESr", 8490 },
    { "MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr", 8491 },
    { "MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr", 8492 },
    { "MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr", 8493 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr", 8494 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr", 8495 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr", 8496 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr", 8497 },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr", 8498 },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr", 8499 },
    { "MMU_THDO_SP_SHR_BST_THRESHOLDr", 8500 },
    { "MMU_THDO_SRC_PORT_DROP_COUNTm", 8501 },
    { "MMU_THDO_TMBUSr", 8502 },
    { "MMU_THDO_TOTAL_COUNTER_QUEUE_SHm", 8503 },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm", 8504 },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MCm", 8505 },
    { "MMU_THDO_TOTAL_PORT_COUNTER_SHm", 8506 },
    { "MMU_THDO_TOTAL_PORT_COUNTERm", 8507 },
    { "MMU_THDO_UC_POOL_BST_COUNTr", 8508 },
    { "MMU_THDO_VOQ_FAIRNESS_CFGr", 8509 },
    { "MMU_THDO_WRED_SH_COUNTER_PORT_UCm", 8510 },
    { "MMU_THDR_QE_BST_CONFIGr", 8511 },
    { "MMU_THDR_QE_BST_COUNT_PRIQr", 8512 },
    { "MMU_THDR_QE_BST_COUNT_SPr", 8513 },
    { "MMU_THDR_QE_BST_STATr", 8514 },
    { "MMU_THDR_QE_BST_THRESHOLD_PRIQr", 8515 },
    { "MMU_THDR_QE_BST_THRESHOLD_SPr", 8516 },
    { "MMU_THDR_QE_BYPASSr", 8517 },
    { "MMU_THDR_QE_CONFIG1_PRIQr", 8518 },
    { "MMU_THDR_QE_CONFIG_PRIQr", 8519 },
    { "MMU_THDR_QE_CONFIG_SPr", 8520 },
    { "MMU_THDR_QE_CONFIGr", 8521 },
    { "MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr", 8522 },
    { "MMU_THDR_QE_COUNTER_OVERFLOWr", 8523 },
    { "MMU_THDR_QE_COUNTER_UNDERFLOWr", 8524 },
    { "MMU_THDR_QE_CPU_INT_EN_INSTr", 8525 },
    { "MMU_THDR_QE_CPU_INT_ENr", 8526 },
    { "MMU_THDR_QE_CPU_INT_SET_INSTr", 8527 },
    { "MMU_THDR_QE_CPU_INT_SETr", 8528 },
    { "MMU_THDR_QE_CPU_INT_STAT_INSTr", 8529 },
    { "MMU_THDR_QE_CPU_INT_STATr", 8530 },
    { "MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr", 8531 },
    { "MMU_THDR_QE_DROP_COUNT_PKT_PRIQr", 8532 },
    { "MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr", 8533 },
    { "MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr", 8534 },
    { "MMU_THDR_QE_LIMIT_MIN_PRIQr", 8535 },
    { "MMU_THDR_QE_MIN_COUNT_PRIQr", 8536 },
    { "MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr", 8537 },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr", 8538 },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr", 8539 },
    { "MMU_THDR_QE_RESUME_LIMIT_PRIQr", 8540 },
    { "MMU_THDR_QE_RSVD_REGr", 8541 },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr", 8542 },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr", 8543 },
    { "MMU_THDR_QE_SHARED_COUNT_PRIQr", 8544 },
    { "MMU_THDR_QE_SHARED_COUNT_SPr", 8545 },
    { "MMU_THDR_QE_STATUS_PRIQr", 8546 },
    { "MMU_THDR_QE_STATUS_SPr", 8547 },
    { "MMU_THDR_QE_TOTAL_COUNT_PRIQr", 8548 },
    { "MMU_TOQ_CMIC_RESERVEDr", 8549 },
    { "MMU_TOQ_CONFIGr", 8550 },
    { "MMU_TOQ_CPU_INT_ENr", 8551 },
    { "MMU_TOQ_CPU_INT_SETr", 8552 },
    { "MMU_TOQ_CPU_INT_STATr", 8553 },
    { "MMU_TOQ_CQEB_CMIC_RESERVEDr", 8554 },
    { "MMU_TOQ_CQEB_CONFIGr", 8555 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m", 8556 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m", 8557 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0m", 8558 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m", 8559 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m", 8560 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1m", 8561 },
    { "MMU_TOQ_CQEB_ENABLE_ECCP_MEMr", 8562 },
    { "MMU_TOQ_CQEB_EN_COR_ERR_RPTr", 8563 },
    { "MMU_TOQ_CQEB_STATUSr", 8564 },
    { "MMU_TOQ_CQEB_TMBUSr", 8565 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0m", 8566 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1m", 8567 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUm", 8568 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0m", 8569 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1m", 8570 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERm", 8571 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0m", 8572 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1m", 8573 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERm", 8574 },
    { "MMU_TOQ_DEBUGr", 8575 },
    { "MMU_TOQ_ENABLE_ECCP_MEMr", 8576 },
    { "MMU_TOQ_EN_COR_ERR_RPTr", 8577 },
    { "MMU_TOQ_MC_ARB_STATUSr", 8578 },
    { "MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0m", 8579 },
    { "MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1m", 8580 },
    { "MMU_TOQ_MC_CQEBNm", 8581 },
    { "MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0m", 8582 },
    { "MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1m", 8583 },
    { "MMU_TOQ_MC_CQEB_FAPm", 8584 },
    { "MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0m", 8585 },
    { "MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1m", 8586 },
    { "MMU_TOQ_MC_CQEBm", 8587 },
    { "MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0m", 8588 },
    { "MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1m", 8589 },
    { "MMU_TOQ_MC_DELAY_LINE_LOWERm", 8590 },
    { "MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0m", 8591 },
    { "MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1m", 8592 },
    { "MMU_TOQ_MC_DELAY_LINE_UPPERm", 8593 },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m", 8594 },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m", 8595 },
    { "MMU_TOQ_OQS_STAGING_MEMm", 8596 },
    { "MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0m", 8597 },
    { "MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1m", 8598 },
    { "MMU_TOQ_PORT_QTAIL_BANK_DBm", 8599 },
    { "MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0m", 8600 },
    { "MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1m", 8601 },
    { "MMU_TOQ_PORT_QTAIL_CNT_DBm", 8602 },
    { "MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGr", 8603 },
    { "MMU_TOQ_Q_TMBUSr", 8604 },
    { "MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0m", 8605 },
    { "MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1m", 8606 },
    { "MMU_TOQ_RQE_RECEPTION_FIFOm", 8607 },
    { "MMU_TOQ_STATUSr", 8608 },
    { "MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0m", 8609 },
    { "MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1m", 8610 },
    { "MMU_TOQ_UC_CQEBN_LOWERm", 8611 },
    { "MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0m", 8612 },
    { "MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1m", 8613 },
    { "MMU_TOQ_UC_CQEBN_UPPERm", 8614 },
    { "MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0m", 8615 },
    { "MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1m", 8616 },
    { "MMU_TOQ_UC_CQEB_FAPm", 8617 },
    { "MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0m", 8618 },
    { "MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1m", 8619 },
    { "MMU_TOQ_UC_CQEB_LOWERm", 8620 },
    { "MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0m", 8621 },
    { "MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1m", 8622 },
    { "MMU_TOQ_UC_CQEB_UPPERm", 8623 },
    { "MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0m", 8624 },
    { "MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1m", 8625 },
    { "MMU_TOQ_VOQDB_CPUm", 8626 },
    { "MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0m", 8627 },
    { "MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1m", 8628 },
    { "MMU_TOQ_VOQDB_LOWERm", 8629 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0m", 8630 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1m", 8631 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUm", 8632 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0m", 8633 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1m", 8634 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERm", 8635 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0m", 8636 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1m", 8637 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERm", 8638 },
    { "MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0m", 8639 },
    { "MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1m", 8640 },
    { "MMU_TOQ_VOQDB_UPPERm", 8641 },
    { "MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0m", 8642 },
    { "MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1m", 8643 },
    { "MMU_TOQ_VOQ_HEAD_DB_CPUm", 8644 },
    { "MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0m", 8645 },
    { "MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1m", 8646 },
    { "MMU_TOQ_VOQ_HEAD_DB_LOWERm", 8647 },
    { "MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0m", 8648 },
    { "MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1m", 8649 },
    { "MMU_TOQ_VOQ_HEAD_DB_UPPERm", 8650 },
    { "MMU_WRED_AVG_PORTSP_SIZEm", 8651 },
    { "MMU_WRED_AVG_QSIZEm", 8652 },
    { "MMU_WRED_CMIC_RESERVEDr", 8653 },
    { "MMU_WRED_CONFIG_READYr", 8654 },
    { "MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr", 8655 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_0m", 8656 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_1m", 8657 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_2m", 8658 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_3m", 8659 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_4m", 8660 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_5m", 8661 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_6m", 8662 },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_7m", 8663 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0m", 8664 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1m", 8665 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2m", 8666 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3m", 8667 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4m", 8668 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5m", 8669 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6m", 8670 },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7m", 8671 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_0m", 8672 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_1m", 8673 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_2m", 8674 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_3m", 8675 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_4m", 8676 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_5m", 8677 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_6m", 8678 },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_7m", 8679 },
    { "MMU_WRED_ENABLE_ECCP_MEMr", 8680 },
    { "MMU_WRED_EN_COR_ERR_RPTr", 8681 },
    { "MMU_WRED_MEM_INIT_STATUSr", 8682 },
    { "MMU_WRED_POOL_CONFIGr", 8683 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_0r", 8684 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_1r", 8685 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_2r", 8686 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_3r", 8687 },
    { "MMU_WRED_POOL_INST_CONG_LIMITr", 8688 },
    { "MMU_WRED_PORTSP_CONFIGm", 8689 },
    { "MMU_WRED_PORT_SP_DROP_THD_0m", 8690 },
    { "MMU_WRED_PORT_SP_DROP_THD_1m", 8691 },
    { "MMU_WRED_PORT_SP_SHARED_COUNTm", 8692 },
    { "MMU_WRED_QUEUE_CONFIGm", 8693 },
    { "MMU_WRED_REFRESH_CONTROLr", 8694 },
    { "MMU_WRED_TIME_DOMAINr", 8695 },
    { "MMU_WRED_TMBUSr", 8696 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m", 8697 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m", 8698 },
    { "MMU_WRED_UC_QUEUE_DROP_THDm", 8699 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNTm", 8700 },
    { "MODE", 8701 },
    { "MODEL", 8702 },
    { "MODELED", 8703 },
    { "MODE_AUTO", 8704 },
    { "MODE_OPER", 8705 },
    { "MODID", 8706 },
    { "MODID_GT_31", 8707 },
    { "MODID_MASK", 8708 },
    { "MODIFY", 8709 },
    { "MODPORT", 8710 },
    { "MODPORT_MASK", 8711 },
    { "MODPORT_TRUNK_MASK", 8712 },
    { "MODSRTCM", 8713 },
    { "MODTRTCM", 8714 },
    { "MODULE_HDR", 8715 },
    { "MONITOR", 8716 },
    { "MONITOR_ACTIVE", 8717 },
    { "MONITOR_INACTIVE", 8718 },
    { "MONITOR_SEED", 8719 },
    { "MONITOR_STATE", 8720 },
    { "MON_AGM_ID", 8721 },
    { "MON_AGM_POOL", 8722 },
    { "MON_EGR_LDH_PORT", 8723 },
    { "MON_ETRAP_CANDIDATE_FILTER", 8724 },
    { "MON_ETRAP_COLOR_ASSIGNMENT", 8725 },
    { "MON_ETRAP_CONTROL", 8726 },
    { "MON_ETRAP_FLOW", 8727 },
    { "MON_ETRAP_INT_PRI_REMAP", 8728 },
    { "MON_ETRAP_QUEUE_ASSIGNMENT", 8729 },
    { "MON_ETRAP_THRESHOLD", 8730 },
    { "MON_FLOWCOUNT_CONTROL", 8731 },
    { "MON_INBAND_TELEMETRY_ACTION_PROFILE", 8732 },
    { "MON_INBAND_TELEMETRY_ACTION_PROFILE_ID", 8733 },
    { "MON_INBAND_TELEMETRY_DATAPLANE_CONTROL", 8734 },
    { "MON_INBAND_TELEMETRY_DATAPLANE_PARSE", 8735 },
    { "MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH", 8736 },
    { "MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH_ID", 8737 },
    { "MON_INBAND_TELEMETRY_IFA_PARSE", 8738 },
    { "MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH", 8739 },
    { "MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH_ID", 8740 },
    { "MON_INBAND_TELEMETRY_IOAM_PARSE", 8741 },
    { "MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH", 8742 },
    { "MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH_ID", 8743 },
    { "MON_INBAND_TELEMETRY_METADATA_CHUNK_INFO", 8744 },
    { "MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_NARROW_PROFILE", 8745 },
    { "MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_PROFILE_ID", 8746 },
    { "MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_WIDE_PROFILE", 8747 },
    { "MON_INBAND_TELEMETRY_METADATA_FIELD_CONTROL", 8748 },
    { "MON_INBAND_TELEMETRY_METADATA_FIELD_INFO", 8749 },
    { "MON_INBAND_TELEMETRY_METADATA_FIELD_INFO_ID", 8750 },
    { "MON_INBAND_TELEMETRY_METADATA_PROFILE", 8751 },
    { "MON_INBAND_TELEMETRY_METADATA_PROFILE_ID", 8752 },
    { "MON_INBAND_TELEMETRY_METADATA_SELECT_NARROW_PROFILE", 8753 },
    { "MON_INBAND_TELEMETRY_METADATA_SELECT_PROFILE_ID", 8754 },
    { "MON_INBAND_TELEMETRY_METADATA_SELECT_WIDE_PROFILE", 8755 },
    { "MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER", 8756 },
    { "MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER_ID", 8757 },
    { "MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE", 8758 },
    { "MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE_ID", 8759 },
    { "MON_INBAND_TELEMETRY_TM_STATS_CONTROL", 8760 },
    { "MON_INBAND_TELEMETRY_VECTOR_MATCH_CONTROL", 8761 },
    { "MON_ING_LDH_PORT", 8762 },
    { "MON_LDH_CONTROL", 8763 },
    { "MON_LDH_INSTANCE", 8764 },
    { "MOVE_DEPTH", 8765 },
    { "MPLS", 8766 },
    { "MPLS_ALERT_LABEL_EXPOSED", 8767 },
    { "MPLS_ALERT_LABEL_EXPOSED_MASK", 8768 },
    { "MPLS_BANK0", 8769 },
    { "MPLS_BANK1", 8770 },
    { "MPLS_BANK2", 8771 },
    { "MPLS_BANK3", 8772 },
    { "MPLS_ECMP_LB_HASH_FLOW_BASED", 8773 },
    { "MPLS_ENTRY_ACTION_TABLE_Am", 8774 },
    { "MPLS_ENTRY_ACTION_TABLE_Bm", 8775 },
    { "MPLS_ENTRY_DOUBLEm", 8776 },
    { "MPLS_ENTRY_ECCm", 8777 },
    { "MPLS_ENTRY_FLEX_CTR_CONTROLr", 8778 },
    { "MPLS_ENTRY_HASH_CONTROLm", 8779 },
    { "MPLS_ENTRY_HT_DEBUG_CMDm", 8780 },
    { "MPLS_ENTRY_HT_DEBUG_KEYm", 8781 },
    { "MPLS_ENTRY_HT_DEBUG_RESULTm", 8782 },
    { "MPLS_ENTRY_KEY_ATTRIBUTESm", 8783 },
    { "MPLS_ENTRY_KEY_BUFFER_0m", 8784 },
    { "MPLS_ENTRY_KEY_BUFFER_1m", 8785 },
    { "MPLS_ENTRY_REMAP_TABLE_Am", 8786 },
    { "MPLS_ENTRY_REMAP_TABLE_Bm", 8787 },
    { "MPLS_ENTRY_SINGLEm", 8788 },
    { "MPLS_EXP", 8789 },
    { "MPLS_EXP_BIT0", 8790 },
    { "MPLS_EXP_BIT1", 8791 },
    { "MPLS_EXP_BIT2", 8792 },
    { "MPLS_GAL_LABEL", 8793 },
    { "MPLS_GAL_LABEL_EXPOSED_TO_CPU", 8794 },
    { "MPLS_HASH_GROUP", 8795 },
    { "MPLS_ILLEGAL_RESERVED_LABEL", 8796 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_MASK", 8797 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_TO_CPU", 8798 },
    { "MPLS_INVALID_ACTION", 8799 },
    { "MPLS_INVALID_ACTION_MASK", 8800 },
    { "MPLS_INVALID_ACTION_TO_CPU", 8801 },
    { "MPLS_INVALID_CW", 8802 },
    { "MPLS_INVALID_PAYLOAD", 8803 },
    { "MPLS_INVALID_PAYLOAD_MASK", 8804 },
    { "MPLS_INVALID_PAYLOAD_TO_CPU", 8805 },
    { "MPLS_LABEL", 8806 },
    { "MPLS_LABEL_MASK", 8807 },
    { "MPLS_LABEL_MISS", 8808 },
    { "MPLS_LABEL_MISS_MASK", 8809 },
    { "MPLS_LABEL_MISS_TO_CPU", 8810 },
    { "MPLS_LSP", 8811 },
    { "MPLS_LSP_PHP", 8812 },
    { "MPLS_MAP", 8813 },
    { "MPLS_OBJ1", 8814 },
    { "MPLS_OBJ2", 8815 },
    { "MPLS_OFFSET", 8816 },
    { "MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASED", 8817 },
    { "MPLS_PW_ACH_TO_CPU", 8818 },
    { "MPLS_RAL_LABEL_EXPOSED_TO_CPU", 8819 },
    { "MPLS_STAGE", 8820 },
    { "MPLS_TERMINATION", 8821 },
    { "MPLS_TNL_EXP_MODE", 8822 },
    { "MPLS_TP_CC", 8823 },
    { "MPLS_TP_CC_CV", 8824 },
    { "MPLS_TTL_CHECK_FAIL", 8825 },
    { "MPLS_TTL_CHECK_FAIL_MASK", 8826 },
    { "MPLS_TTL_CHECK_FAIL_TO_CPU", 8827 },
    { "MPLS_UNKNOWN_ACH_TYPE", 8828 },
    { "MPLS_UNKNOWN_ACH_TYPE_MASK", 8829 },
    { "MPLS_UNKNOWN_ACH_TYPE_TO_CPU", 8830 },
    { "MPLS_UNKNOWN_ACH_VERSION_TO_CPU", 8831 },
    { "MSG_TYPE11_DROP", 8832 },
    { "MSG_TYPE11_TO_CPU", 8833 },
    { "MSG_TYPE12_DROP", 8834 },
    { "MSG_TYPE12_TO_CPU", 8835 },
    { "MSG_TYPE13_DROP", 8836 },
    { "MSG_TYPE13_TO_CPU", 8837 },
    { "MSG_TYPE14_DROP", 8838 },
    { "MSG_TYPE14_TO_CPU", 8839 },
    { "MSG_TYPE15_DROP", 8840 },
    { "MSG_TYPE15_TO_CPU", 8841 },
    { "MSG_TYPE4_DROP", 8842 },
    { "MSG_TYPE4_TO_CPU", 8843 },
    { "MSG_TYPE5_DROP", 8844 },
    { "MSG_TYPE5_TO_CPU", 8845 },
    { "MSG_TYPE6_DROP", 8846 },
    { "MSG_TYPE6_TO_CPU", 8847 },
    { "MSG_TYPE7_DROP", 8848 },
    { "MSG_TYPE7_TO_CPU", 8849 },
    { "MTU", 8850 },
    { "MTU_CHECK", 8851 },
    { "MTU_CHECK_FAIL", 8852 },
    { "MTU_CHECK_FAIL_TO_CPU", 8853 },
    { "MULTIPLE_MIRROR_DST", 8854 },
    { "MULTIPLIER_EPIPE", 8855 },
    { "MULTIPLIER_EVICT", 8856 },
    { "MULTIPLIER_IPIPE", 8857 },
    { "MULTIPLIER_PORT", 8858 },
    { "MULTIPLIER_SEC", 8859 },
    { "MULTIPLIER_TM", 8860 },
    { "MULTI_HOP", 8861 },
    { "MY_MODID", 8862 },
    { "MY_STATION_CAM_BIST_CONFIG_1_64r", 8863 },
    { "MY_STATION_CAM_BIST_CONFIG_64r", 8864 },
    { "MY_STATION_CAM_BIST_STATUSr", 8865 },
    { "MY_STATION_CAM_CONTROLr", 8866 },
    { "MY_STATION_TCAM_DATA_ONLYm", 8867 },
    { "MY_STATION_TCAM_ENTRY_ONLYm", 8868 },
    { "MY_STATION_TCAMm", 8869 },
    { "NAMESPACE_ID", 8870 },
    { "NAMESPACE_ID_MASK", 8871 },
    { "NARROW_INDEX", 8872 },
    { "NARROW_SIZE", 8873 },
    { "NARROW_START", 8874 },
    { "ND_DROP", 8875 },
    { "ND_TO_CPU", 8876 },
    { "NEIGHBOR_SIGNALED_SESSION_DOWN", 8877 },
    { "NEW_CFI", 8878 },
    { "NEW_DSCP", 8879 },
    { "NEW_EXP", 8880 },
    { "NEW_FLOW_LEARN", 8881 },
    { "NEW_INT_ECN_CNG", 8882 },
    { "NEW_INT_PRI", 8883 },
    { "NEW_PAYLOAD_ECN", 8884 },
    { "NEW_PRI", 8885 },
    { "NEXT_HEADER", 8886 },
    { "NHOP", 8887 },
    { "NHOP_CLASS_ID", 8888 },
    { "NHOP_DROP", 8889 },
    { "NHOP_ID", 8890 },
    { "NHOP_ID_BASE", 8891 },
    { "NHOP_MASK", 8892 },
    { "NHOP_MC_INDEX", 8893 },
    { "NHOP_METADATA", 8894 },
    { "NHOP_SORTED", 8895 },
    { "NIV_FORWARDING_DROP", 8896 },
    { "NIV_PRUNE", 8897 },
    { "NON", 8898 },
    { "NONCONCAT_SUB_FIELD_WIDTH", 8899 },
    { "NONE", 8900 },
    { "NONKAY_MGMT_PKT", 8901 },
    { "NONUCAST_TRUNK_BLOCK_MASKm", 8902 },
    { "NONUC_CONCAT", 8903 },
    { "NONUC_HASH_USE_DST", 8904 },
    { "NONUC_HASH_USE_LB_HASH", 8905 },
    { "NONUC_HASH_USE_SRC", 8906 },
    { "NONUC_HASH_USE_SRC_PORT", 8907 },
    { "NONUC_MASK", 8908 },
    { "NONUC_MEMBER_CNT", 8909 },
    { "NONUC_MEMBER_MODID", 8910 },
    { "NONUC_MEMBER_MODPORT", 8911 },
    { "NONUC_OFFSET", 8912 },
    { "NONUC_PRUNE_DROP", 8913 },
    { "NONUC_SUBSET_SELECT", 8914 },
    { "NONUC_TRUNK_RESOLUTION_MASK", 8915 },
    { "NON_BOS_ACTIONS", 8916 },
    { "NON_IP", 8917 },
    { "NON_IPV4_IPV6_MPLS", 8918 },
    { "NON_IP_DISCARD", 8919 },
    { "NON_IP_ERROR_TO_CPU", 8920 },
    { "NON_IP_RESPONSIVE", 8921 },
    { "NON_LPM_COMPRESS_MASK_IN_RULE", 8922 },
    { "NON_OR_ANY", 8923 },
    { "NON_OR_FIRST", 8924 },
    { "NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 8925 },
    { "NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 8926 },
    { "NON_RESPONSIVE_GREEN_DROP_PERCENTAGE", 8927 },
    { "NON_RESPONSIVE_NON_IP_ECN_CNG", 8928 },
    { "NON_RESPONSIVE_RED_DROP_MAX_THD_CELLS", 8929 },
    { "NON_RESPONSIVE_RED_DROP_MIN_THD_CELLS", 8930 },
    { "NON_RESPONSIVE_RED_DROP_PERCENTAGE", 8931 },
    { "NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 8932 },
    { "NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 8933 },
    { "NON_RESPONSIVE_YELLOW_DROP_PERCENTAGE", 8934 },
    { "NON_STATIC_MAC_MOVE_TO_CPU", 8935 },
    { "NON_TRILL_FRAME_ON_NETWORK_PORT_DROP", 8936 },
    { "NON_UNICAST_SWITCHED", 8937 },
    { "NOOP", 8938 },
    { "NOP", 8939 },
    { "NORMAL", 8940 },
    { "NORMALIZE_L2", 8941 },
    { "NORMALIZE_L3_L4", 8942 },
    { "NORMAL_PORT", 8943 },
    { "NORMAL_REACH_PAM4", 8944 },
    { "NORMAL_REACH_PAM4_AUTO", 8945 },
    { "NOT_FIRST", 8946 },
    { "NOT_L3_L4_PKT", 8947 },
    { "NOT_LOCKED", 8948 },
    { "NOT_SUPPORTED", 8949 },
    { "NOT_SWITCHED", 8950 },
    { "NO_ASSIGNED", 8951 },
    { "NO_DIAGNOSTIC", 8952 },
    { "NO_DROP_COUNT", 8953 },
    { "NO_HIT", 8954 },
    { "NO_L4_PORT_MATCH", 8955 },
    { "NO_LEARNING", 8956 },
    { "NO_OP", 8957 },
    { "NO_SCAN", 8958 },
    { "NS_ARM_1588_TIMERr", 8959 },
    { "NS_ARM_TIMER_REFERENCE_0r", 8960 },
    { "NS_ARM_TIMER_REFERENCE_1r", 8961 },
    { "NS_ARM_TIMER_REFERENCEr", 8962 },
    { "NS_ARM_TIMER_REF_INIT_LOWERr", 8963 },
    { "NS_ARM_TIMER_REF_INIT_UPPERr", 8964 },
    { "NS_BS0_BS_CLK_CTRLr", 8965 },
    { "NS_BS0_BS_CONFIGr", 8966 },
    { "NS_BS0_BS_HEARTBEAT_CTRLr", 8967 },
    { "NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr", 8968 },
    { "NS_BS0_BS_HEARTBEAT_UP_DURATIONr", 8969 },
    { "NS_BS0_BS_INITIAL_CRCr", 8970 },
    { "NS_BS0_BS_INPUT_TIME_0r", 8971 },
    { "NS_BS0_BS_INPUT_TIME_1r", 8972 },
    { "NS_BS0_BS_INPUT_TIME_2r", 8973 },
    { "NS_BS0_BS_OUTPUT_TIME_0r", 8974 },
    { "NS_BS0_BS_OUTPUT_TIME_1r", 8975 },
    { "NS_BS0_BS_OUTPUT_TIME_2r", 8976 },
    { "NS_BS0_BS_TC_CTRLr", 8977 },
    { "NS_BS0_CLK_EVENT_CTRLr", 8978 },
    { "NS_BS0_SYNC_MODEr", 8979 },
    { "NS_BS1_BS_CLK_CTRLr", 8980 },
    { "NS_BS1_BS_CONFIGr", 8981 },
    { "NS_BS1_BS_HEARTBEAT_CTRLr", 8982 },
    { "NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr", 8983 },
    { "NS_BS1_BS_HEARTBEAT_UP_DURATIONr", 8984 },
    { "NS_BS1_BS_INITIAL_CRCr", 8985 },
    { "NS_BS1_BS_INPUT_TIME_0r", 8986 },
    { "NS_BS1_BS_INPUT_TIME_1r", 8987 },
    { "NS_BS1_BS_INPUT_TIME_2r", 8988 },
    { "NS_BS1_BS_OUTPUT_TIME_0r", 8989 },
    { "NS_BS1_BS_OUTPUT_TIME_1r", 8990 },
    { "NS_BS1_BS_OUTPUT_TIME_2r", 8991 },
    { "NS_BS1_BS_TC_CTRLr", 8992 },
    { "NS_BS1_CLK_EVENT_CTRLr", 8993 },
    { "NS_BS1_SYNC_MODEr", 8994 },
    { "NS_BS_CLK_EVENT_CTRLr", 8995 },
    { "NS_BS_REF_CLK_GEN_CTRLr", 8996 },
    { "NS_BS_SYNC_MODEr", 8997 },
    { "NS_IEEE1588_TIME_CONTROL_FRAC_SEC_MAXr", 8998 },
    { "NS_IEEE1588_TIME_CONTROL_LOADr", 8999 },
    { "NS_IEEE1588_TIME_CONTROLr", 9000 },
    { "NS_IEEE1588_TIME_FRAC_SEC_S0r", 9001 },
    { "NS_IEEE1588_TIME_FRAC_SEC_S1r", 9002 },
    { "NS_IEEE1588_TIME_FRAC_SEC_S2r", 9003 },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_LOWERr", 9004 },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_UPPERr", 9005 },
    { "NS_IEEE1588_TIME_LEAP_SEC_CONTROLr", 9006 },
    { "NS_IEEE1588_TIME_SEC_LOWERr", 9007 },
    { "NS_IEEE1588_TIME_SEC_UPPERr", 9008 },
    { "NS_MISC_CLK_EVENT_CTRLr", 9009 },
    { "NS_MISC_EVENT_OVRD_STATUSr", 9010 },
    { "NS_MISC_EVENT_STATUSr", 9011 },
    { "NS_NTP_EPOCH_OFFSET_LOWERr", 9012 },
    { "NS_NTP_EPOCH_OFFSET_UPPERr", 9013 },
    { "NS_NTP_EPOCH_VALUE_0r", 9014 },
    { "NS_NTP_EPOCH_VALUE_1r", 9015 },
    { "NS_NTP_LEAP_SEC_CONTROLr", 9016 },
    { "NS_NTP_LEAP_SMEAR_CONTROLr", 9017 },
    { "NS_NTP_SMEAR_OFFSETr", 9018 },
    { "NS_NTP_TOD_OFFSETr", 9019 },
    { "NS_NTP_TOD_STATUSr", 9020 },
    { "NS_NTP_TOD_VALUE_0r", 9021 },
    { "NS_NTP_TOD_VALUE_1r", 9022 },
    { "NS_NTP_TOD_VALUEr", 9023 },
    { "NS_PTP_1PPS_GPIO_PADr", 9024 },
    { "NS_PTP_TOD_A_ACCUMULATOR_0r", 9025 },
    { "NS_PTP_TOD_A_ACCUMULATOR_1r", 9026 },
    { "NS_PTP_TOD_A_ACCUMULATOR_2r", 9027 },
    { "NS_PTP_TOD_A_VALUE_0r", 9028 },
    { "NS_PTP_TOD_A_VALUE_1r", 9029 },
    { "NS_PTP_TOD_A_VALUE_2r", 9030 },
    { "NS_PTP_TOD_B_ACCUMULATOR_0r", 9031 },
    { "NS_PTP_TOD_B_ACCUMULATOR_1r", 9032 },
    { "NS_PTP_TOD_B_ACCUMULATOR_2r", 9033 },
    { "NS_PTP_TOD_B_VALUE_0r", 9034 },
    { "NS_PTP_TOD_B_VALUE_1r", 9035 },
    { "NS_PTP_TOD_B_VALUE_2r", 9036 },
    { "NS_PTP_TOD_OFFSETr", 9037 },
    { "NS_PTP_TOD_STATUSr", 9038 },
    { "NS_SYNCE_CLK_EVENT_OVRD_STATUSr", 9039 },
    { "NS_SYNCE_CLK_EVENT_STATUSr", 9040 },
    { "NS_TIMESYNC_COUNTER_CONFIG_SELECTr", 9041 },
    { "NS_TIMESYNC_GPIO_0_CTRLr", 9042 },
    { "NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr", 9043 },
    { "NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr", 9044 },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr", 9045 },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr", 9046 },
    { "NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr", 9047 },
    { "NS_TIMESYNC_GPIO_1_CTRLr", 9048 },
    { "NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr", 9049 },
    { "NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr", 9050 },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr", 9051 },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr", 9052 },
    { "NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr", 9053 },
    { "NS_TIMESYNC_GPIO_2_CTRLr", 9054 },
    { "NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr", 9055 },
    { "NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr", 9056 },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr", 9057 },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr", 9058 },
    { "NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr", 9059 },
    { "NS_TIMESYNC_GPIO_3_CTRLr", 9060 },
    { "NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr", 9061 },
    { "NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr", 9062 },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr", 9063 },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr", 9064 },
    { "NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr", 9065 },
    { "NS_TIMESYNC_GPIO_4_CTRLr", 9066 },
    { "NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr", 9067 },
    { "NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr", 9068 },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr", 9069 },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr", 9070 },
    { "NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr", 9071 },
    { "NS_TIMESYNC_GPIO_5_CTRLr", 9072 },
    { "NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr", 9073 },
    { "NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr", 9074 },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr", 9075 },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr", 9076 },
    { "NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr", 9077 },
    { "NS_TIMESYNC_GPIO_CTRLr", 9078 },
    { "NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr", 9079 },
    { "NS_TIMESYNC_GPIO_OUTPUT_ENABLEr", 9080 },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr", 9081 },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr", 9082 },
    { "NS_TIMESYNC_GPIO_UP_EVENT_CTRLr", 9083 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr", 9084 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r", 9085 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r", 9086 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r", 9087 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r", 9088 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr", 9089 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r", 9090 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r", 9091 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r", 9092 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r", 9093 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr", 9094 },
    { "NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr", 9095 },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_0r", 9096 },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_1r", 9097 },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_2r", 9098 },
    { "NS_TIMESYNC_TS0_BS_INIT_CTRLr", 9099 },
    { "NS_TIMESYNC_TS0_COUNTER_ENABLEr", 9100 },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr", 9101 },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr", 9102 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr", 9103 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr", 9104 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr", 9105 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr", 9106 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr", 9107 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr", 9108 },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r", 9109 },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r", 9110 },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r", 9111 },
    { "NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr", 9112 },
    { "NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr", 9113 },
    { "NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr", 9114 },
    { "NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr", 9115 },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_0r", 9116 },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_1r", 9117 },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_2r", 9118 },
    { "NS_TIMESYNC_TS1_BS_INIT_CTRLr", 9119 },
    { "NS_TIMESYNC_TS1_COUNTER_ENABLEr", 9120 },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr", 9121 },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr", 9122 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr", 9123 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr", 9124 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr", 9125 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr", 9126 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr", 9127 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr", 9128 },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r", 9129 },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r", 9130 },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r", 9131 },
    { "NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr", 9132 },
    { "NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr", 9133 },
    { "NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr", 9134 },
    { "NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr", 9135 },
    { "NS_TIMESYNC_TS_ACCUMULATOR_0r", 9136 },
    { "NS_TIMESYNC_TS_ACCUMULATOR_1r", 9137 },
    { "NS_TIMESYNC_TS_ACCUMULATOR_2r", 9138 },
    { "NS_TIMESYNC_TS_BS_INIT_CTRLr", 9139 },
    { "NS_TIMESYNC_TS_COUNTER_ENABLEr", 9140 },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr", 9141 },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr", 9142 },
    { "NS_TIMESYNC_TS_EVENT_FWD_CFGr", 9143 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr", 9144 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr", 9145 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr", 9146 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr", 9147 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr", 9148 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr", 9149 },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r", 9150 },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r", 9151 },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r", 9152 },
    { "NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr", 9153 },
    { "NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr", 9154 },
    { "NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr", 9155 },
    { "NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr", 9156 },
    { "NS_TS_CAPTURE_DLY_EVENT_CTRLr", 9157 },
    { "NS_TS_CAPTURE_DLY_LUT_CTRLr", 9158 },
    { "NS_TS_CAPTURE_DLY_STAT0r", 9159 },
    { "NS_TS_CAPTURE_DLY_STAT1r", 9160 },
    { "NS_TS_CAPTURE_STATUSr", 9161 },
    { "NS_TS_COUNTER_UPDATE_PTP_LOWERr", 9162 },
    { "NS_TS_COUNTER_UPDATE_PTP_UPPERr", 9163 },
    { "NS_TS_CPU_FIFO1_ECC_CONTROLr", 9164 },
    { "NS_TS_CPU_FIFO1_ECC_STATUSr", 9165 },
    { "NS_TS_CPU_FIFO1_TM_CONTROLr", 9166 },
    { "NS_TS_CPU_FIFO2_ECC_CONTROLr", 9167 },
    { "NS_TS_CPU_FIFO2_ECC_STATUSr", 9168 },
    { "NS_TS_CPU_FIFO2_TM_CONTROLr", 9169 },
    { "NS_TS_CPU_FIFO_ECC_CONTROLr", 9170 },
    { "NS_TS_CPU_FIFO_ECC_STATUSr", 9171 },
    { "NS_TS_CPU_FIFO_TM_CONTROLr", 9172 },
    { "NS_TS_INT_ENABLEr", 9173 },
    { "NS_TS_INT_GEN_CTRLr", 9174 },
    { "NS_TS_INT_GEN_INTERVALr", 9175 },
    { "NS_TS_INT_GEN_OFFSET_LOWERr", 9176 },
    { "NS_TS_INT_GEN_OFFSET_UPPERr", 9177 },
    { "NS_TS_INT_STATUSr", 9178 },
    { "NTP", 9179 },
    { "NTP_CONFIGr", 9180 },
    { "NTP_TC", 9181 },
    { "NUM_ABILITIES", 9182 },
    { "NUM_ACTIONS", 9183 },
    { "NUM_ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_INFO", 9184 },
    { "NUM_ACTION_CHANGE_PKT_L2_FIELDS_INFO", 9185 },
    { "NUM_ACTION_CTR_ENABLE_INFO", 9186 },
    { "NUM_ACTION_DCN_DISABLE_INFO", 9187 },
    { "NUM_ACTION_DCN_ENABLE_INFO", 9188 },
    { "NUM_ACTION_DELAYED_DROP_ENABLE_INFO", 9189 },
    { "NUM_ACTION_DELAYED_REDIRECT_ENABLE_INFO", 9190 },
    { "NUM_ACTION_DELAYED_REDIRECT_PORT_INFO", 9191 },
    { "NUM_ACTION_DGM_BIAS_INFO", 9192 },
    { "NUM_ACTION_DGM_COST_INFO", 9193 },
    { "NUM_ACTION_DGM_INFO", 9194 },
    { "NUM_ACTION_DGM_THRESHOLD_INFO", 9195 },
    { "NUM_ACTION_DISABLE_SRC_PRUNING_INFO", 9196 },
    { "NUM_ACTION_DLB_ECMP_MONITOR_DISABLE_INFO", 9197 },
    { "NUM_ACTION_DLB_ECMP_MONITOR_ENABLE_INFO", 9198 },
    { "NUM_ACTION_DO_NOT_CHANGE_TTL_INFO", 9199 },
    { "NUM_ACTION_DO_NOT_CUT_THROUGH_INFO", 9200 },
    { "NUM_ACTION_DO_NOT_NAT_INFO", 9201 },
    { "NUM_ACTION_DO_NOT_URPF_INFO", 9202 },
    { "NUM_ACTION_DYNAMIC_ECMP_CANCEL_INFO", 9203 },
    { "NUM_ACTION_DYNAMIC_ECMP_ENABLE_INFO", 9204 },
    { "NUM_ACTION_ECMP_HASH_INFO", 9205 },
    { "NUM_ACTION_ECMP_SPRAY_HASH_CANCEL_INFO", 9206 },
    { "NUM_ACTION_EGR_TIMESTAMP_INSERT_CANCEL_INFO", 9207 },
    { "NUM_ACTION_EGR_TIMESTAMP_INSERT_INFO", 9208 },
    { "NUM_ACTION_ETRAP_COLOR_DISABLE_INFO", 9209 },
    { "NUM_ACTION_ETRAP_COLOR_ENABLE_INFO", 9210 },
    { "NUM_ACTION_ETRAP_LOOKUP_DISABLE_INFO", 9211 },
    { "NUM_ACTION_ETRAP_LOOKUP_ENABLE_INFO", 9212 },
    { "NUM_ACTION_ETRAP_QUEUE_DISABLE_INFO", 9213 },
    { "NUM_ACTION_ETRAP_QUEUE_ENABLE_INFO", 9214 },
    { "NUM_ACTION_EXACT_MATCH_CLASS_ID_INFO", 9215 },
    { "NUM_ACTION_FLEX_CTR_G_COUNT_INFO", 9216 },
    { "NUM_ACTION_FLEX_CTR_R_COUNT_INFO", 9217 },
    { "NUM_ACTION_FLEX_CTR_Y_COUNT_INFO", 9218 },
    { "NUM_ACTION_FP_DELAYED_DROP_ID_INFO", 9219 },
    { "NUM_ACTION_FP_DELAYED_REDIRECT_ID_INFO", 9220 },
    { "NUM_ACTION_FP_ING_ADD_REDIRECT_DATA_ID_INFO", 9221 },
    { "NUM_ACTION_FP_ING_CLASS_ID_INFO", 9222 },
    { "NUM_ACTION_FP_ING_REDIRECT_DATA_ID_INFO", 9223 },
    { "NUM_ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_INFO", 9224 },
    { "NUM_ACTION_GREEN_TO_PID_INFO", 9225 },
    { "NUM_ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_INFO", 9226 },
    { "NUM_ACTION_G_COPY_TO_CPU_CANCEL_INFO", 9227 },
    { "NUM_ACTION_G_COPY_TO_CPU_INFO", 9228 },
    { "NUM_ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_INFO", 9229 },
    { "NUM_ACTION_G_DOT1P_UPDATES_CANCEL_INFO", 9230 },
    { "NUM_ACTION_G_DROP_CANCEL_INFO", 9231 },
    { "NUM_ACTION_G_DROP_INFO", 9232 },
    { "NUM_ACTION_G_DSCP_UPDATES_CANCEL_INFO", 9233 },
    { "NUM_ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_INFO", 9234 },
    { "NUM_ACTION_G_INTPRI_TO_INNER_DOT1P_INFO", 9235 },
    { "NUM_ACTION_G_INTPRI_TO_TOS_INFO", 9236 },
    { "NUM_ACTION_G_INTPRI_UPDATES_CANCEL_INFO", 9237 },
    { "NUM_ACTION_G_NEW_COLOR_INFO", 9238 },
    { "NUM_ACTION_G_NEW_COS_INFO", 9239 },
    { "NUM_ACTION_G_NEW_DSCP_INFO", 9240 },
    { "NUM_ACTION_G_NEW_ECN_INFO", 9241 },
    { "NUM_ACTION_G_NEW_INTCN_INFO", 9242 },
    { "NUM_ACTION_G_NEW_INTPRI_INFO", 9243 },
    { "NUM_ACTION_G_NEW_MC_COS_INFO", 9244 },
    { "NUM_ACTION_G_NEW_OUTER_DOT1P_INFO", 9245 },
    { "NUM_ACTION_G_NEW_TOS_INFO", 9246 },
    { "NUM_ACTION_G_NEW_UC_COS_INFO", 9247 },
    { "NUM_ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_INFO", 9248 },
    { "NUM_ACTION_G_OUTER_DOT1P_TO_TOS_INFO", 9249 },
    { "NUM_ACTION_G_PRESERVE_DOT1P_INFO", 9250 },
    { "NUM_ACTION_G_PRESERVE_DSCP_INFO", 9251 },
    { "NUM_ACTION_G_SWITCH_TO_CPU_CANCEL_INFO", 9252 },
    { "NUM_ACTION_G_SWITCH_TO_CPU_REINSATE_INFO", 9253 },
    { "NUM_ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_INFO", 9254 },
    { "NUM_ACTION_HGT_SPRAY_HASH_CANCEL_INFO", 9255 },
    { "NUM_ACTION_HIGIG_CLASS_ID_SELECT_INFO", 9256 },
    { "NUM_ACTION_HIGIG_EH_MASK_PROFILE_ID_INFO", 9257 },
    { "NUM_ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_INFO", 9258 },
    { "NUM_ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_INFO", 9259 },
    { "NUM_ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_INFO", 9260 },
    { "NUM_ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_INFO", 9261 },
    { "NUM_ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_INFO", 9262 },
    { "NUM_ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_INFO", 9263 },
    { "NUM_ACTION_INBAND_TELEMETRY_PROFILE_IDX_INFO", 9264 },
    { "NUM_ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_INFO", 9265 },
    { "NUM_ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_INFO", 9266 },
    { "NUM_ACTION_ING_CLASS_ID_SELECT_INFO", 9267 },
    { "NUM_ACTION_ING_TIMESTAMP_INSERT_CANCEL_INFO", 9268 },
    { "NUM_ACTION_ING_TIMESTAMP_INSERT_INFO", 9269 },
    { "NUM_ACTION_L3_SWITCH_CANCEL_INFO", 9270 },
    { "NUM_ACTION_MATCH_ID_INFO", 9271 },
    { "NUM_ACTION_METER_ENABLE_INFO", 9272 },
    { "NUM_ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_INFO", 9273 },
    { "NUM_ACTION_MIRROR_FLOW_CLASS_ENABLE_INFO", 9274 },
    { "NUM_ACTION_MIRROR_FLOW_CLASS_INFO", 9275 },
    { "NUM_ACTION_MIRROR_ING_FLEX_SFLOW_ID_INFO", 9276 },
    { "NUM_ACTION_MIRROR_INSTANCE_ENABLE_INFO", 9277 },
    { "NUM_ACTION_MIRROR_INSTANCE_ID_INFO", 9278 },
    { "NUM_ACTION_MIRROR_ON_DROP_TM_DISABLE_INFO", 9279 },
    { "NUM_ACTION_MIRROR_ON_DROP_TM_ENABLE_INFO", 9280 },
    { "NUM_ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_INFO", 9281 },
    { "NUM_ACTION_MIRROR_OVERRIDE_INFO", 9282 },
    { "NUM_ACTION_NAT_EGR_OVERRIDE_INFO", 9283 },
    { "NUM_ACTION_NEW_CLASSIFICATION_TAG_INFO", 9284 },
    { "NUM_ACTION_NEW_CPU_COS_INFO", 9285 },
    { "NUM_ACTION_NEW_HIGIG_EH_INFO", 9286 },
    { "NUM_ACTION_NEW_SERVICE_POOL_ID_INFO", 9287 },
    { "NUM_ACTION_NEW_SERVICE_POOL_PRECEDENCE_INFO", 9288 },
    { "NUM_ACTION_NEW_UNTAG_PKT_PRIORITY_INFO", 9289 },
    { "NUM_ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_INFO", 9290 },
    { "NUM_ACTION_REDIRECT_ADD_PORTS_BROADCAST_INFO", 9291 },
    { "NUM_ACTION_REDIRECT_L2_MC_GROUP_ID_INFO", 9292 },
    { "NUM_ACTION_REDIRECT_L3_MC_NHOP_ID_INFO", 9293 },
    { "NUM_ACTION_REDIRECT_PORTS_BROADCAST_PKT_INFO", 9294 },
    { "NUM_ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_INFO", 9295 },
    { "NUM_ACTION_REDIRECT_PORTS_VLAN_BROADCAST_INFO", 9296 },
    { "NUM_ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_INFO", 9297 },
    { "NUM_ACTION_REDIRECT_TO_DVP_INFO", 9298 },
    { "NUM_ACTION_REDIRECT_TO_ECMP_INFO", 9299 },
    { "NUM_ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_INFO", 9300 },
    { "NUM_ACTION_REDIRECT_TO_MODULE_INFO", 9301 },
    { "NUM_ACTION_REDIRECT_TO_NHOP_INFO", 9302 },
    { "NUM_ACTION_REDIRECT_TO_PORT_INFO", 9303 },
    { "NUM_ACTION_REDIRECT_TO_TRUNK_INFO", 9304 },
    { "NUM_ACTION_REDIRECT_UC_CANCEL_INFO", 9305 },
    { "NUM_ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_INFO", 9306 },
    { "NUM_ACTION_R_COPY_TO_CPU_CANCEL_INFO", 9307 },
    { "NUM_ACTION_R_COPY_TO_CPU_INFO", 9308 },
    { "NUM_ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_INFO", 9309 },
    { "NUM_ACTION_R_DOT1P_UPDATES_CANCEL_INFO", 9310 },
    { "NUM_ACTION_R_DROP_CANCEL_INFO", 9311 },
    { "NUM_ACTION_R_DROP_INFO", 9312 },
    { "NUM_ACTION_R_DSCP_UPDATES_CANCEL_INFO", 9313 },
    { "NUM_ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_INFO", 9314 },
    { "NUM_ACTION_R_INTPRI_TO_INNER_DOT1P_INFO", 9315 },
    { "NUM_ACTION_R_INTPRI_TO_TOS_INFO", 9316 },
    { "NUM_ACTION_R_INTPRI_UPDATES_CANCEL_INFO", 9317 },
    { "NUM_ACTION_R_NEW_COLOR_INFO", 9318 },
    { "NUM_ACTION_R_NEW_COS_INFO", 9319 },
    { "NUM_ACTION_R_NEW_DSCP_INFO", 9320 },
    { "NUM_ACTION_R_NEW_ECN_INFO", 9321 },
    { "NUM_ACTION_R_NEW_INTCN_INFO", 9322 },
    { "NUM_ACTION_R_NEW_INTPRI_INFO", 9323 },
    { "NUM_ACTION_R_NEW_MC_COS_INFO", 9324 },
    { "NUM_ACTION_R_NEW_OUTER_DOT1P_INFO", 9325 },
    { "NUM_ACTION_R_NEW_UC_COS_INFO", 9326 },
    { "NUM_ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_INFO", 9327 },
    { "NUM_ACTION_R_OUTER_DOT1P_TO_TOS_INFO", 9328 },
    { "NUM_ACTION_R_PRESERVE_DOT1P_INFO", 9329 },
    { "NUM_ACTION_R_PRESERVE_DSCP_INFO", 9330 },
    { "NUM_ACTION_R_SWITCH_TO_CPU_CANCEL_INFO", 9331 },
    { "NUM_ACTION_R_SWITCH_TO_CPU_REINSATE_INFO", 9332 },
    { "NUM_ACTION_SFLOW_ENABLE_INFO", 9333 },
    { "NUM_ACTION_SWITCH_TO_ECMP_INFO", 9334 },
    { "NUM_ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_INFO", 9335 },
    { "NUM_ACTION_SWITCH_TO_L3UC_INFO", 9336 },
    { "NUM_ACTION_TRUNK_SPRAY_HASH_CANCEL_INFO", 9337 },
    { "NUM_ACTION_UNMODIFIED_REDIRECT_TO_MODULE_INFO", 9338 },
    { "NUM_ACTION_UNMODIFIED_REDIRECT_TO_PORT_INFO", 9339 },
    { "NUM_ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_INFO", 9340 },
    { "NUM_ACTION_VISIBILITY_ENABLE_INFO", 9341 },
    { "NUM_ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_INFO", 9342 },
    { "NUM_ACTION_Y_COPY_TO_CPU_CANCEL_INFO", 9343 },
    { "NUM_ACTION_Y_COPY_TO_CPU_INFO", 9344 },
    { "NUM_ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_INFO", 9345 },
    { "NUM_ACTION_Y_DOT1P_UPDATES_CANCEL_INFO", 9346 },
    { "NUM_ACTION_Y_DROP_CANCEL_INFO", 9347 },
    { "NUM_ACTION_Y_DROP_INFO", 9348 },
    { "NUM_ACTION_Y_DSCP_UPDATES_CANCEL_INFO", 9349 },
    { "NUM_ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_INFO", 9350 },
    { "NUM_ACTION_Y_INTPRI_TO_INNER_DOT1P_INFO", 9351 },
    { "NUM_ACTION_Y_INTPRI_TO_TOS_INFO", 9352 },
    { "NUM_ACTION_Y_INTPRI_UPDATES_CANCEL_INFO", 9353 },
    { "NUM_ACTION_Y_NEW_COLOR_INFO", 9354 },
    { "NUM_ACTION_Y_NEW_COS_INFO", 9355 },
    { "NUM_ACTION_Y_NEW_DSCP_INFO", 9356 },
    { "NUM_ACTION_Y_NEW_ECN_INFO", 9357 },
    { "NUM_ACTION_Y_NEW_INTCN_INFO", 9358 },
    { "NUM_ACTION_Y_NEW_INTPRI_INFO", 9359 },
    { "NUM_ACTION_Y_NEW_MC_COS_INFO", 9360 },
    { "NUM_ACTION_Y_NEW_OUTER_DOT1P_INFO", 9361 },
    { "NUM_ACTION_Y_NEW_UC_COS_INFO", 9362 },
    { "NUM_ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_INFO", 9363 },
    { "NUM_ACTION_Y_OUTER_DOT1P_TO_TOS_INFO", 9364 },
    { "NUM_ACTION_Y_PRESERVE_DOT1P_INFO", 9365 },
    { "NUM_ACTION_Y_PRESERVE_DSCP_INFO", 9366 },
    { "NUM_ACTION_Y_SWITCH_TO_CPU_CANCEL_INFO", 9367 },
    { "NUM_ACTION_Y_SWITCH_TO_CPU_REINSATE_INFO", 9368 },
    { "NUM_AGGR", 9369 },
    { "NUM_AGG_LIST_MEMBER", 9370 },
    { "NUM_ATTRIBUTES", 9371 },
    { "NUM_AUTH_IDS_EXCEED_MAX", 9372 },
    { "NUM_BANKS", 9373 },
    { "NUM_BASE_BUCKETS", 9374 },
    { "NUM_BASE_ENTRIES", 9375 },
    { "NUM_BUFFER_POOL", 9376 },
    { "NUM_CELLS", 9377 },
    { "NUM_COMPRESSION_TYPE", 9378 },
    { "NUM_CONCAT_SUB_FIELD", 9379 },
    { "NUM_COUNTERS", 9380 },
    { "NUM_CPU_Q", 9381 },
    { "NUM_DB_0_LEVELS", 9382 },
    { "NUM_DB_1_LEVELS", 9383 },
    { "NUM_DB_2_LEVELS", 9384 },
    { "NUM_DB_3_LEVELS", 9385 },
    { "NUM_ENDPOINTS_EXCEED_MAX", 9386 },
    { "NUM_ENTRIES", 9387 },
    { "NUM_ENTRIES_CREATED", 9388 },
    { "NUM_ENTRIES_TENTATIVE", 9389 },
    { "NUM_FIELDS", 9390 },
    { "NUM_FIXED_BANKS", 9391 },
    { "NUM_GRANULARITY", 9392 },
    { "NUM_GROUP", 9393 },
    { "NUM_IP_ENTRY", 9394 },
    { "NUM_KEYS", 9395 },
    { "NUM_LABELS", 9396 },
    { "NUM_LANES", 9397 },
    { "NUM_LOOKUP0_LT", 9398 },
    { "NUM_LOOKUP1_LT", 9399 },
    { "NUM_MC_Q", 9400 },
    { "NUM_MC_Q_0", 9401 },
    { "NUM_MC_Q_2", 9402 },
    { "NUM_MC_Q_4", 9403 },
    { "NUM_MC_Q_6", 9404 },
    { "NUM_MC_REPL_RESOURCE_FREE", 9405 },
    { "NUM_METERS", 9406 },
    { "NUM_METERS_IN_USE", 9407 },
    { "NUM_METERS_PER_PIPE", 9408 },
    { "NUM_METERS_PER_POOL", 9409 },
    { "NUM_METER_POOLS", 9410 },
    { "NUM_NHOP_DENSE_MODE", 9411 },
    { "NUM_NHOP_SPARSE_MODE", 9412 },
    { "NUM_NONCONCAT_SUB_FIELD", 9413 },
    { "NUM_PARTITION_ID", 9414 },
    { "NUM_PATHS", 9415 },
    { "NUM_PERIOD", 9416 },
    { "NUM_PIPE", 9417 },
    { "NUM_PLL", 9418 },
    { "NUM_POOLS", 9419 },
    { "NUM_PORTS", 9420 },
    { "NUM_PORT_LIST_ENTRIES", 9421 },
    { "NUM_PORT_PRI_GRP", 9422 },
    { "NUM_Q", 9423 },
    { "NUM_QUAL_BFD_DISCRIMINATOR_INFO", 9424 },
    { "NUM_QUAL_BYTES_0_7_AFTER_L2HEADER_INFO", 9425 },
    { "NUM_QUAL_BYTES_16_17_AFTER_L2HEADER_INFO", 9426 },
    { "NUM_QUAL_BYTES_16_23_AFTER_L2HEADER_INFO", 9427 },
    { "NUM_QUAL_BYTES_24_31_AFTER_L2HEADER_INFO", 9428 },
    { "NUM_QUAL_BYTES_8_15_AFTER_L2HEADER_INFO", 9429 },
    { "NUM_QUAL_CNTAG_INFO", 9430 },
    { "NUM_QUAL_COLOR_INFO", 9431 },
    { "NUM_QUAL_COMPRESSED_L3_DST_HIT_INFO", 9432 },
    { "NUM_QUAL_COMPRESSED_L3_SRC_HIT_INFO", 9433 },
    { "NUM_QUAL_CPU_COS_INFO", 9434 },
    { "NUM_QUAL_C_DST_IP_INFO", 9435 },
    { "NUM_QUAL_C_ETHERTYPE_INFO", 9436 },
    { "NUM_QUAL_C_IP_PROTOCOL_INFO", 9437 },
    { "NUM_QUAL_C_L4DST_PORT_INFO", 9438 },
    { "NUM_QUAL_C_L4SRC_PORT_INFO", 9439 },
    { "NUM_QUAL_C_SRC_IP_INFO", 9440 },
    { "NUM_QUAL_C_TCP_FLAGS0_INFO", 9441 },
    { "NUM_QUAL_C_TCP_FLAGS1_INFO", 9442 },
    { "NUM_QUAL_C_TNL_IP_TTL_INFO", 9443 },
    { "NUM_QUAL_C_TOS0_INFO", 9444 },
    { "NUM_QUAL_C_TOS1_INFO", 9445 },
    { "NUM_QUAL_C_TTL0_INFO", 9446 },
    { "NUM_QUAL_C_TTL1_INFO", 9447 },
    { "NUM_QUAL_DCN_PKT_INFO", 9448 },
    { "NUM_QUAL_DEVICE_PORTS_INFO", 9449 },
    { "NUM_QUAL_DOSATTACK_PKT_INFO", 9450 },
    { "NUM_QUAL_DROP_PKT_INFO", 9451 },
    { "NUM_QUAL_DST_IP4_INFO", 9452 },
    { "NUM_QUAL_DST_IP6_HIGH_INFO", 9453 },
    { "NUM_QUAL_DST_IP6_INFO", 9454 },
    { "NUM_QUAL_DST_IP6_LOWER_INFO", 9455 },
    { "NUM_QUAL_DST_IP6_UPPER_INFO", 9456 },
    { "NUM_QUAL_DST_IP_LOCAL_INFO", 9457 },
    { "NUM_QUAL_DST_MAC_INFO", 9458 },
    { "NUM_QUAL_DST_MODULE_INFO", 9459 },
    { "NUM_QUAL_DST_PORT_INFO", 9460 },
    { "NUM_QUAL_DST_TRUNK_INFO", 9461 },
    { "NUM_QUAL_DST_VP_INFO", 9462 },
    { "NUM_QUAL_DST_VP_TRUNK_INFO", 9463 },
    { "NUM_QUAL_DST_VP_VALID_INFO", 9464 },
    { "NUM_QUAL_EGR_DVP_CLASS_ID_INFO", 9465 },
    { "NUM_QUAL_EGR_DVP_GROUP_ID_INFO", 9466 },
    { "NUM_QUAL_EGR_DVP_INFO", 9467 },
    { "NUM_QUAL_EGR_L3_IIF_CLASS_ID_INFO", 9468 },
    { "NUM_QUAL_EGR_NHOP_CLASS_ID_INFO", 9469 },
    { "NUM_QUAL_EM_FIRST_LOOKUP_CLASS_ID_INFO", 9470 },
    { "NUM_QUAL_EM_FIRST_LOOKUP_HIT_INFO", 9471 },
    { "NUM_QUAL_EM_FIRST_LOOKUP_LTID_INFO", 9472 },
    { "NUM_QUAL_EM_GROUP_CLASS_ID_0_INFO", 9473 },
    { "NUM_QUAL_EM_GROUP_CLASS_ID_1_INFO", 9474 },
    { "NUM_QUAL_EM_SECOND_LOOKUP_CLASS_ID_INFO", 9475 },
    { "NUM_QUAL_EM_SECOND_LOOKUP_HIT_INFO", 9476 },
    { "NUM_QUAL_EM_SECOND_LOOKUP_LTID_INFO", 9477 },
    { "NUM_QUAL_ETAG_INFO", 9478 },
    { "NUM_QUAL_ETHERTYPE_INFO", 9479 },
    { "NUM_QUAL_FP_ING_GRP_SEL_CLASS_INFO", 9480 },
    { "NUM_QUAL_FP_VLAN_CLASS0_INFO", 9481 },
    { "NUM_QUAL_FP_VLAN_CLASS1_INFO", 9482 },
    { "NUM_QUAL_FP_VLAN_PORT_GRP_INFO", 9483 },
    { "NUM_QUAL_FWD_TYPE_INFO", 9484 },
    { "NUM_QUAL_FWD_VLAN_ID_INFO", 9485 },
    { "NUM_QUAL_FWD_VLAN_VALID_INFO", 9486 },
    { "NUM_QUAL_GAL_PRESENT_INFO", 9487 },
    { "NUM_QUAL_GSH_ETHERTYPE_LSB_4BIT_INFO", 9488 },
    { "NUM_QUAL_GSH_OPCODE_INFO", 9489 },
    { "NUM_QUAL_GSH_SYSTEM_DST_INFO", 9490 },
    { "NUM_QUAL_HIGIGLOOKUP_PKT_INFO", 9491 },
    { "NUM_QUAL_HIGIG_PKT_INFO", 9492 },
    { "NUM_QUAL_ICMP_ERROR_PKT_INFO", 9493 },
    { "NUM_QUAL_ICMP_TYPE_CODE_INFO", 9494 },
    { "NUM_QUAL_INBAND_TELEMETRY_FLAGS_INFO", 9495 },
    { "NUM_QUAL_INBAND_TELEMETRY_HDR_IN_TNL_INFO", 9496 },
    { "NUM_QUAL_INBAND_TELEMETRY_HDR_TYPE_INFO", 9497 },
    { "NUM_QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_INFO", 9498 },
    { "NUM_QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_INFO", 9499 },
    { "NUM_QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_INFO", 9500 },
    { "NUM_QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_INFO", 9501 },
    { "NUM_QUAL_ING_CLASS_ID_INFO", 9502 },
    { "NUM_QUAL_ING_CLASS_ID_TYPE_INFO", 9503 },
    { "NUM_QUAL_ING_STP_STATE_INFO", 9504 },
    { "NUM_QUAL_INNER_DST_IP4_INFO", 9505 },
    { "NUM_QUAL_INNER_DST_IP6_HIGH_INFO", 9506 },
    { "NUM_QUAL_INNER_DST_IP6_INFO", 9507 },
    { "NUM_QUAL_INNER_DST_IP6_LOWER_INFO", 9508 },
    { "NUM_QUAL_INNER_DST_IP6_UPPER_INFO", 9509 },
    { "NUM_QUAL_INNER_IP_FRAG_INFO", 9510 },
    { "NUM_QUAL_INNER_IP_PROTOCOL_INFO", 9511 },
    { "NUM_QUAL_INNER_IP_PROTO_COMMON_INFO", 9512 },
    { "NUM_QUAL_INNER_IP_TYPE_INFO", 9513 },
    { "NUM_QUAL_INNER_L2_L3_ROUTABLE_PKT_INFO", 9514 },
    { "NUM_QUAL_INNER_L2_OPAQUE_TAG_INFO", 9515 },
    { "NUM_QUAL_INNER_L2_OPAQUE_TAG_PRESENT_INFO", 9516 },
    { "NUM_QUAL_INNER_L2_OUTER_TPID_INFO", 9517 },
    { "NUM_QUAL_INNER_L2_VLAN_OUTER_PRESENT_INFO", 9518 },
    { "NUM_QUAL_INNER_L4DST_PORT_INFO", 9519 },
    { "NUM_QUAL_INNER_L4SRC_PORT_INFO", 9520 },
    { "NUM_QUAL_INNER_SRC_IP4_INFO", 9521 },
    { "NUM_QUAL_INNER_SRC_IP6_HIGH_INFO", 9522 },
    { "NUM_QUAL_INNER_SRC_IP6_INFO", 9523 },
    { "NUM_QUAL_INNER_TOS_INFO", 9524 },
    { "NUM_QUAL_INNER_TPID_INFO", 9525 },
    { "NUM_QUAL_INNER_TTL_INFO", 9526 },
    { "NUM_QUAL_INNER_VLAN_CFI_INFO", 9527 },
    { "NUM_QUAL_INNER_VLAN_ID_INFO", 9528 },
    { "NUM_QUAL_INNER_VLAN_PRI_INFO", 9529 },
    { "NUM_QUAL_INPORTS_INFO", 9530 },
    { "NUM_QUAL_INPORT_INFO", 9531 },
    { "NUM_QUAL_INT_CN_INFO", 9532 },
    { "NUM_QUAL_INT_PRI_INFO", 9533 },
    { "NUM_QUAL_IP6_FLOW_LABEL_INFO", 9534 },
    { "NUM_QUAL_IPADDR_NORMALIZE_INFO", 9535 },
    { "NUM_QUAL_IP_CHECKSUM_VALID_INFO", 9536 },
    { "NUM_QUAL_IP_FIRST_EH_PROTO_INFO", 9537 },
    { "NUM_QUAL_IP_FIRST_EH_SUBCODE_INFO", 9538 },
    { "NUM_QUAL_IP_FLAGS_DF_INFO", 9539 },
    { "NUM_QUAL_IP_FLAGS_MF_INFO", 9540 },
    { "NUM_QUAL_IP_FRAG_INFO", 9541 },
    { "NUM_QUAL_IP_PROTOCOL_INFO", 9542 },
    { "NUM_QUAL_IP_PROTO_COMMON_INFO", 9543 },
    { "NUM_QUAL_IP_SECOND_EH_PROTO_INFO", 9544 },
    { "NUM_QUAL_IP_TYPE_INFO", 9545 },
    { "NUM_QUAL_L2CACHE_HIT_INFO", 9546 },
    { "NUM_QUAL_L2STATION_MOVE_INFO", 9547 },
    { "NUM_QUAL_L2_DST_CLASS_INFO", 9548 },
    { "NUM_QUAL_L2_DST_HIT_INFO", 9549 },
    { "NUM_QUAL_L2_FORMAT_INFO", 9550 },
    { "NUM_QUAL_L2_MC_GROUP_INFO", 9551 },
    { "NUM_QUAL_L2_SRC_CLASS_INFO", 9552 },
    { "NUM_QUAL_L2_SRC_HIT_INFO", 9553 },
    { "NUM_QUAL_L2_SRC_STATIC_INFO", 9554 },
    { "NUM_QUAL_L3_DST_CLASS_INFO", 9555 },
    { "NUM_QUAL_L3_DST_HOST_HIT_INFO", 9556 },
    { "NUM_QUAL_L3_DST_LPM_HIT_INFO", 9557 },
    { "NUM_QUAL_L3_IIF_CLASS_ID_INFO", 9558 },
    { "NUM_QUAL_L3_IIF_INFO", 9559 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_A_0_15_INFO", 9560 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_A_31_16_INFO", 9561 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_B_0_15_INFO", 9562 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_B_31_16_INFO", 9563 },
    { "NUM_QUAL_L3_MC_GROUP_INFO", 9564 },
    { "NUM_QUAL_L3_ROUTABLE_PKT_INFO", 9565 },
    { "NUM_QUAL_L3_SRC_CLASS_INFO", 9566 },
    { "NUM_QUAL_L3_SRC_HOST_HIT_INFO", 9567 },
    { "NUM_QUAL_L3_SRC_LPM_HIT_INFO", 9568 },
    { "NUM_QUAL_L3_TNL_HIT_INFO", 9569 },
    { "NUM_QUAL_L4DST_PORT_INFO", 9570 },
    { "NUM_QUAL_L4SRC_PORT_INFO", 9571 },
    { "NUM_QUAL_L4_PKT_INFO", 9572 },
    { "NUM_QUAL_LLC_HEADER_INFO", 9573 },
    { "NUM_QUAL_LOOPBACK_COLOR_INFO", 9574 },
    { "NUM_QUAL_LOOPBACK_INFO", 9575 },
    { "NUM_QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_INFO", 9576 },
    { "NUM_QUAL_LOOPBACK_PP_PORT_INFO", 9577 },
    { "NUM_QUAL_LOOPBACK_QUEUE_INFO", 9578 },
    { "NUM_QUAL_LOOPBACK_SRC_PORT_INFO", 9579 },
    { "NUM_QUAL_LOOPBACK_TRAFFIC_CLASS_INFO", 9580 },
    { "NUM_QUAL_LOOPBACK_TYPE_INFO", 9581 },
    { "NUM_QUAL_MACADDR_NORMALIZE_INFO", 9582 },
    { "NUM_QUAL_MH_OPCODE_INFO", 9583 },
    { "NUM_QUAL_MIM_ISID_INFO", 9584 },
    { "NUM_QUAL_MIRROR_PKT_INFO", 9585 },
    { "NUM_QUAL_MIRR_COPY_INFO", 9586 },
    { "NUM_QUAL_MIXED_SRC_CLASS_INFO", 9587 },
    { "NUM_QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_INFO", 9588 },
    { "NUM_QUAL_MPLSENTRY_SECONDLOOKUP_HIT_INFO", 9589 },
    { "NUM_QUAL_MPLS_BOS_TERMINATED_INFO", 9590 },
    { "NUM_QUAL_MPLS_CTRL_WORD_INFO", 9591 },
    { "NUM_QUAL_MPLS_CW_VALID_INFO", 9592 },
    { "NUM_QUAL_MPLS_FWD_LABEL_ACTION_INFO", 9593 },
    { "NUM_QUAL_MPLS_FWD_LABEL_BOS_INFO", 9594 },
    { "NUM_QUAL_MPLS_FWD_LABEL_EXP_INFO", 9595 },
    { "NUM_QUAL_MPLS_FWD_LABEL_ID_INFO", 9596 },
    { "NUM_QUAL_MPLS_FWD_LABEL_TTL_INFO", 9597 },
    { "NUM_QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_INFO", 9598 },
    { "NUM_QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_INFO", 9599 },
    { "NUM_QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_INFO", 9600 },
    { "NUM_QUAL_MYSTATIONTCAM_2_HIT_INFO", 9601 },
    { "NUM_QUAL_MYSTATIONTCAM_HIT_INFO", 9602 },
    { "NUM_QUAL_NAT_DST_REALM_ID_INFO", 9603 },
    { "NUM_QUAL_NAT_NEEDED_INFO", 9604 },
    { "NUM_QUAL_NAT_SRC_REALM_ID_INFO", 9605 },
    { "NUM_QUAL_NHOP_INFO", 9606 },
    { "NUM_QUAL_NON_OR_FIRST_FRAGMENT_INFO", 9607 },
    { "NUM_QUAL_NVGRE_VSID_INFO", 9608 },
    { "NUM_QUAL_OPAQUE_TAG_HIGH_INFO", 9609 },
    { "NUM_QUAL_OPAQUE_TAG_LOW_INFO", 9610 },
    { "NUM_QUAL_OPAQUE_TAG_PRESENT_INFO", 9611 },
    { "NUM_QUAL_OPAQUE_TAG_TYPE_INFO", 9612 },
    { "NUM_QUAL_OUTER_TPID_INFO", 9613 },
    { "NUM_QUAL_OUTER_VLAN_CFI_INFO", 9614 },
    { "NUM_QUAL_OUTER_VLAN_ID_INFO", 9615 },
    { "NUM_QUAL_OUTER_VLAN_PRI_INFO", 9616 },
    { "NUM_QUAL_OUTPORT_INFO", 9617 },
    { "NUM_QUAL_OVERLAY_DST_VP_INFO", 9618 },
    { "NUM_QUAL_OVERLAY_ECMP_INFO", 9619 },
    { "NUM_QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_INFO", 9620 },
    { "NUM_QUAL_OVERLAY_EGR_NHOP_CLASS_ID_INFO", 9621 },
    { "NUM_QUAL_PKT_LENGTH_INFO", 9622 },
    { "NUM_QUAL_PKT_RESOLUTION_INFO", 9623 },
    { "NUM_QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_INFO", 9624 },
    { "NUM_QUAL_PORT_SYSTEM_CLASS_INFO", 9625 },
    { "NUM_QUAL_PRESEL_CLASS_INFO", 9626 },
    { "NUM_QUAL_PROTECTION_DATA_DROP_INFO", 9627 },
    { "NUM_QUAL_RAL_PRESENT_INFO", 9628 },
    { "NUM_QUAL_RANGE_CHECKID_BMP_INFO", 9629 },
    { "NUM_QUAL_RANGE_CHECK_GRP_ID_BMP_INFO", 9630 },
    { "NUM_QUAL_REPLICATION_PKT_INFO", 9631 },
    { "NUM_QUAL_RH_FIRST_4_BYTES_INFO", 9632 },
    { "NUM_QUAL_RH_NEXT_4_BYTES_INFO", 9633 },
    { "NUM_QUAL_RTAG7A_HASH_LOWER_INFO", 9634 },
    { "NUM_QUAL_RTAG7A_HASH_UPPER_INFO", 9635 },
    { "NUM_QUAL_RTAG7B_HASH_LOWER_INFO", 9636 },
    { "NUM_QUAL_RTAG7B_HASH_UPPER_INFO", 9637 },
    { "NUM_QUAL_SFLOW_SAMPLED_INFO", 9638 },
    { "NUM_QUAL_SNAP_HEADER_INFO", 9639 },
    { "NUM_QUAL_SRC_IP4_INFO", 9640 },
    { "NUM_QUAL_SRC_IP6_HIGH_INFO", 9641 },
    { "NUM_QUAL_SRC_IP6_INFO", 9642 },
    { "NUM_QUAL_SRC_IP6_LOWER_INFO", 9643 },
    { "NUM_QUAL_SRC_IP6_UPPER_INFO", 9644 },
    { "NUM_QUAL_SRC_MAC_INFO", 9645 },
    { "NUM_QUAL_SRC_MODULE_INFO", 9646 },
    { "NUM_QUAL_SRC_PORT_INFO", 9647 },
    { "NUM_QUAL_SRC_TRUNK_INFO", 9648 },
    { "NUM_QUAL_SRC_VP_INFO", 9649 },
    { "NUM_QUAL_SRC_VP_VALID_INFO", 9650 },
    { "NUM_QUAL_SRV6_SRH_PKT_INFO", 9651 },
    { "NUM_QUAL_SVP_CLASS_INFO", 9652 },
    { "NUM_QUAL_SVP_PORTS_INFO", 9653 },
    { "NUM_QUAL_SYSTEM_PORTS_INFO", 9654 },
    { "NUM_QUAL_TCP_FLAGS_INFO", 9655 },
    { "NUM_QUAL_TNL_CLASS_ID_INFO", 9656 },
    { "NUM_QUAL_TNL_IP_TTL_INFO", 9657 },
    { "NUM_QUAL_TNL_TERMINATED_INFO", 9658 },
    { "NUM_QUAL_TNL_TYPE_INFO", 9659 },
    { "NUM_QUAL_TOS_INFO", 9660 },
    { "NUM_QUAL_TRANSLATED_VLAN_INNER_PRESENT_INFO", 9661 },
    { "NUM_QUAL_TRANSLATED_VLAN_OUTER_PRESENT_INFO", 9662 },
    { "NUM_QUAL_TTL_INFO", 9663 },
    { "NUM_QUAL_UDF_CHUNKS_INFO", 9664 },
    { "NUM_QUAL_UDF_CLASS_INFO", 9665 },
    { "NUM_QUAL_UNDERLAY_ECMP_INFO", 9666 },
    { "NUM_QUAL_VFI_INFO", 9667 },
    { "NUM_QUAL_VISIBILITY_PKT_INFO", 9668 },
    { "NUM_QUAL_VLAN_CLASS_INFO", 9669 },
    { "NUM_QUAL_VLAN_INNER_PRESENT_INFO", 9670 },
    { "NUM_QUAL_VLAN_OUTER_PRESENT_INFO", 9671 },
    { "NUM_QUAL_VNTAG_INFO", 9672 },
    { "NUM_QUAL_VPN_INFO", 9673 },
    { "NUM_QUAL_VRF_INFO", 9674 },
    { "NUM_QUAL_VXLAN_FLAGS_INFO", 9675 },
    { "NUM_QUAL_VXLAN_RSVD_24_INFO", 9676 },
    { "NUM_QUAL_VXLAN_RSVD_8_INFO", 9677 },
    { "NUM_QUAL_VXLAN_VNID_INFO", 9678 },
    { "NUM_QUAL_VXLT_LOOKUP_HIT_INFO", 9679 },
    { "NUM_RECORDS", 9680 },
    { "NUM_REPL_RESOURCE_IN_USE", 9681 },
    { "NUM_RESOURCE_INFO", 9682 },
    { "NUM_RULES", 9683 },
    { "NUM_SERVICE_POOL", 9684 },
    { "NUM_SLICES", 9685 },
    { "NUM_SLICE_ID", 9686 },
    { "NUM_TM_MC_Q", 9687 },
    { "NUM_TM_UC_Q", 9688 },
    { "NUM_UC_Q", 9689 },
    { "NUM_VALID_AN_PROFILES", 9690 },
    { "NUM_VLAN_OTHERS", 9691 },
    { "NUM_VLAN_TAG_1", 9692 },
    { "NUM_VLAN_TAG_2", 9693 },
    { "NUM_VLAN_TAG_3", 9694 },
    { "NUM_VLAN_TAG_4", 9695 },
    { "OBJ", 9696 },
    { "OBJECT_ENTRY_ERROR", 9697 },
    { "OBJ_0_1_MODE", 9698 },
    { "OBJ_1", 9699 },
    { "OBJ_2", 9700 },
    { "OBJ_2_3_MODE", 9701 },
    { "OBJ_3", 9702 },
    { "OBJ_SELECT", 9703 },
    { "OBM_HEADER_TYPE_ETHERNET", 9704 },
    { "OBM_HEADER_TYPE_GENERIC_STACKING_HEADER", 9705 },
    { "OBM_TC_ALL", 9706 },
    { "OBM_TC_LOSSLESS0", 9707 },
    { "OBM_TC_LOSSLESS1", 9708 },
    { "OBM_TC_LOSSY", 9709 },
    { "OBM_TC_LOSSY_HIGH", 9710 },
    { "OBM_TC_LOSSY_LOW", 9711 },
    { "OBSERVATION_DOMAIN", 9712 },
    { "OBSERVATION_TIMESTAMP", 9713 },
    { "OCFI", 9714 },
    { "OFF", 9715 },
    { "OFFSET", 9716 },
    { "OFFSET_ECMP_LEVEL1_RANDOM", 9717 },
    { "OFFSET_ECMP_LEVEL2_RANDOM", 9718 },
    { "OFFSET_ECMP_RANDOM", 9719 },
    { "OFFSET_TRILL_ERRORS_DROP", 9720 },
    { "OFFSET_TRUNK_RANDOM", 9721 },
    { "ONE_STEP_TIMESTAMP", 9722 },
    { "OPAQUE_DATA", 9723 },
    { "OPAQUE_DATA_0", 9724 },
    { "OPAQUE_DATA_1", 9725 },
    { "OPAQUE_DATA_2", 9726 },
    { "OPAQUE_TAG_CONFIG_0r", 9727 },
    { "OPAQUE_TAG_CONFIG_1r", 9728 },
    { "OPAQUE_TAG_CONFIGr", 9729 },
    { "OPAQUE_TAG_TYPE", 9730 },
    { "OPAQUE_TAG_TYPE_MASK", 9731 },
    { "OPCODE", 9732 },
    { "OPERATING_MODE", 9733 },
    { "OPERATIONAL_STATE", 9734 },
    { "OPERATIONAL_STATE_OK", 9735 },
    { "OPRI", 9736 },
    { "OTHER", 9737 },
    { "OUTER_DOT1P_BIT0", 9738 },
    { "OUTER_DOT1P_BIT1", 9739 },
    { "OUTER_DOT1P_BIT2", 9740 },
    { "OUTER_FCOE_HDR", 9741 },
    { "OUTER_FCOE_HDR_MASK", 9742 },
    { "OUTER_IFA_HDR", 9743 },
    { "OUTER_IFA_HDR_MASK", 9744 },
    { "OUTER_IP_PAYLOAD_MAX_CHECK", 9745 },
    { "OUTER_IP_PAYLOAD_MAX_SIZE", 9746 },
    { "OUTER_IP_PAYLOAD_MIN_CHECK", 9747 },
    { "OUTER_IP_PAYLOAD_MIN_SIZE", 9748 },
    { "OUTER_L3_HDR", 9749 },
    { "OUTER_L3_HDR_MASK", 9750 },
    { "OUTER_TPID", 9751 },
    { "OUTER_TPID_VERIFY", 9752 },
    { "OUTER_VLAN", 9753 },
    { "OUTER_VLANID", 9754 },
    { "OUTER_VLAN_ASSIGNMENT_VLAN_RANGE_ID", 9755 },
    { "OUTPUT_MODE", 9756 },
    { "OVERLAY", 9757 },
    { "OVERLAY_CONCAT", 9758 },
    { "OVERLAY_L3_EIF_ID", 9759 },
    { "OVERLAY_L3_EIF_VALID", 9760 },
    { "OVERLAY_LB_HASH_FLOW_BASED", 9761 },
    { "OVERLAY_LB_HASH_FLOW_BASED_L2", 9762 },
    { "OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 9763 },
    { "OVERLAY_LB_HASH_FLOW_BASED_RH", 9764 },
    { "OVERLAY_MEMBER_WEIGHT_CONCAT", 9765 },
    { "OVERLAY_MEMBER_WEIGHT_OFFSET", 9766 },
    { "OVERLAY_MEMBER_WEIGHT_SUBSET_SELECT", 9767 },
    { "OVERLAY_NHOP", 9768 },
    { "OVERLAY_OFFSET", 9769 },
    { "OVERLAY_SUBSET_SELECT", 9770 },
    { "OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR", 9771 },
    { "OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR_DROP", 9772 },
    { "OVERLAY_UNDERLAY_RANGE_ERROR", 9773 },
    { "OVERRIDE", 9774 },
    { "OVERRIDE_CLK_VALID", 9775 },
    { "OVERRIDE_CLK_VALID_OPER", 9776 },
    { "OVERRIDE_LINK_STATE", 9777 },
    { "OVERRIDE_OPER", 9778 },
    { "OVERSIZE_PKT", 9779 },
    { "OVID", 9780 },
    { "O_BIT_UPDATE_MODE", 9781 },
    { "PACKET", 9782 },
    { "PACKET_CNG", 9783 },
    { "PACKET_MODE", 9784 },
    { "PACKET_SPRAY", 9785 },
    { "PAD_ONES", 9786 },
    { "PAD_ZEROS", 9787 },
    { "PAM4_TX_PATTERN", 9788 },
    { "PAM4_TX_PATTERN_AUTO", 9789 },
    { "PAM4_TX_PRECODER", 9790 },
    { "PAM4_TX_PRECODER_AUTO", 9791 },
    { "PARENT_FP_ING_ENTRY_ID", 9792 },
    { "PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_ID", 9793 },
    { "PARITY_ERR", 9794 },
    { "PARITY_ERROR", 9795 },
    { "PARITY_ERROR_MASK", 9796 },
    { "PARITY_ERROR_TO_CPU", 9797 },
    { "PARITY_ERR_CTR_CNT", 9798 },
    { "PARITY_ERR_DROP", 9799 },
    { "PARITY_ERR_MEM_CNT", 9800 },
    { "PARITY_ERR_REG_CNT", 9801 },
    { "PARITY_ERR_TCAM_CNT", 9802 },
    { "PARITY_ERR_TO_CPU", 9803 },
    { "PARSE_NTP_DST_L4_UDP_PORT", 9804 },
    { "PARS_RAM_CONTROLr", 9805 },
    { "PARS_SER_CONTROLr", 9806 },
    { "PARTIAL_COMPRESS_QUAL_BITMAP_IN_GROUP", 9807 },
    { "PARTITION_ID", 9808 },
    { "PASSIVE", 9809 },
    { "PASS_ON_EGR_OUTER_TPID_MATCH", 9810 },
    { "PASS_ON_OUTER_TPID_MATCH", 9811 },
    { "PASS_ON_PAYLOAD_OUTER_TPID_MATCH", 9812 },
    { "PASS_PAUSE_FRAMES", 9813 },
    { "PATH_DOWN", 9814 },
    { "PAUSE", 9815 },
    { "PAUSE_ADDR", 9816 },
    { "PAUSE_PASS", 9817 },
    { "PAUSE_RX", 9818 },
    { "PAUSE_RX_OPER", 9819 },
    { "PAUSE_TX", 9820 },
    { "PAUSE_TX_OPER", 9821 },
    { "PAUSE_TYPE", 9822 },
    { "PAXB_0_CONFIG_IND_ADDRr", 9823 },
    { "PAXB_0_CONFIG_IND_DATAr", 9824 },
    { "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr", 9825 },
    { "PAXB_0_FUNC0_IMAP0_0_UPPERr", 9826 },
    { "PAXB_0_FUNC0_IMAP0_0r", 9827 },
    { "PAXB_0_FUNC0_IMAP0_1_UPPERr", 9828 },
    { "PAXB_0_FUNC0_IMAP0_1r", 9829 },
    { "PAXB_0_FUNC0_IMAP0_2_UPPERr", 9830 },
    { "PAXB_0_FUNC0_IMAP0_2r", 9831 },
    { "PAXB_0_FUNC0_IMAP0_3_UPPERr", 9832 },
    { "PAXB_0_FUNC0_IMAP0_3r", 9833 },
    { "PAXB_0_FUNC0_IMAP0_4_UPPERr", 9834 },
    { "PAXB_0_FUNC0_IMAP0_4r", 9835 },
    { "PAXB_0_FUNC0_IMAP0_5_UPPERr", 9836 },
    { "PAXB_0_FUNC0_IMAP0_5r", 9837 },
    { "PAXB_0_FUNC0_IMAP0_6_UPPERr", 9838 },
    { "PAXB_0_FUNC0_IMAP0_6r", 9839 },
    { "PAXB_0_FUNC0_IMAP0_7_UPPERr", 9840 },
    { "PAXB_0_FUNC0_IMAP0_7r", 9841 },
    { "PAXB_0_FUNC0_IMAP1_0_UPPERr", 9842 },
    { "PAXB_0_FUNC0_IMAP1_0r", 9843 },
    { "PAXB_0_FUNC0_IMAP1_1_UPPERr", 9844 },
    { "PAXB_0_FUNC0_IMAP1_1r", 9845 },
    { "PAXB_0_FUNC0_IMAP1_2_UPPERr", 9846 },
    { "PAXB_0_FUNC0_IMAP1_2r", 9847 },
    { "PAXB_0_FUNC0_IMAP1_3_UPPERr", 9848 },
    { "PAXB_0_FUNC0_IMAP1_3r", 9849 },
    { "PAXB_0_FUNC0_IMAP1_4_UPPERr", 9850 },
    { "PAXB_0_FUNC0_IMAP1_4r", 9851 },
    { "PAXB_0_FUNC0_IMAP1_5_UPPERr", 9852 },
    { "PAXB_0_FUNC0_IMAP1_5r", 9853 },
    { "PAXB_0_FUNC0_IMAP1_6_UPPERr", 9854 },
    { "PAXB_0_FUNC0_IMAP1_6r", 9855 },
    { "PAXB_0_FUNC0_IMAP1_7_UPPERr", 9856 },
    { "PAXB_0_FUNC0_IMAP1_7r", 9857 },
    { "PAXB_0_FUNC0_IMAP2_UPPERr", 9858 },
    { "PAXB_0_FUNC0_IMAP2r", 9859 },
    { "PAXB_0_GEN3_UC_LOADER_STATUSr", 9860 },
    { "PAXB_0_PAXB_ENDIANNESSr", 9861 },
    { "PAXB_0_PAXB_HOTSWAP_CTRLr", 9862 },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr", 9863 },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_STATr", 9864 },
    { "PAXB_0_PAXB_HOTSWAP_STATr", 9865 },
    { "PAXB_0_PAXB_INTRCLR_DELAY_UNITr", 9866 },
    { "PAXB_0_PAXB_INTR_ENr", 9867 },
    { "PAXB_0_PAXB_INTR_STATUSr", 9868 },
    { "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr", 9869 },
    { "PAXB_0_RESET_STATUSr", 9870 },
    { "PAYLOAD_ECN", 9871 },
    { "PBT_NONUC_PKT", 9872 },
    { "PBT_NONUC_PKT_MASK", 9873 },
    { "PC_ABILITY_ADVERT", 9874 },
    { "PC_ABILITY_ADVERT_CFG_INVALID", 9875 },
    { "PC_ABILITY_AN_CONFLICT_CFG", 9876 },
    { "PC_ABILITY_CHANNEL_CONFLICT", 9877 },
    { "PC_ABILITY_FEC_CONFLICT", 9878 },
    { "PC_ABILITY_LOCAL", 9879 },
    { "PC_ABILITY_MEDIA_TYPE_CONFLICT", 9880 },
    { "PC_ABILITY_PAUSE_CONFLICT", 9881 },
    { "PC_ABILITY_PORT_CFG_INVALID", 9882 },
    { "PC_AN_MODE_INVALID", 9883 },
    { "PC_AUTONEG_PROFILE", 9884 },
    { "PC_AUTONEG_PROFILE_ID", 9885 },
    { "PC_ENCAP_HIGIG", 9886 },
    { "PC_ENCAP_HIGIG3", 9887 },
    { "PC_ENCAP_IEEE", 9888 },
    { "PC_ENCAP_IEEE_REDUCED_IPG", 9889 },
    { "PC_FDR_CONTROL", 9890 },
    { "PC_FDR_STATS", 9891 },
    { "PC_FEC_BASE_R", 9892 },
    { "PC_FEC_NONE", 9893 },
    { "PC_FEC_RS272", 9894 },
    { "PC_FEC_RS272_2XN", 9895 },
    { "PC_FEC_RS528", 9896 },
    { "PC_FEC_RS544", 9897 },
    { "PC_FEC_RS544_2XN", 9898 },
    { "PC_LANE_MASK_INVALID", 9899 },
    { "PC_LOOPBACK_TYPE_INVALID", 9900 },
    { "PC_LPBK_MAC", 9901 },
    { "PC_LPBK_NONE", 9902 },
    { "PC_LPBK_PCS", 9903 },
    { "PC_LPBK_PMD", 9904 },
    { "PC_LPBK_REMOTE_PCS", 9905 },
    { "PC_LPBK_REMOTE_PMD", 9906 },
    { "PC_MAC_CONTROL", 9907 },
    { "PC_MAC_OPER_ERROR", 9908 },
    { "PC_OPER_SUCCESS", 9909 },
    { "PC_PAM4_TX_PATTERN_JP03B", 9910 },
    { "PC_PAM4_TX_PATTERN_LINEAR", 9911 },
    { "PC_PAM4_TX_PATTERN_NONE", 9912 },
    { "PC_PAUSE_ALL", 9913 },
    { "PC_PAUSE_NONE", 9914 },
    { "PC_PAUSE_RX", 9915 },
    { "PC_PAUSE_SYMM", 9916 },
    { "PC_PAUSE_TX", 9917 },
    { "PC_PFC", 9918 },
    { "PC_PHYS_PORT", 9919 },
    { "PC_PHYS_PORT_ID", 9920 },
    { "PC_PHY_AUTONEG_MODE_CL37", 9921 },
    { "PC_PHY_AUTONEG_MODE_CL37_BAM", 9922 },
    { "PC_PHY_AUTONEG_MODE_CL73", 9923 },
    { "PC_PHY_AUTONEG_MODE_CL73_BAM", 9924 },
    { "PC_PHY_AUTONEG_MODE_MSA", 9925 },
    { "PC_PHY_AUTONEG_MODE_NONE", 9926 },
    { "PC_PHY_AUTONEG_MODE_SGMII", 9927 },
    { "PC_PHY_CHANNEL_ALL", 9928 },
    { "PC_PHY_CHANNEL_LONG", 9929 },
    { "PC_PHY_CHANNEL_SHORT", 9930 },
    { "PC_PHY_CONTROL", 9931 },
    { "PC_PHY_MEDIUM_ALL", 9932 },
    { "PC_PHY_MEDIUM_BACKPLANE", 9933 },
    { "PC_PHY_MEDIUM_COPPER", 9934 },
    { "PC_PHY_MEDIUM_OPTICAL", 9935 },
    { "PC_PHY_OPER_ERROR", 9936 },
    { "PC_PHY_PRBS_CONTROL", 9937 },
    { "PC_PHY_PRBS_STATUS", 9938 },
    { "PC_PHY_STATUS", 9939 },
    { "PC_PMD_FIRMWARE", 9940 },
    { "PC_PMD_FIRMWARE_STATUS", 9941 },
    { "PC_PM_CORE", 9942 },
    { "PC_PM_ID", 9943 },
    { "PC_PM_MODE_DEFAULT", 9944 },
    { "PC_PM_PLL_VCO_RATE_10P3125G", 9945 },
    { "PC_PM_PLL_VCO_RATE_12P5G", 9946 },
    { "PC_PM_PLL_VCO_RATE_20P625G", 9947 },
    { "PC_PM_PLL_VCO_RATE_25P781G", 9948 },
    { "PC_PM_PLL_VCO_RATE_26P562G", 9949 },
    { "PC_PM_PLL_VCO_RATE_NONE", 9950 },
    { "PC_PM_PROP", 9951 },
    { "PC_PM_TYPE_CPU", 9952 },
    { "PC_PM_TYPE_LOOPBACK", 9953 },
    { "PC_PM_TYPE_NONE", 9954 },
    { "PC_PM_TYPE_PM4X10", 9955 },
    { "PC_PM_TYPE_PM4X25", 9956 },
    { "PC_PM_TYPE_PM8X100", 9957 },
    { "PC_PM_TYPE_PM8X100_GEN2", 9958 },
    { "PC_PM_TYPE_PM8X50", 9959 },
    { "PC_PM_TYPE_PM8X50_GEN2", 9960 },
    { "PC_PM_TYPE_PM8X50_GEN3", 9961 },
    { "PC_PM_TYPE_PMQTC", 9962 },
    { "PC_PM_TYPE_PMSGMII4PX2", 9963 },
    { "PC_PORT", 9964 },
    { "PC_PORT_ABILITIES", 9965 },
    { "PC_PORT_ACTIVE", 9966 },
    { "PC_PORT_DIAG_CONTROL", 9967 },
    { "PC_PORT_DIAG_STATS", 9968 },
    { "PC_PORT_INFO", 9969 },
    { "PC_PORT_INVALID", 9970 },
    { "PC_PORT_MONITOR", 9971 },
    { "PC_PORT_PHYS_MAP", 9972 },
    { "PC_PORT_STATUS", 9973 },
    { "PC_PORT_SUSPENDED", 9974 },
    { "PC_PORT_TIMESYNC", 9975 },
    { "PC_PORT_TIMESYNC_MODE_1588", 9976 },
    { "PC_PORT_TIMESYNC_MODE_NONE", 9977 },
    { "PC_PORT_TIMESYNC_MODE_SYNCE", 9978 },
    { "PC_PRBS_POLY_10", 9979 },
    { "PC_PRBS_POLY_11", 9980 },
    { "PC_PRBS_POLY_13", 9981 },
    { "PC_PRBS_POLY_15", 9982 },
    { "PC_PRBS_POLY_20", 9983 },
    { "PC_PRBS_POLY_23", 9984 },
    { "PC_PRBS_POLY_31", 9985 },
    { "PC_PRBS_POLY_49", 9986 },
    { "PC_PRBS_POLY_58", 9987 },
    { "PC_PRBS_POLY_7", 9988 },
    { "PC_PRBS_POLY_9", 9989 },
    { "PC_PRIMARY_VCO_CFG_INVALID", 9990 },
    { "PC_RLM_BUSY", 9991 },
    { "PC_RLM_DISABLE", 9992 },
    { "PC_RLM_DONE", 9993 },
    { "PC_RLM_FAILED", 9994 },
    { "PC_SERDES_CONFIG", 9995 },
    { "PC_SERDES_FW_BCAST_DMA_LOAD", 9996 },
    { "PC_SERDES_FW_FAST_LOAD", 9997 },
    { "PC_SERDES_FW_PRAM_BCAST_LOAD", 9998 },
    { "PC_SERDES_FW_PRAM_NON_BCAST_LOAD", 9999 },
    { "PC_SERDES_FW_SLOW_LOAD", 10000 },
    { "PC_SIG_MODE_NRZ", 10001 },
    { "PC_SIG_MODE_PAM4", 10002 },
    { "PC_SPEED_1G_AT_12P5G_VCO", 10003 },
    { "PC_SPEED_1G_AT_25P781G_VCO", 10004 },
    { "PC_SPEED_1G_AT_6P25G_VCO", 10005 },
    { "PC_SPEED_2P5G_AT_12P5G_VCO", 10006 },
    { "PC_SPEED_5G_AT_12P5G_VCO", 10007 },
    { "PC_SPEED_INVALID", 10008 },
    { "PC_SPEED_VCO_NONE", 10009 },
    { "PC_STALL_TX_DISABLE", 10010 },
    { "PC_STALL_TX_ENABLE", 10011 },
    { "PC_STALL_TX_NO_SUPPORT", 10012 },
    { "PC_SYNCE_MODE_DIV_NONE", 10013 },
    { "PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5", 10014 },
    { "PC_SYNCE_STAGE_0_MODE_DIV_NONE", 10015 },
    { "PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIV", 10016 },
    { "PC_SYNCE_STAGE_1_MODE_DIV_11", 10017 },
    { "PC_SYNCE_STAGE_1_MODE_DIV_7", 10018 },
    { "PC_SYNCE_STAGE_1_MODE_DIV_NONE", 10019 },
    { "PC_TIMESYNC_COMP_EARLIEST_LANE", 10020 },
    { "PC_TIMESYNC_COMP_LATEST_LANE", 10021 },
    { "PC_TIMESYNC_COMP_NONE", 10022 },
    { "PC_TXFIR_NRZ_LP_TAPS_3", 10023 },
    { "PC_TXFIR_NRZ_TAPS_6", 10024 },
    { "PC_TXFIR_PAM4_LP_TAPS_3", 10025 },
    { "PC_TXFIR_PAM4_TAPS_6", 10026 },
    { "PC_TXFIR_TAP_DEFAULT", 10027 },
    { "PC_TX_TAPS", 10028 },
    { "PC_TX_TAPS_STATUS", 10029 },
    { "PC_TX_TAP_MODE_DEFAULT", 10030 },
    { "PC_TX_TAP_MODE_TAPS_3", 10031 },
    { "PC_TX_TAP_MODE_TAPS_6", 10032 },
    { "PC_VCO_UNAVAIL", 10033 },
    { "PDD_TEMPLATE_NOT_EXISTS", 10034 },
    { "PDELAY_REQ_DROP", 10035 },
    { "PDELAY_REQ_TO_CPU", 10036 },
    { "PDELAY_RESP_DROP", 10037 },
    { "PDELAY_RESP_FOLLOW_UP_DROP", 10038 },
    { "PDELAY_RESP_FOLLOW_UP_TO_CPU", 10039 },
    { "PDELAY_RESP_TO_CPU", 10040 },
    { "PERCENTAGE_0_25", 10041 },
    { "PERCENTAGE_1000", 10042 },
    { "PERCENTAGE_125", 10043 },
    { "PERCENTAGE_250", 10044 },
    { "PERCENTAGE_25_50", 10045 },
    { "PERCENTAGE_375", 10046 },
    { "PERCENTAGE_500", 10047 },
    { "PERCENTAGE_50_75", 10048 },
    { "PERCENTAGE_675", 10049 },
    { "PERCENTAGE_750", 10050 },
    { "PERCENTAGE_75_100", 10051 },
    { "PERCENTAGE_875", 10052 },
    { "PERCENT_25", 10053 },
    { "PERCENT_50", 10054 },
    { "PERCENT_75", 10055 },
    { "PERIOD", 10056 },
    { "PFC", 10057 },
    { "PFC_COLLECTOR_DS_FIFO_SER_CONTROLr", 10058 },
    { "PFC_COLLECTOR_DS_FIFO_STATUSr", 10059 },
    { "PFC_COLLECTOR_DS_FIFOm", 10060 },
    { "PFC_COLLECTOR_ECC_STATUSr", 10061 },
    { "PFC_COLLECTOR_IDB_ENr", 10062 },
    { "PFC_COLLECTOR_INTR_ENABLEr", 10063 },
    { "PFC_COLLECTOR_INTR_STATUSr", 10064 },
    { "PFC_COLLECTOR_RAM_CONTROLr", 10065 },
    { "PFC_COLLECTOR_REF_TIME_CONTROLr", 10066 },
    { "PFC_COLLECTOR_RESETr", 10067 },
    { "PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLr", 10068 },
    { "PFC_PASS", 10069 },
    { "PFC_PRI", 10070 },
    { "PFC_STATE_MODE", 10071 },
    { "PFM_RULE_APPLY", 10072 },
    { "PHB_CONTROL", 10073 },
    { "PHB_EGR_DSCP_ACTION", 10074 },
    { "PHB_EGR_IP_INT_PRI_TO_DSCP", 10075 },
    { "PHB_EGR_IP_INT_PRI_TO_DSCP_ID", 10076 },
    { "PHB_EGR_L2_INT_PRI_TO_ITAG_ID", 10077 },
    { "PHB_EGR_L2_INT_PRI_TO_OTAG", 10078 },
    { "PHB_EGR_L2_INT_PRI_TO_OTAG_ID", 10079 },
    { "PHB_EGR_L2_ITAG_ACTION", 10080 },
    { "PHB_EGR_L2_OTAG_ACTION", 10081 },
    { "PHB_EGR_MPLS_EXP_TO_L2_OTAG", 10082 },
    { "PHB_EGR_MPLS_EXP_TO_L2_OTAG_ID", 10083 },
    { "PHB_EGR_MPLS_ID", 10084 },
    { "PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG", 10085 },
    { "PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG_ID", 10086 },
    { "PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP", 10087 },
    { "PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP_ID", 10088 },
    { "PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP", 10089 },
    { "PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP_ID", 10090 },
    { "PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP", 10091 },
    { "PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP_ID", 10092 },
    { "PHB_EGR_PORT_INT_PRI_TO_L2_OTAG", 10093 },
    { "PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG", 10094 },
    { "PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG_ID", 10095 },
    { "PHB_ING_IP_DSCP_TO_INT_PRI_REMAP", 10096 },
    { "PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_ID", 10097 },
    { "PHB_ING_L2_ID", 10098 },
    { "PHB_ING_L2_OTAG_MAP", 10099 },
    { "PHB_ING_L2_OTAG_REMAP", 10100 },
    { "PHB_ING_L2_OTAG_REMAP_ID", 10101 },
    { "PHB_ING_L2_TAGGED_TO_INT_PRI", 10102 },
    { "PHB_ING_L2_TAGGED_TO_INT_PRI_ID", 10103 },
    { "PHB_ING_L2_UNTAGGED_TO_INT_PRI", 10104 },
    { "PHB_ING_L2_UNTAGGED_TO_INT_PRI_ID", 10105 },
    { "PHB_ING_MPLS_EXP_TO_INT_PRI", 10106 },
    { "PHB_ING_MPLS_EXP_TO_INT_PRI_ID", 10107 },
    { "PHP", 10108 },
    { "PHP_ECMP", 10109 },
    { "PHP_NHI", 10110 },
    { "PHYSICAL_PORT_CONFLICT", 10111 },
    { "PHYSICAL_PORT_INVALID", 10112 },
    { "PHYSICAL_TABLE_OP_CNT", 10113 },
    { "PHYSICAL_TABLE_OP_ERROR_CNT", 10114 },
    { "PHY_DISABLED", 10115 },
    { "PHY_ECC_INTR_ENABLE", 10116 },
    { "PHY_ECC_INTR_ENABLE_AUTO", 10117 },
    { "PHY_LINK", 10118 },
    { "PIMSM_DR1", 10119 },
    { "PIMSM_DR2", 10120 },
    { "PIO_BULK_COPY", 10121 },
    { "PIO_BULK_READ", 10122 },
    { "PIO_BULK_WRITE", 10123 },
    { "PIPE", 10124 },
    { "PIPE_MASK", 10125 },
    { "PIPE_UNIQUE", 10126 },
    { "PKT", 10127 },
    { "PKT_ATTRIBUTE", 10128 },
    { "PKT_ATTRIBUTE_MAP", 10129 },
    { "PKT_ATTRIBUTE_OBJECT_INSTANCE_ID", 10130 },
    { "PKT_ATTR_OBJ0", 10131 },
    { "PKT_ATTR_OBJ1", 10132 },
    { "PKT_ATTR_OBJ2", 10133 },
    { "PKT_ATTR_TEMPLATE_NOT_PRESENT", 10134 },
    { "PKT_ATTR_TEMPLATE_WIDTH_EXCEEDED", 10135 },
    { "PKT_COUNT", 10136 },
    { "PKT_DROP", 10137 },
    { "PKT_FLOW_ELIGIBILITY", 10138 },
    { "PKT_HDR_SIZE", 10139 },
    { "PKT_IP_OPTION_NUMBER", 10140 },
    { "PKT_MODE", 10141 },
    { "PKT_PAYLOAD_LEN", 10142 },
    { "PKT_PRI", 10143 },
    { "PKT_PRI_TYPE", 10144 },
    { "PKT_PRI_TYPE_DSCP", 10145 },
    { "PKT_PRI_TYPE_ETAG", 10146 },
    { "PKT_PRI_TYPE_MPLS", 10147 },
    { "PKT_PRI_TYPE_VLAN", 10148 },
    { "PKT_RESOLUTION_BIT0", 10149 },
    { "PKT_RESOLUTION_BIT1", 10150 },
    { "PKT_RESOLUTION_BIT2", 10151 },
    { "PKT_RESOLUTION_BIT3", 10152 },
    { "PKT_RESOLUTION_BIT4", 10153 },
    { "PKT_RESOLUTION_BIT5", 10154 },
    { "PKT_RESOLUTION_BITMAP", 10155 },
    { "PKT_SIZE_EXCEED_MAX", 10156 },
    { "PKT_TOO_LARGE", 10157 },
    { "PKT_TOO_SMALL", 10158 },
    { "PKT_TRACE", 10159 },
    { "PKT_TRACE_MASK", 10160 },
    { "PKT_TYPE_1588", 10161 },
    { "PKT_TYPE_BFD", 10162 },
    { "PKT_TYPE_BPDU", 10163 },
    { "PKT_TYPE_CONTROL", 10164 },
    { "PKT_TYPE_KNOWN_IPMC", 10165 },
    { "PKT_TYPE_KNOWN_L2MC", 10166 },
    { "PKT_TYPE_KNOWN_L2UC", 10167 },
    { "PKT_TYPE_KNOWN_L3UC", 10168 },
    { "PKT_TYPE_KNOWN_MPLS", 10169 },
    { "PKT_TYPE_KNOWN_MPLS_L3", 10170 },
    { "PKT_TYPE_L2BC", 10171 },
    { "PKT_TYPE_MULTICAST", 10172 },
    { "PKT_TYPE_UNKNOWN", 10173 },
    { "PKT_TYPE_UNKNOWN_IPMC", 10174 },
    { "PKT_TYPE_UNKNOWN_L2MC", 10175 },
    { "PKT_TYPE_UNKNOWN_L2UC", 10176 },
    { "PKT_TYPE_UNKNOWN_L3UC", 10177 },
    { "PKT_TYPE_UNKNOWN_MPLS", 10178 },
    { "PMD_COM_CLK", 10179 },
    { "PMD_DEBUG_LANE_EVENT_LOG_LEVEL", 10180 },
    { "PMD_RX_LOCK", 10181 },
    { "PM_INACTIVE", 10182 },
    { "PM_MODE", 10183 },
    { "PM_PHYS_PORT", 10184 },
    { "PM_THREAD_DISABLE", 10185 },
    { "PM_TYPE", 10186 },
    { "POLICY_ASET_NOT_IN_PDD", 10187 },
    { "POLICY_EXISTS_PDD_NOT_EXISTS", 10188 },
    { "POLICY_TEMPLATE_NOT_EXISTS", 10189 },
    { "POLLED_IRQ_DELAY", 10190 },
    { "POLLED_IRQ_ENABLE", 10191 },
    { "POLLED_IRQ_THREAD_PRIORITY", 10192 },
    { "POLY_MODE", 10193 },
    { "POOL_ID", 10194 },
    { "POOL_INSTANCE", 10195 },
    { "POOL_SIZE", 10196 },
    { "POP", 10197 },
    { "POP_USE_L2_VPN", 10198 },
    { "POP_USE_L3_VPN", 10199 },
    { "PORT", 10200 },
    { "PORT_AND_QUEUE_NUM", 10201 },
    { "PORT_ANY_PACKET_ANY", 10202 },
    { "PORT_ANY_PACKET_IP", 10203 },
    { "PORT_ANY_PACKET_IPV4", 10204 },
    { "PORT_ANY_PACKET_IPV6", 10205 },
    { "PORT_ANY_PACKET_NONIP", 10206 },
    { "PORT_BASED", 10207 },
    { "PORT_BASED_ENABLE", 10208 },
    { "PORT_BITMAP_PROFILEm", 10209 },
    { "PORT_BRIDGE", 10210 },
    { "PORT_BRIDGE_BMAPm", 10211 },
    { "PORT_CFG_INCOMPELETE", 10212 },
    { "PORT_CFG_PM_VCO_VIOLATION", 10213 },
    { "PORT_CLASS_ID", 10214 },
    { "PORT_CNT", 10215 },
    { "PORT_CONFIG", 10216 },
    { "PORT_CONTEXT", 10217 },
    { "PORT_CONTEXT_MASK", 10218 },
    { "PORT_CONTEXT_SELECT", 10219 },
    { "PORT_CONTEXT_SHIFT", 10220 },
    { "PORT_CONTROL", 10221 },
    { "PORT_COS_MAPm", 10222 },
    { "PORT_COS_Q_MAP", 10223 },
    { "PORT_COS_Q_MAP_ID", 10224 },
    { "PORT_ECN", 10225 },
    { "PORT_EGR_MIRROR", 10226 },
    { "PORT_EGR_TS_PTP", 10227 },
    { "PORT_EGR_VISIBILITY", 10228 },
    { "PORT_ENCAP_MISMATCH", 10229 },
    { "PORT_ENTRY_ERROR", 10230 },
    { "PORT_FILTERING_MODE", 10231 },
    { "PORT_FLOOD_BLOCK", 10232 },
    { "PORT_FP", 10233 },
    { "PORT_FRONT_PACKET_ANY", 10234 },
    { "PORT_HIGIG_PACKET_ANY", 10235 },
    { "PORT_ID", 10236 },
    { "PORT_ID_BIT0", 10237 },
    { "PORT_ID_BIT1", 10238 },
    { "PORT_ID_BIT2", 10239 },
    { "PORT_ID_BIT3", 10240 },
    { "PORT_ID_BIT4", 10241 },
    { "PORT_ID_BIT5", 10242 },
    { "PORT_ID_MASK", 10243 },
    { "PORT_ID_OPER", 10244 },
    { "PORT_IF_SBS_CONTROLr", 10245 },
    { "PORT_INFO_UNAVAILABLE", 10246 },
    { "PORT_ING_MIRROR", 10247 },
    { "PORT_ING_TS_PTP", 10248 },
    { "PORT_ING_VISIBILITY", 10249 },
    { "PORT_ING_VLAN_MEMBERSHIP", 10250 },
    { "PORT_LAG_FAILOVER_SETm", 10251 },
    { "PORT_LB", 10252 },
    { "PORT_LEARN", 10253 },
    { "PORT_LOAD_QUANTIZATION_THRESHOLD", 10254 },
    { "PORT_LOAD_SCALING_FACTOR", 10255 },
    { "PORT_LOAD_WEIGHT", 10256 },
    { "PORT_LOOPBACK_PACKET_ANY", 10257 },
    { "PORT_MAP_UNKNOWN", 10258 },
    { "PORT_MEMBERSHIP_POLICY", 10259 },
    { "PORT_MIRROR", 10260 },
    { "PORT_NUM_LANES_UNKNOWN", 10261 },
    { "PORT_PHB", 10262 },
    { "PORT_PKT_CONTROL", 10263 },
    { "PORT_PKT_CONTROL_ID", 10264 },
    { "PORT_PKT_TYPE", 10265 },
    { "PORT_POLICY", 10266 },
    { "PORT_PVLAN", 10267 },
    { "PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 10268 },
    { "PORT_QUEUE_SIZE_SCALING_FACTOR", 10269 },
    { "PORT_QUEUE_SIZE_WEIGHT", 10270 },
    { "PORT_REASSIGNMENT_CNT", 10271 },
    { "PORT_SERVICE_POOL", 10272 },
    { "PORT_SERVICE_POOL_INDEX", 10273 },
    { "PORT_SERVICE_POOL_MC", 10274 },
    { "PORT_SERVICE_POOL_MC_INDEX", 10275 },
    { "PORT_SERVICE_POOL_MC_PORT", 10276 },
    { "PORT_SERVICE_POOL_PORT", 10277 },
    { "PORT_SERVICE_POOL_UC", 10278 },
    { "PORT_SERVICE_POOL_UC_INDEX", 10279 },
    { "PORT_SERVICE_POOL_UC_PORT", 10280 },
    { "PORT_SPEED_UNKNOWN", 10281 },
    { "PORT_SVP_ID", 10282 },
    { "PORT_SYSTEM", 10283 },
    { "PORT_SYSTEM_BRIDGE_PROFILE", 10284 },
    { "PORT_SYSTEM_FP_PROFILE", 10285 },
    { "PORT_SYSTEM_ID", 10286 },
    { "PORT_SYSTEM_ING_MIRROR_PROFILE", 10287 },
    { "PORT_SYSTEM_LEARN_PROFILE", 10288 },
    { "PORT_SYSTEM_MEMBERSHIP_POLICY_PROFILE", 10289 },
    { "PORT_SYSTEM_PHB_PROFILE", 10290 },
    { "PORT_SYSTEM_POLICY_PROFILE", 10291 },
    { "PORT_SYSTEM_PROFILE", 10292 },
    { "PORT_SYSTEM_PROFILE_ID", 10293 },
    { "PORT_SYSTEM_PROFILE_OPERMODE_PIPEUNIQUE", 10294 },
    { "PORT_SYSTEM_PVLAN_PROFILE", 10295 },
    { "PORT_SYSTEM_TM_MIRROR_ON_DROP_PROFILE", 10296 },
    { "PORT_TABm", 10297 },
    { "PORT_TM_MIRROR_ON_DROP", 10298 },
    { "PORT_TYPE", 10299 },
    { "PORT_UNKNOWN", 10300 },
    { "PP_CLK_FREQ", 10301 },
    { "PRBS_CHECKER_ENABLE", 10302 },
    { "PRBS_ERROR_COUNT", 10303 },
    { "PRBS_GENERATOR_ENABLE", 10304 },
    { "PRBS_LOCK_LIVE", 10305 },
    { "PRBS_LOCK_LOSS", 10306 },
    { "PRESEL_CLASS", 10307 },
    { "PRESEL_ENTRIES_EXISTS_PRESEL_GROUP_NOT_EXISTS", 10308 },
    { "PRESEL_ENTRY_NOT_EXISTS", 10309 },
    { "PRESEL_ENTRY_QSET_NOT_IN_PRESEL_GROUP", 10310 },
    { "PRESEL_ENTRY_QSET_WIDTH_EXCEEDS", 10311 },
    { "PRESEL_GROUP_NOT_EXISTS", 10312 },
    { "PRESERVE", 10313 },
    { "PRESERVE_CPU_TAG", 10314 },
    { "PRI", 10315 },
    { "PRIMARY_PATH_THRESHOLD", 10316 },
    { "PRIORITY_STRENGTH_HIGH", 10317 },
    { "PRIORITY_STRENGTH_HIGHEST", 10318 },
    { "PRIORITY_STRENGTH_LOW", 10319 },
    { "PRIVATE_VLAN_MISMATCH_TO_CPU", 10320 },
    { "PRI_GRP", 10321 },
    { "PRI_GRP_HEADROOM", 10322 },
    { "PRI_GRP_HEADROOM_INDEX", 10323 },
    { "PRI_GRP_HEADROOM_PORT", 10324 },
    { "PRI_GRP_ID_MATCH", 10325 },
    { "PRI_GRP_INDEX", 10326 },
    { "PRI_GRP_MAP_ID", 10327 },
    { "PRI_GRP_PORT", 10328 },
    { "PRI_Q", 10329 },
    { "PROBE_MARKER_1", 10330 },
    { "PROBE_MARKER_2", 10331 },
    { "PROFILE", 10332 },
    { "PROFILE_INCOMPELETE", 10333 },
    { "PROFILE_INVALID", 10334 },
    { "PROTCOL_PKT_CTRL_DROP", 10335 },
    { "PROTECTION", 10336 },
    { "PROTECTION_DATA_DROP", 10337 },
    { "PROTECTION_ECMP_CONCAT", 10338 },
    { "PROTECTION_ECMP_OFFSET", 10339 },
    { "PROTECTION_ECMP_SUBSET_SELECT", 10340 },
    { "PROTO", 10341 },
    { "PROTOBUF", 10342 },
    { "PROTOCOL_PKT_CONTROLr", 10343 },
    { "PROT_NHI_CONFIGr", 10344 },
    { "PROT_NHI_TABLE_1m", 10345 },
    { "PROT_NHOP_OFFSET", 10346 },
    { "PSAMP_DLB_EPOCH", 10347 },
    { "PSAMP_EPOCH", 10348 },
    { "PSAMP_IPFIX_VERSION", 10349 },
    { "PTP", 10350 },
    { "PTR_COPYTOCPU_MASK_0r", 10351 },
    { "PTR_COPYTOCPU_MASK_1r", 10352 },
    { "PTR_RESULTS_BUFFER_IADAPTm", 10353 },
    { "PTR_RESULTS_BUFFER_IFWDm", 10354 },
    { "PTR_RESULTS_BUFFER_IPARSm", 10355 },
    { "PTR_RESULTS_BUFFER_ISWm", 10356 },
    { "PT_COPY", 10357 },
    { "PT_COPY_NUM", 10358 },
    { "PT_HIT", 10359 },
    { "PT_ID", 10360 },
    { "PT_ID_CNT", 10361 },
    { "PT_ID_DATA", 10362 },
    { "PT_ID_DATA_CNT", 10363 },
    { "PT_INDEX", 10364 },
    { "PT_INDEX_CNT", 10365 },
    { "PT_INDEX_DATA", 10366 },
    { "PT_INDEX_DATA_CNT", 10367 },
    { "PT_INDEX_NUM", 10368 },
    { "PT_INSTANCE", 10369 },
    { "PT_INST_NUM", 10370 },
    { "PT_LOOKUP", 10371 },
    { "PT_OP", 10372 },
    { "PT_OP_CLEAR", 10373 },
    { "PT_OP_DELETE", 10374 },
    { "PT_OP_FIFO_POP", 10375 },
    { "PT_OP_FIFO_PUSH", 10376 },
    { "PT_OP_GET", 10377 },
    { "PT_OP_INSERT", 10378 },
    { "PT_OP_LOOKUP", 10379 },
    { "PT_OP_MODIFY", 10380 },
    { "PT_OP_NOP", 10381 },
    { "PT_OP_SET", 10382 },
    { "PT_OP_STATUS", 10383 },
    { "PURGE_BAD_OPCODE_FRAMES", 10384 },
    { "PURGE_BROADCAST_FRAMES", 10385 },
    { "PURGE_CONTROL_FRAMES", 10386 },
    { "PURGE_CRC_ERROR_FRAMES", 10387 },
    { "PURGE_DRIBBLE_NIBBLE_ERROR_FRAMES", 10388 },
    { "PURGE_GOOD_FRAMES", 10389 },
    { "PURGE_LENGTH_CHECK_FAIL_FRAMES", 10390 },
    { "PURGE_MACSEC_FRAMES", 10391 },
    { "PURGE_MULTICAST_FRAMES", 10392 },
    { "PURGE_PAUSE_FRAMES", 10393 },
    { "PURGE_PFC_FRAMES", 10394 },
    { "PURGE_PROMISCUOUS_FRAMES", 10395 },
    { "PURGE_RUNT_FRAMES", 10396 },
    { "PURGE_RX_CODE_ERROR_FRAMES", 10397 },
    { "PURGE_SCH_CRC_ERROR", 10398 },
    { "PURGE_STACK_VLAN_FRAMES", 10399 },
    { "PURGE_TRUNCATED_FRAMES", 10400 },
    { "PURGE_UNICAST_FRAMES", 10401 },
    { "PURGE_UNSUPPORTED_PAUSE_PFC_DA", 10402 },
    { "PURGE_VLAN_TAGGED_FRAMES", 10403 },
    { "PURGE_WRONG_SA", 10404 },
    { "PVLAN_ID_MISMATCH_TO_CPU", 10405 },
    { "PVLAN_MISMATCH", 10406 },
    { "PVLAN_MISMATCH_MASK", 10407 },
    { "PVLAN_VID_MISMATCH", 10408 },
    { "PVLAN_VP_FILTER", 10409 },
    { "PW", 10410 },
    { "PW_DECAP_SEQUENCE_NUMBER_RANGE", 10411 },
    { "QSPI_BSPI_B0_CTRLr", 10412 },
    { "QSPI_BSPI_B0_STATUSr", 10413 },
    { "QSPI_BSPI_B1_CTRLr", 10414 },
    { "QSPI_BSPI_B1_STATUSr", 10415 },
    { "QSPI_BSPI_BITS_PER_CYCLEr", 10416 },
    { "QSPI_BSPI_BITS_PER_PHASEr", 10417 },
    { "QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr", 10418 },
    { "QSPI_BSPI_BSPI_PIO_DATAr", 10419 },
    { "QSPI_BSPI_BSPI_PIO_IODIRr", 10420 },
    { "QSPI_BSPI_BSPI_PIO_MODE_ENABLEr", 10421 },
    { "QSPI_BSPI_BSPI_XOR_ENABLEr", 10422 },
    { "QSPI_BSPI_BSPI_XOR_VALUEr", 10423 },
    { "QSPI_BSPI_BUSY_STATUSr", 10424 },
    { "QSPI_BSPI_B_CTRLr", 10425 },
    { "QSPI_BSPI_B_STATUSr", 10426 },
    { "QSPI_BSPI_CMD_AND_MODE_BYTEr", 10427 },
    { "QSPI_BSPI_FLEX_MODE_ENABLEr", 10428 },
    { "QSPI_BSPI_INTR_STATUSr", 10429 },
    { "QSPI_BSPI_MAST_N_BOOT_CTRLr", 10430 },
    { "QSPI_BSPI_REVISION_IDr", 10431 },
    { "QSPI_BSPI_SCRATCHr", 10432 },
    { "QSPI_BSPI_STRAP_OVERRIDE_CTRLr", 10433 },
    { "QSPI_MSPI_CDRAM00r", 10434 },
    { "QSPI_MSPI_CDRAM01r", 10435 },
    { "QSPI_MSPI_CDRAM02r", 10436 },
    { "QSPI_MSPI_CDRAM03r", 10437 },
    { "QSPI_MSPI_CDRAM04r", 10438 },
    { "QSPI_MSPI_CDRAM05r", 10439 },
    { "QSPI_MSPI_CDRAM06r", 10440 },
    { "QSPI_MSPI_CDRAM07r", 10441 },
    { "QSPI_MSPI_CDRAM08r", 10442 },
    { "QSPI_MSPI_CDRAM09r", 10443 },
    { "QSPI_MSPI_CDRAM10r", 10444 },
    { "QSPI_MSPI_CDRAM11r", 10445 },
    { "QSPI_MSPI_CDRAM12r", 10446 },
    { "QSPI_MSPI_CDRAM13r", 10447 },
    { "QSPI_MSPI_CDRAM14r", 10448 },
    { "QSPI_MSPI_CDRAM15r", 10449 },
    { "QSPI_MSPI_CDRAMr", 10450 },
    { "QSPI_MSPI_CPTQPr", 10451 },
    { "QSPI_MSPI_DISABLE_FLUSH_GENr", 10452 },
    { "QSPI_MSPI_ENDQPr", 10453 },
    { "QSPI_MSPI_INTERRUPT_MSPI_DONEr", 10454 },
    { "QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr", 10455 },
    { "QSPI_MSPI_MSPI_STATUSr", 10456 },
    { "QSPI_MSPI_NEWQPr", 10457 },
    { "QSPI_MSPI_RXRAM00r", 10458 },
    { "QSPI_MSPI_RXRAM01r", 10459 },
    { "QSPI_MSPI_RXRAM02r", 10460 },
    { "QSPI_MSPI_RXRAM03r", 10461 },
    { "QSPI_MSPI_RXRAM04r", 10462 },
    { "QSPI_MSPI_RXRAM05r", 10463 },
    { "QSPI_MSPI_RXRAM06r", 10464 },
    { "QSPI_MSPI_RXRAM07r", 10465 },
    { "QSPI_MSPI_RXRAM08r", 10466 },
    { "QSPI_MSPI_RXRAM09r", 10467 },
    { "QSPI_MSPI_RXRAM10r", 10468 },
    { "QSPI_MSPI_RXRAM11r", 10469 },
    { "QSPI_MSPI_RXRAM12r", 10470 },
    { "QSPI_MSPI_RXRAM13r", 10471 },
    { "QSPI_MSPI_RXRAM14r", 10472 },
    { "QSPI_MSPI_RXRAM15r", 10473 },
    { "QSPI_MSPI_RXRAM16r", 10474 },
    { "QSPI_MSPI_RXRAM17r", 10475 },
    { "QSPI_MSPI_RXRAM18r", 10476 },
    { "QSPI_MSPI_RXRAM19r", 10477 },
    { "QSPI_MSPI_RXRAM20r", 10478 },
    { "QSPI_MSPI_RXRAM21r", 10479 },
    { "QSPI_MSPI_RXRAM22r", 10480 },
    { "QSPI_MSPI_RXRAM23r", 10481 },
    { "QSPI_MSPI_RXRAM24r", 10482 },
    { "QSPI_MSPI_RXRAM25r", 10483 },
    { "QSPI_MSPI_RXRAM26r", 10484 },
    { "QSPI_MSPI_RXRAM27r", 10485 },
    { "QSPI_MSPI_RXRAM28r", 10486 },
    { "QSPI_MSPI_RXRAM29r", 10487 },
    { "QSPI_MSPI_RXRAM30r", 10488 },
    { "QSPI_MSPI_RXRAM31r", 10489 },
    { "QSPI_MSPI_RXRAMr", 10490 },
    { "QSPI_MSPI_SPCR0_LSBr", 10491 },
    { "QSPI_MSPI_SPCR0_MSBr", 10492 },
    { "QSPI_MSPI_SPCR1_LSBr", 10493 },
    { "QSPI_MSPI_SPCR1_MSBr", 10494 },
    { "QSPI_MSPI_SPCR2r", 10495 },
    { "QSPI_MSPI_TXRAM00r", 10496 },
    { "QSPI_MSPI_TXRAM01r", 10497 },
    { "QSPI_MSPI_TXRAM02r", 10498 },
    { "QSPI_MSPI_TXRAM03r", 10499 },
    { "QSPI_MSPI_TXRAM04r", 10500 },
    { "QSPI_MSPI_TXRAM05r", 10501 },
    { "QSPI_MSPI_TXRAM06r", 10502 },
    { "QSPI_MSPI_TXRAM07r", 10503 },
    { "QSPI_MSPI_TXRAM08r", 10504 },
    { "QSPI_MSPI_TXRAM09r", 10505 },
    { "QSPI_MSPI_TXRAM10r", 10506 },
    { "QSPI_MSPI_TXRAM11r", 10507 },
    { "QSPI_MSPI_TXRAM12r", 10508 },
    { "QSPI_MSPI_TXRAM13r", 10509 },
    { "QSPI_MSPI_TXRAM14r", 10510 },
    { "QSPI_MSPI_TXRAM15r", 10511 },
    { "QSPI_MSPI_TXRAM16r", 10512 },
    { "QSPI_MSPI_TXRAM17r", 10513 },
    { "QSPI_MSPI_TXRAM18r", 10514 },
    { "QSPI_MSPI_TXRAM19r", 10515 },
    { "QSPI_MSPI_TXRAM20r", 10516 },
    { "QSPI_MSPI_TXRAM21r", 10517 },
    { "QSPI_MSPI_TXRAM22r", 10518 },
    { "QSPI_MSPI_TXRAM23r", 10519 },
    { "QSPI_MSPI_TXRAM24r", 10520 },
    { "QSPI_MSPI_TXRAM25r", 10521 },
    { "QSPI_MSPI_TXRAM26r", 10522 },
    { "QSPI_MSPI_TXRAM27r", 10523 },
    { "QSPI_MSPI_TXRAM28r", 10524 },
    { "QSPI_MSPI_TXRAM29r", 10525 },
    { "QSPI_MSPI_TXRAM30r", 10526 },
    { "QSPI_MSPI_TXRAM31r", 10527 },
    { "QSPI_MSPI_TXRAMr", 10528 },
    { "QSPI_MSPI_WRITE_LOCKr", 10529 },
    { "QUAD", 10530 },
    { "QUALITY", 10531 },
    { "QUAL_BFD_DISCRIMINATOR", 10532 },
    { "QUAL_BFD_DISCRIMINATOR_BITMAP", 10533 },
    { "QUAL_BFD_DISCRIMINATOR_MASK", 10534 },
    { "QUAL_BFD_DISCRIMINATOR_OFFSET", 10535 },
    { "QUAL_BFD_DISCRIMINATOR_ORDER", 10536 },
    { "QUAL_BFD_DISCRIMINATOR_WIDTH", 10537 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER", 10538 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_BITMAP", 10539 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_MASK", 10540 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_OFFSET", 10541 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_ORDER", 10542 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_WIDTH", 10543 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER", 10544 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_MASK", 10545 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_OFFSET", 10546 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_ORDER", 10547 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_WIDTH", 10548 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER", 10549 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_BITMAP", 10550 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_MASK", 10551 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_OFFSET", 10552 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_ORDER", 10553 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_WIDTH", 10554 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER", 10555 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_BITMAP", 10556 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_MASK", 10557 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_OFFSET", 10558 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_ORDER", 10559 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_WIDTH", 10560 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER", 10561 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_BITMAP", 10562 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_MASK", 10563 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_OFFSET", 10564 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_ORDER", 10565 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_WIDTH", 10566 },
    { "QUAL_CNTAG", 10567 },
    { "QUAL_CNTAG_BITMAP", 10568 },
    { "QUAL_CNTAG_MASK", 10569 },
    { "QUAL_CNTAG_OFFSET", 10570 },
    { "QUAL_CNTAG_ORDER", 10571 },
    { "QUAL_CNTAG_WIDTH", 10572 },
    { "QUAL_COLOR", 10573 },
    { "QUAL_COLOR_BITMAP", 10574 },
    { "QUAL_COLOR_OFFSET", 10575 },
    { "QUAL_COLOR_ORDER", 10576 },
    { "QUAL_COLOR_WIDTH", 10577 },
    { "QUAL_COMPRESSED_L3_DST_HIT", 10578 },
    { "QUAL_COMPRESSED_L3_DST_HIT_BITMAP", 10579 },
    { "QUAL_COMPRESSED_L3_DST_HIT_MASK", 10580 },
    { "QUAL_COMPRESSED_L3_DST_HIT_OFFSET", 10581 },
    { "QUAL_COMPRESSED_L3_DST_HIT_ORDER", 10582 },
    { "QUAL_COMPRESSED_L3_DST_HIT_WIDTH", 10583 },
    { "QUAL_COMPRESSED_L3_SRC_HIT", 10584 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_BITMAP", 10585 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_MASK", 10586 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_OFFSET", 10587 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_ORDER", 10588 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_WIDTH", 10589 },
    { "QUAL_CPU_COS", 10590 },
    { "QUAL_CPU_COS_MASK", 10591 },
    { "QUAL_CPU_COS_OFFSET", 10592 },
    { "QUAL_CPU_COS_ORDER", 10593 },
    { "QUAL_CPU_COS_WIDTH", 10594 },
    { "QUAL_C_DST_IP", 10595 },
    { "QUAL_C_DST_IP_BITMAP", 10596 },
    { "QUAL_C_DST_IP_MASK", 10597 },
    { "QUAL_C_DST_IP_OFFSET", 10598 },
    { "QUAL_C_DST_IP_ORDER", 10599 },
    { "QUAL_C_DST_IP_WIDTH", 10600 },
    { "QUAL_C_ETHERTYPE", 10601 },
    { "QUAL_C_ETHERTYPE_BITMAP", 10602 },
    { "QUAL_C_ETHERTYPE_MASK", 10603 },
    { "QUAL_C_ETHERTYPE_OFFSET", 10604 },
    { "QUAL_C_ETHERTYPE_ORDER", 10605 },
    { "QUAL_C_ETHERTYPE_WIDTH", 10606 },
    { "QUAL_C_IP_PROTOCOL", 10607 },
    { "QUAL_C_IP_PROTOCOL_BITMAP", 10608 },
    { "QUAL_C_IP_PROTOCOL_MASK", 10609 },
    { "QUAL_C_IP_PROTOCOL_OFFSET", 10610 },
    { "QUAL_C_IP_PROTOCOL_ORDER", 10611 },
    { "QUAL_C_IP_PROTOCOL_WIDTH", 10612 },
    { "QUAL_C_L4DST_PORT", 10613 },
    { "QUAL_C_L4DST_PORT_BITMAP", 10614 },
    { "QUAL_C_L4DST_PORT_MASK", 10615 },
    { "QUAL_C_L4DST_PORT_OFFSET", 10616 },
    { "QUAL_C_L4DST_PORT_ORDER", 10617 },
    { "QUAL_C_L4DST_PORT_WIDTH", 10618 },
    { "QUAL_C_L4SRC_PORT", 10619 },
    { "QUAL_C_L4SRC_PORT_BITMAP", 10620 },
    { "QUAL_C_L4SRC_PORT_MASK", 10621 },
    { "QUAL_C_L4SRC_PORT_OFFSET", 10622 },
    { "QUAL_C_L4SRC_PORT_ORDER", 10623 },
    { "QUAL_C_L4SRC_PORT_WIDTH", 10624 },
    { "QUAL_C_SRC_IP", 10625 },
    { "QUAL_C_SRC_IP_BITMAP", 10626 },
    { "QUAL_C_SRC_IP_MASK", 10627 },
    { "QUAL_C_SRC_IP_OFFSET", 10628 },
    { "QUAL_C_SRC_IP_ORDER", 10629 },
    { "QUAL_C_SRC_IP_WIDTH", 10630 },
    { "QUAL_C_TCP_FLAGS0", 10631 },
    { "QUAL_C_TCP_FLAGS0_BITMAP", 10632 },
    { "QUAL_C_TCP_FLAGS0_MASK", 10633 },
    { "QUAL_C_TCP_FLAGS0_OFFSET", 10634 },
    { "QUAL_C_TCP_FLAGS0_ORDER", 10635 },
    { "QUAL_C_TCP_FLAGS0_WIDTH", 10636 },
    { "QUAL_C_TCP_FLAGS1", 10637 },
    { "QUAL_C_TCP_FLAGS1_BITMAP", 10638 },
    { "QUAL_C_TCP_FLAGS1_MASK", 10639 },
    { "QUAL_C_TCP_FLAGS1_OFFSET", 10640 },
    { "QUAL_C_TCP_FLAGS1_ORDER", 10641 },
    { "QUAL_C_TCP_FLAGS1_WIDTH", 10642 },
    { "QUAL_C_TNL_IP_TTL", 10643 },
    { "QUAL_C_TNL_IP_TTL_BITMAP", 10644 },
    { "QUAL_C_TNL_IP_TTL_MASK", 10645 },
    { "QUAL_C_TNL_IP_TTL_OFFSET", 10646 },
    { "QUAL_C_TNL_IP_TTL_ORDER", 10647 },
    { "QUAL_C_TNL_IP_TTL_WIDTH", 10648 },
    { "QUAL_C_TOS0", 10649 },
    { "QUAL_C_TOS0_BITMAP", 10650 },
    { "QUAL_C_TOS0_MASK", 10651 },
    { "QUAL_C_TOS0_OFFSET", 10652 },
    { "QUAL_C_TOS0_ORDER", 10653 },
    { "QUAL_C_TOS0_WIDTH", 10654 },
    { "QUAL_C_TOS1", 10655 },
    { "QUAL_C_TOS1_BITMAP", 10656 },
    { "QUAL_C_TOS1_MASK", 10657 },
    { "QUAL_C_TOS1_OFFSET", 10658 },
    { "QUAL_C_TOS1_ORDER", 10659 },
    { "QUAL_C_TOS1_WIDTH", 10660 },
    { "QUAL_C_TTL0", 10661 },
    { "QUAL_C_TTL0_BITMAP", 10662 },
    { "QUAL_C_TTL0_MASK", 10663 },
    { "QUAL_C_TTL0_OFFSET", 10664 },
    { "QUAL_C_TTL0_ORDER", 10665 },
    { "QUAL_C_TTL0_WIDTH", 10666 },
    { "QUAL_C_TTL1", 10667 },
    { "QUAL_C_TTL1_BITMAP", 10668 },
    { "QUAL_C_TTL1_MASK", 10669 },
    { "QUAL_C_TTL1_OFFSET", 10670 },
    { "QUAL_C_TTL1_ORDER", 10671 },
    { "QUAL_C_TTL1_WIDTH", 10672 },
    { "QUAL_DCN_PKT", 10673 },
    { "QUAL_DCN_PKT_BITMAP", 10674 },
    { "QUAL_DCN_PKT_MASK", 10675 },
    { "QUAL_DCN_PKT_OFFSET", 10676 },
    { "QUAL_DCN_PKT_ORDER", 10677 },
    { "QUAL_DCN_PKT_WIDTH", 10678 },
    { "QUAL_DEVICE_PORTS", 10679 },
    { "QUAL_DEVICE_PORTS_BITMAP", 10680 },
    { "QUAL_DEVICE_PORTS_MASK", 10681 },
    { "QUAL_DEVICE_PORTS_OFFSET", 10682 },
    { "QUAL_DEVICE_PORTS_ORDER", 10683 },
    { "QUAL_DEVICE_PORTS_WIDTH", 10684 },
    { "QUAL_DOSATTACK_PKT", 10685 },
    { "QUAL_DOSATTACK_PKT_BITMAP", 10686 },
    { "QUAL_DOSATTACK_PKT_MASK", 10687 },
    { "QUAL_DOSATTACK_PKT_OFFSET", 10688 },
    { "QUAL_DOSATTACK_PKT_ORDER", 10689 },
    { "QUAL_DOSATTACK_PKT_WIDTH", 10690 },
    { "QUAL_DROP_PKT", 10691 },
    { "QUAL_DROP_PKT_BITMAP", 10692 },
    { "QUAL_DROP_PKT_MASK", 10693 },
    { "QUAL_DROP_PKT_OFFSET", 10694 },
    { "QUAL_DROP_PKT_ORDER", 10695 },
    { "QUAL_DROP_PKT_WIDTH", 10696 },
    { "QUAL_DST_IP4", 10697 },
    { "QUAL_DST_IP4_BITMAP", 10698 },
    { "QUAL_DST_IP4_MASK", 10699 },
    { "QUAL_DST_IP4_OFFSET", 10700 },
    { "QUAL_DST_IP4_ORDER", 10701 },
    { "QUAL_DST_IP4_WIDTH", 10702 },
    { "QUAL_DST_IP6", 10703 },
    { "QUAL_DST_IP6_BITMAP_LOWER", 10704 },
    { "QUAL_DST_IP6_BITMAP_UPPER", 10705 },
    { "QUAL_DST_IP6_HIGH", 10706 },
    { "QUAL_DST_IP6_HIGH_MASK", 10707 },
    { "QUAL_DST_IP6_HIGH_OFFSET", 10708 },
    { "QUAL_DST_IP6_HIGH_ORDER", 10709 },
    { "QUAL_DST_IP6_HIGH_WIDTH", 10710 },
    { "QUAL_DST_IP6_LOWER", 10711 },
    { "QUAL_DST_IP6_LOWER_OFFSET", 10712 },
    { "QUAL_DST_IP6_LOWER_ORDER", 10713 },
    { "QUAL_DST_IP6_LOWER_WIDTH", 10714 },
    { "QUAL_DST_IP6_MASK_LOWER", 10715 },
    { "QUAL_DST_IP6_MASK_UPPER", 10716 },
    { "QUAL_DST_IP6_OFFSET", 10717 },
    { "QUAL_DST_IP6_ORDER", 10718 },
    { "QUAL_DST_IP6_UPPER", 10719 },
    { "QUAL_DST_IP6_UPPER_OFFSET", 10720 },
    { "QUAL_DST_IP6_UPPER_ORDER", 10721 },
    { "QUAL_DST_IP6_UPPER_WIDTH", 10722 },
    { "QUAL_DST_IP6_WIDTH", 10723 },
    { "QUAL_DST_IP_LOCAL", 10724 },
    { "QUAL_DST_IP_LOCAL_BITMAP", 10725 },
    { "QUAL_DST_IP_LOCAL_MASK", 10726 },
    { "QUAL_DST_IP_LOCAL_OFFSET", 10727 },
    { "QUAL_DST_IP_LOCAL_ORDER", 10728 },
    { "QUAL_DST_IP_LOCAL_WIDTH", 10729 },
    { "QUAL_DST_MAC", 10730 },
    { "QUAL_DST_MAC_BITMAP", 10731 },
    { "QUAL_DST_MAC_MASK", 10732 },
    { "QUAL_DST_MAC_OFFSET", 10733 },
    { "QUAL_DST_MAC_ORDER", 10734 },
    { "QUAL_DST_MAC_WIDTH", 10735 },
    { "QUAL_DST_MODULE", 10736 },
    { "QUAL_DST_MODULE_BITMAP", 10737 },
    { "QUAL_DST_MODULE_MASK", 10738 },
    { "QUAL_DST_MODULE_OFFSET", 10739 },
    { "QUAL_DST_MODULE_ORDER", 10740 },
    { "QUAL_DST_MODULE_WIDTH", 10741 },
    { "QUAL_DST_PORT", 10742 },
    { "QUAL_DST_PORT_BITMAP", 10743 },
    { "QUAL_DST_PORT_MASK", 10744 },
    { "QUAL_DST_PORT_OFFSET", 10745 },
    { "QUAL_DST_PORT_ORDER", 10746 },
    { "QUAL_DST_PORT_WIDTH", 10747 },
    { "QUAL_DST_TRUNK", 10748 },
    { "QUAL_DST_TRUNK_BITMAP", 10749 },
    { "QUAL_DST_TRUNK_MASK", 10750 },
    { "QUAL_DST_TRUNK_OFFSET", 10751 },
    { "QUAL_DST_TRUNK_ORDER", 10752 },
    { "QUAL_DST_TRUNK_WIDTH", 10753 },
    { "QUAL_DST_VP", 10754 },
    { "QUAL_DST_VP_BITMAP", 10755 },
    { "QUAL_DST_VP_MASK", 10756 },
    { "QUAL_DST_VP_OFFSET", 10757 },
    { "QUAL_DST_VP_ORDER", 10758 },
    { "QUAL_DST_VP_TRUNK", 10759 },
    { "QUAL_DST_VP_TRUNK_BITMAP", 10760 },
    { "QUAL_DST_VP_TRUNK_MASK", 10761 },
    { "QUAL_DST_VP_TRUNK_OFFSET", 10762 },
    { "QUAL_DST_VP_TRUNK_ORDER", 10763 },
    { "QUAL_DST_VP_TRUNK_WIDTH", 10764 },
    { "QUAL_DST_VP_VALID", 10765 },
    { "QUAL_DST_VP_VALID_BITMAP", 10766 },
    { "QUAL_DST_VP_VALID_MASK", 10767 },
    { "QUAL_DST_VP_VALID_OFFSET", 10768 },
    { "QUAL_DST_VP_VALID_ORDER", 10769 },
    { "QUAL_DST_VP_VALID_WIDTH", 10770 },
    { "QUAL_DST_VP_WIDTH", 10771 },
    { "QUAL_EGR_DVP", 10772 },
    { "QUAL_EGR_DVP_CLASS_ID", 10773 },
    { "QUAL_EGR_DVP_CLASS_ID_MASK", 10774 },
    { "QUAL_EGR_DVP_CLASS_ID_OFFSET", 10775 },
    { "QUAL_EGR_DVP_CLASS_ID_ORDER", 10776 },
    { "QUAL_EGR_DVP_CLASS_ID_WIDTH", 10777 },
    { "QUAL_EGR_DVP_GROUP_ID", 10778 },
    { "QUAL_EGR_DVP_GROUP_ID_MASK", 10779 },
    { "QUAL_EGR_DVP_GROUP_ID_OFFSET", 10780 },
    { "QUAL_EGR_DVP_GROUP_ID_ORDER", 10781 },
    { "QUAL_EGR_DVP_GROUP_ID_WIDTH", 10782 },
    { "QUAL_EGR_DVP_MASK", 10783 },
    { "QUAL_EGR_DVP_OFFSET", 10784 },
    { "QUAL_EGR_DVP_ORDER", 10785 },
    { "QUAL_EGR_DVP_WIDTH", 10786 },
    { "QUAL_EGR_L3_IIF_CLASS_ID", 10787 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_MASK", 10788 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_OFFSET", 10789 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_ORDER", 10790 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_WIDTH", 10791 },
    { "QUAL_EGR_NHOP_CLASS_ID", 10792 },
    { "QUAL_EGR_NHOP_CLASS_ID_MASK", 10793 },
    { "QUAL_EGR_NHOP_CLASS_ID_OFFSET", 10794 },
    { "QUAL_EGR_NHOP_CLASS_ID_ORDER", 10795 },
    { "QUAL_EGR_NHOP_CLASS_ID_WIDTH", 10796 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID", 10797 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_BITMAP", 10798 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_MASK", 10799 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_OFFSET", 10800 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_ORDER", 10801 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_WIDTH", 10802 },
    { "QUAL_EM_FIRST_LOOKUP_HIT", 10803 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_MASK", 10804 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_OFFSET", 10805 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_ORDER", 10806 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_WIDTH", 10807 },
    { "QUAL_EM_FIRST_LOOKUP_LTID", 10808 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_MASK", 10809 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_OFFSET", 10810 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_ORDER", 10811 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_WIDTH", 10812 },
    { "QUAL_EM_GROUP_CLASS_ID_0", 10813 },
    { "QUAL_EM_GROUP_CLASS_ID_0_BITMAP", 10814 },
    { "QUAL_EM_GROUP_CLASS_ID_0_MASK", 10815 },
    { "QUAL_EM_GROUP_CLASS_ID_0_OFFSET", 10816 },
    { "QUAL_EM_GROUP_CLASS_ID_0_ORDER", 10817 },
    { "QUAL_EM_GROUP_CLASS_ID_0_WIDTH", 10818 },
    { "QUAL_EM_GROUP_CLASS_ID_1", 10819 },
    { "QUAL_EM_GROUP_CLASS_ID_1_BITMAP", 10820 },
    { "QUAL_EM_GROUP_CLASS_ID_1_MASK", 10821 },
    { "QUAL_EM_GROUP_CLASS_ID_1_OFFSET", 10822 },
    { "QUAL_EM_GROUP_CLASS_ID_1_ORDER", 10823 },
    { "QUAL_EM_GROUP_CLASS_ID_1_WIDTH", 10824 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID", 10825 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_BITMAP", 10826 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_MASK", 10827 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_OFFSET", 10828 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_ORDER", 10829 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_WIDTH", 10830 },
    { "QUAL_EM_SECOND_LOOKUP_HIT", 10831 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_MASK", 10832 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_OFFSET", 10833 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_ORDER", 10834 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_WIDTH", 10835 },
    { "QUAL_EM_SECOND_LOOKUP_LTID", 10836 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_MASK", 10837 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_OFFSET", 10838 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_ORDER", 10839 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_WIDTH", 10840 },
    { "QUAL_ETAG", 10841 },
    { "QUAL_ETAG_BITMAP", 10842 },
    { "QUAL_ETAG_MASK", 10843 },
    { "QUAL_ETAG_OFFSET", 10844 },
    { "QUAL_ETAG_ORDER", 10845 },
    { "QUAL_ETAG_WIDTH", 10846 },
    { "QUAL_ETHERTYPE", 10847 },
    { "QUAL_ETHERTYPE_BITMAP", 10848 },
    { "QUAL_ETHERTYPE_MASK", 10849 },
    { "QUAL_ETHERTYPE_OFFSET", 10850 },
    { "QUAL_ETHERTYPE_ORDER", 10851 },
    { "QUAL_ETHERTYPE_WIDTH", 10852 },
    { "QUAL_FP_ING_GRP_SEL_CLASS", 10853 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_BITMAP", 10854 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_MASK", 10855 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_OFFSET", 10856 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_ORDER", 10857 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_WIDTH", 10858 },
    { "QUAL_FP_VLAN_CLASS0", 10859 },
    { "QUAL_FP_VLAN_CLASS0_BITMAP", 10860 },
    { "QUAL_FP_VLAN_CLASS0_MASK", 10861 },
    { "QUAL_FP_VLAN_CLASS0_OFFSET", 10862 },
    { "QUAL_FP_VLAN_CLASS0_ORDER", 10863 },
    { "QUAL_FP_VLAN_CLASS0_WIDTH", 10864 },
    { "QUAL_FP_VLAN_CLASS1", 10865 },
    { "QUAL_FP_VLAN_CLASS1_BITMAP", 10866 },
    { "QUAL_FP_VLAN_CLASS1_MASK", 10867 },
    { "QUAL_FP_VLAN_CLASS1_OFFSET", 10868 },
    { "QUAL_FP_VLAN_CLASS1_ORDER", 10869 },
    { "QUAL_FP_VLAN_CLASS1_WIDTH", 10870 },
    { "QUAL_FP_VLAN_PORT_GRP", 10871 },
    { "QUAL_FP_VLAN_PORT_GRP_BITMAP", 10872 },
    { "QUAL_FP_VLAN_PORT_GRP_MASK", 10873 },
    { "QUAL_FP_VLAN_PORT_GRP_OFFSET", 10874 },
    { "QUAL_FP_VLAN_PORT_GRP_ORDER", 10875 },
    { "QUAL_FP_VLAN_PORT_GRP_WIDTH", 10876 },
    { "QUAL_FWD_TYPE", 10877 },
    { "QUAL_FWD_TYPE_BITMAP", 10878 },
    { "QUAL_FWD_TYPE_OFFSET", 10879 },
    { "QUAL_FWD_TYPE_ORDER", 10880 },
    { "QUAL_FWD_TYPE_WIDTH", 10881 },
    { "QUAL_FWD_VLAN_ID", 10882 },
    { "QUAL_FWD_VLAN_ID_BITMAP", 10883 },
    { "QUAL_FWD_VLAN_ID_MASK", 10884 },
    { "QUAL_FWD_VLAN_ID_OFFSET", 10885 },
    { "QUAL_FWD_VLAN_ID_ORDER", 10886 },
    { "QUAL_FWD_VLAN_ID_WIDTH", 10887 },
    { "QUAL_FWD_VLAN_VALID", 10888 },
    { "QUAL_FWD_VLAN_VALID_BITMAP", 10889 },
    { "QUAL_FWD_VLAN_VALID_MASK", 10890 },
    { "QUAL_FWD_VLAN_VALID_OFFSET", 10891 },
    { "QUAL_FWD_VLAN_VALID_ORDER", 10892 },
    { "QUAL_FWD_VLAN_VALID_WIDTH", 10893 },
    { "QUAL_GAL_PRESENT", 10894 },
    { "QUAL_GAL_PRESENT_BITMAP", 10895 },
    { "QUAL_GAL_PRESENT_MASK", 10896 },
    { "QUAL_GAL_PRESENT_OFFSET", 10897 },
    { "QUAL_GAL_PRESENT_ORDER", 10898 },
    { "QUAL_GAL_PRESENT_WIDTH", 10899 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT", 10900 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_BITMAP", 10901 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_MASK", 10902 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_OFFSET", 10903 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_ORDER", 10904 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_WIDTH", 10905 },
    { "QUAL_GSH_OPCODE", 10906 },
    { "QUAL_GSH_OPCODE_BITMAP", 10907 },
    { "QUAL_GSH_OPCODE_MASK", 10908 },
    { "QUAL_GSH_OPCODE_OFFSET", 10909 },
    { "QUAL_GSH_OPCODE_ORDER", 10910 },
    { "QUAL_GSH_OPCODE_WIDTH", 10911 },
    { "QUAL_GSH_SYSTEM_DST", 10912 },
    { "QUAL_GSH_SYSTEM_DST_BITMAP", 10913 },
    { "QUAL_GSH_SYSTEM_DST_MASK", 10914 },
    { "QUAL_GSH_SYSTEM_DST_OFFSET", 10915 },
    { "QUAL_GSH_SYSTEM_DST_ORDER", 10916 },
    { "QUAL_GSH_SYSTEM_DST_WIDTH", 10917 },
    { "QUAL_HIGIGLOOKUP_PKT", 10918 },
    { "QUAL_HIGIGLOOKUP_PKT_BITMAP", 10919 },
    { "QUAL_HIGIGLOOKUP_PKT_MASK", 10920 },
    { "QUAL_HIGIGLOOKUP_PKT_OFFSET", 10921 },
    { "QUAL_HIGIGLOOKUP_PKT_ORDER", 10922 },
    { "QUAL_HIGIGLOOKUP_PKT_WIDTH", 10923 },
    { "QUAL_HIGIG_PKT", 10924 },
    { "QUAL_HIGIG_PKT_BITMAP", 10925 },
    { "QUAL_HIGIG_PKT_MASK", 10926 },
    { "QUAL_HIGIG_PKT_OFFSET", 10927 },
    { "QUAL_HIGIG_PKT_ORDER", 10928 },
    { "QUAL_HIGIG_PKT_WIDTH", 10929 },
    { "QUAL_ICMP_ERROR_PKT", 10930 },
    { "QUAL_ICMP_ERROR_PKT_BITMAP", 10931 },
    { "QUAL_ICMP_ERROR_PKT_MASK", 10932 },
    { "QUAL_ICMP_ERROR_PKT_OFFSET", 10933 },
    { "QUAL_ICMP_ERROR_PKT_ORDER", 10934 },
    { "QUAL_ICMP_ERROR_PKT_WIDTH", 10935 },
    { "QUAL_ICMP_TYPE_CODE", 10936 },
    { "QUAL_ICMP_TYPE_CODE_BITMAP", 10937 },
    { "QUAL_ICMP_TYPE_CODE_MASK", 10938 },
    { "QUAL_ICMP_TYPE_CODE_OFFSET", 10939 },
    { "QUAL_ICMP_TYPE_CODE_ORDER", 10940 },
    { "QUAL_ICMP_TYPE_CODE_WIDTH", 10941 },
    { "QUAL_INBAND_TELEMETRY_FLAGS", 10942 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_BITMAP", 10943 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_MASK", 10944 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_OFFSET", 10945 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_ORDER", 10946 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_WIDTH", 10947 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL", 10948 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_BITMAP", 10949 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_MASK", 10950 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_OFFSET", 10951 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_ORDER", 10952 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_WIDTH", 10953 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE", 10954 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_BITMAP", 10955 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_MASK", 10956 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_OFFSET", 10957 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_ORDER", 10958 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_WIDTH", 10959 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS", 10960 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_BITMAP", 10961 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_MASK", 10962 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_OFFSET", 10963 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_ORDER", 10964 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_WIDTH", 10965 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK", 10966 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_BITMAP", 10967 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_MASK", 10968 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_OFFSET", 10969 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_ORDER", 10970 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_WIDTH", 10971 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE", 10972 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_BITMAP", 10973 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_MASK", 10974 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_OFFSET", 10975 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_ORDER", 10976 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_WIDTH", 10977 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO", 10978 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_BITMAP", 10979 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_MASK", 10980 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_OFFSET", 10981 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_ORDER", 10982 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_WIDTH", 10983 },
    { "QUAL_ING_CLASS_ID", 10984 },
    { "QUAL_ING_CLASS_ID_MASK", 10985 },
    { "QUAL_ING_CLASS_ID_OFFSET", 10986 },
    { "QUAL_ING_CLASS_ID_ORDER", 10987 },
    { "QUAL_ING_CLASS_ID_TYPE", 10988 },
    { "QUAL_ING_CLASS_ID_TYPE_OFFSET", 10989 },
    { "QUAL_ING_CLASS_ID_TYPE_ORDER", 10990 },
    { "QUAL_ING_CLASS_ID_TYPE_WIDTH", 10991 },
    { "QUAL_ING_CLASS_ID_WIDTH", 10992 },
    { "QUAL_ING_STP_STATE", 10993 },
    { "QUAL_ING_STP_STATE_BITMAP", 10994 },
    { "QUAL_ING_STP_STATE_OFFSET", 10995 },
    { "QUAL_ING_STP_STATE_ORDER", 10996 },
    { "QUAL_ING_STP_STATE_WIDTH", 10997 },
    { "QUAL_INNER_DST_IP4", 10998 },
    { "QUAL_INNER_DST_IP4_MASK", 10999 },
    { "QUAL_INNER_DST_IP4_OFFSET", 11000 },
    { "QUAL_INNER_DST_IP4_ORDER", 11001 },
    { "QUAL_INNER_DST_IP4_WIDTH", 11002 },
    { "QUAL_INNER_DST_IP6", 11003 },
    { "QUAL_INNER_DST_IP6_BITMAP_LOWER", 11004 },
    { "QUAL_INNER_DST_IP6_BITMAP_UPPER", 11005 },
    { "QUAL_INNER_DST_IP6_HIGH", 11006 },
    { "QUAL_INNER_DST_IP6_HIGH_MASK", 11007 },
    { "QUAL_INNER_DST_IP6_HIGH_OFFSET", 11008 },
    { "QUAL_INNER_DST_IP6_HIGH_ORDER", 11009 },
    { "QUAL_INNER_DST_IP6_HIGH_WIDTH", 11010 },
    { "QUAL_INNER_DST_IP6_LOWER", 11011 },
    { "QUAL_INNER_DST_IP6_LOWER_OFFSET", 11012 },
    { "QUAL_INNER_DST_IP6_LOWER_ORDER", 11013 },
    { "QUAL_INNER_DST_IP6_LOWER_WIDTH", 11014 },
    { "QUAL_INNER_DST_IP6_MASK_LOWER", 11015 },
    { "QUAL_INNER_DST_IP6_MASK_UPPER", 11016 },
    { "QUAL_INNER_DST_IP6_OFFSET", 11017 },
    { "QUAL_INNER_DST_IP6_ORDER", 11018 },
    { "QUAL_INNER_DST_IP6_UPPER", 11019 },
    { "QUAL_INNER_DST_IP6_UPPER_OFFSET", 11020 },
    { "QUAL_INNER_DST_IP6_UPPER_ORDER", 11021 },
    { "QUAL_INNER_DST_IP6_UPPER_WIDTH", 11022 },
    { "QUAL_INNER_DST_IP6_WIDTH", 11023 },
    { "QUAL_INNER_IP_FRAG", 11024 },
    { "QUAL_INNER_IP_FRAG_OFFSET", 11025 },
    { "QUAL_INNER_IP_FRAG_ORDER", 11026 },
    { "QUAL_INNER_IP_FRAG_WIDTH", 11027 },
    { "QUAL_INNER_IP_PROTOCOL", 11028 },
    { "QUAL_INNER_IP_PROTOCOL_MASK", 11029 },
    { "QUAL_INNER_IP_PROTOCOL_OFFSET", 11030 },
    { "QUAL_INNER_IP_PROTOCOL_ORDER", 11031 },
    { "QUAL_INNER_IP_PROTOCOL_WIDTH", 11032 },
    { "QUAL_INNER_IP_PROTO_COMMON", 11033 },
    { "QUAL_INNER_IP_PROTO_COMMON_OFFSET", 11034 },
    { "QUAL_INNER_IP_PROTO_COMMON_ORDER", 11035 },
    { "QUAL_INNER_IP_PROTO_COMMON_WIDTH", 11036 },
    { "QUAL_INNER_IP_TYPE", 11037 },
    { "QUAL_INNER_IP_TYPE_OFFSET", 11038 },
    { "QUAL_INNER_IP_TYPE_ORDER", 11039 },
    { "QUAL_INNER_IP_TYPE_WIDTH", 11040 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT", 11041 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_BITMAP", 11042 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_MASK", 11043 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_OFFSET", 11044 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_ORDER", 11045 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_WIDTH", 11046 },
    { "QUAL_INNER_L2_OPAQUE_TAG", 11047 },
    { "QUAL_INNER_L2_OPAQUE_TAG_BITMAP", 11048 },
    { "QUAL_INNER_L2_OPAQUE_TAG_MASK", 11049 },
    { "QUAL_INNER_L2_OPAQUE_TAG_OFFSET", 11050 },
    { "QUAL_INNER_L2_OPAQUE_TAG_ORDER", 11051 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT", 11052 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_BITMAP", 11053 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_MASK", 11054 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_OFFSET", 11055 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_ORDER", 11056 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_WIDTH", 11057 },
    { "QUAL_INNER_L2_OPAQUE_TAG_WIDTH", 11058 },
    { "QUAL_INNER_L2_OUTER_TPID", 11059 },
    { "QUAL_INNER_L2_OUTER_TPID_BITMAP", 11060 },
    { "QUAL_INNER_L2_OUTER_TPID_OFFSET", 11061 },
    { "QUAL_INNER_L2_OUTER_TPID_ORDER", 11062 },
    { "QUAL_INNER_L2_OUTER_TPID_WIDTH", 11063 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT", 11064 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_BITMAP", 11065 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_MASK", 11066 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_OFFSET", 11067 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_ORDER", 11068 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_WIDTH", 11069 },
    { "QUAL_INNER_L4DST_PORT", 11070 },
    { "QUAL_INNER_L4DST_PORT_MASK", 11071 },
    { "QUAL_INNER_L4DST_PORT_OFFSET", 11072 },
    { "QUAL_INNER_L4DST_PORT_ORDER", 11073 },
    { "QUAL_INNER_L4DST_PORT_WIDTH", 11074 },
    { "QUAL_INNER_L4SRC_PORT", 11075 },
    { "QUAL_INNER_L4SRC_PORT_MASK", 11076 },
    { "QUAL_INNER_L4SRC_PORT_OFFSET", 11077 },
    { "QUAL_INNER_L4SRC_PORT_ORDER", 11078 },
    { "QUAL_INNER_L4SRC_PORT_WIDTH", 11079 },
    { "QUAL_INNER_SRC_IP4", 11080 },
    { "QUAL_INNER_SRC_IP4_MASK", 11081 },
    { "QUAL_INNER_SRC_IP4_OFFSET", 11082 },
    { "QUAL_INNER_SRC_IP4_ORDER", 11083 },
    { "QUAL_INNER_SRC_IP4_WIDTH", 11084 },
    { "QUAL_INNER_SRC_IP6", 11085 },
    { "QUAL_INNER_SRC_IP6_HIGH", 11086 },
    { "QUAL_INNER_SRC_IP6_HIGH_MASK", 11087 },
    { "QUAL_INNER_SRC_IP6_HIGH_OFFSET", 11088 },
    { "QUAL_INNER_SRC_IP6_HIGH_ORDER", 11089 },
    { "QUAL_INNER_SRC_IP6_HIGH_WIDTH", 11090 },
    { "QUAL_INNER_SRC_IP6_LOWER", 11091 },
    { "QUAL_INNER_SRC_IP6_MASK_LOWER", 11092 },
    { "QUAL_INNER_SRC_IP6_MASK_UPPER", 11093 },
    { "QUAL_INNER_SRC_IP6_OFFSET", 11094 },
    { "QUAL_INNER_SRC_IP6_ORDER", 11095 },
    { "QUAL_INNER_SRC_IP6_UPPER", 11096 },
    { "QUAL_INNER_SRC_IP6_WIDTH", 11097 },
    { "QUAL_INNER_TOS", 11098 },
    { "QUAL_INNER_TOS_MASK", 11099 },
    { "QUAL_INNER_TOS_OFFSET", 11100 },
    { "QUAL_INNER_TOS_ORDER", 11101 },
    { "QUAL_INNER_TOS_WIDTH", 11102 },
    { "QUAL_INNER_TPID", 11103 },
    { "QUAL_INNER_TPID_BITMAP", 11104 },
    { "QUAL_INNER_TPID_OFFSET", 11105 },
    { "QUAL_INNER_TPID_ORDER", 11106 },
    { "QUAL_INNER_TPID_WIDTH", 11107 },
    { "QUAL_INNER_TTL", 11108 },
    { "QUAL_INNER_TTL_MASK", 11109 },
    { "QUAL_INNER_TTL_OFFSET", 11110 },
    { "QUAL_INNER_TTL_ORDER", 11111 },
    { "QUAL_INNER_TTL_WIDTH", 11112 },
    { "QUAL_INNER_VLAN_CFI", 11113 },
    { "QUAL_INNER_VLAN_CFI_BITMAP", 11114 },
    { "QUAL_INNER_VLAN_CFI_MASK", 11115 },
    { "QUAL_INNER_VLAN_CFI_OFFSET", 11116 },
    { "QUAL_INNER_VLAN_CFI_ORDER", 11117 },
    { "QUAL_INNER_VLAN_CFI_WIDTH", 11118 },
    { "QUAL_INNER_VLAN_ID", 11119 },
    { "QUAL_INNER_VLAN_ID_BITMAP", 11120 },
    { "QUAL_INNER_VLAN_ID_MASK", 11121 },
    { "QUAL_INNER_VLAN_ID_OFFSET", 11122 },
    { "QUAL_INNER_VLAN_ID_ORDER", 11123 },
    { "QUAL_INNER_VLAN_ID_WIDTH", 11124 },
    { "QUAL_INNER_VLAN_PRI", 11125 },
    { "QUAL_INNER_VLAN_PRI_BITMAP", 11126 },
    { "QUAL_INNER_VLAN_PRI_MASK", 11127 },
    { "QUAL_INNER_VLAN_PRI_OFFSET", 11128 },
    { "QUAL_INNER_VLAN_PRI_ORDER", 11129 },
    { "QUAL_INNER_VLAN_PRI_WIDTH", 11130 },
    { "QUAL_INPORT", 11131 },
    { "QUAL_INPORTS", 11132 },
    { "QUAL_INPORTS_BITMAP", 11133 },
    { "QUAL_INPORTS_MASK", 11134 },
    { "QUAL_INPORTS_OFFSET", 11135 },
    { "QUAL_INPORTS_ORDER", 11136 },
    { "QUAL_INPORTS_WIDTH", 11137 },
    { "QUAL_INPORT_BITMAP", 11138 },
    { "QUAL_INPORT_MASK", 11139 },
    { "QUAL_INPORT_OFFSET", 11140 },
    { "QUAL_INPORT_ORDER", 11141 },
    { "QUAL_INPORT_WIDTH", 11142 },
    { "QUAL_INT_CN", 11143 },
    { "QUAL_INT_CN_BITMAP", 11144 },
    { "QUAL_INT_CN_MASK", 11145 },
    { "QUAL_INT_CN_OFFSET", 11146 },
    { "QUAL_INT_CN_ORDER", 11147 },
    { "QUAL_INT_CN_WIDTH", 11148 },
    { "QUAL_INT_PRI", 11149 },
    { "QUAL_INT_PRI_BITMAP", 11150 },
    { "QUAL_INT_PRI_MASK", 11151 },
    { "QUAL_INT_PRI_OFFSET", 11152 },
    { "QUAL_INT_PRI_ORDER", 11153 },
    { "QUAL_INT_PRI_WIDTH", 11154 },
    { "QUAL_IP6_FLOW_LABEL", 11155 },
    { "QUAL_IP6_FLOW_LABEL_BITMAP", 11156 },
    { "QUAL_IP6_FLOW_LABEL_MASK", 11157 },
    { "QUAL_IP6_FLOW_LABEL_OFFSET", 11158 },
    { "QUAL_IP6_FLOW_LABEL_ORDER", 11159 },
    { "QUAL_IP6_FLOW_LABEL_WIDTH", 11160 },
    { "QUAL_IPADDR_NORMALIZE", 11161 },
    { "QUAL_IPADDR_NORMALIZE_BITMAP", 11162 },
    { "QUAL_IPADDR_NORMALIZE_MASK", 11163 },
    { "QUAL_IPADDR_NORMALIZE_OFFSET", 11164 },
    { "QUAL_IPADDR_NORMALIZE_ORDER", 11165 },
    { "QUAL_IPADDR_NORMALIZE_WIDTH", 11166 },
    { "QUAL_IP_CHECKSUM_VALID", 11167 },
    { "QUAL_IP_CHECKSUM_VALID_BITMAP", 11168 },
    { "QUAL_IP_CHECKSUM_VALID_MASK", 11169 },
    { "QUAL_IP_CHECKSUM_VALID_OFFSET", 11170 },
    { "QUAL_IP_CHECKSUM_VALID_ORDER", 11171 },
    { "QUAL_IP_CHECKSUM_VALID_WIDTH", 11172 },
    { "QUAL_IP_FIRST_EH_PROTO", 11173 },
    { "QUAL_IP_FIRST_EH_PROTO_BITMAP", 11174 },
    { "QUAL_IP_FIRST_EH_PROTO_MASK", 11175 },
    { "QUAL_IP_FIRST_EH_PROTO_OFFSET", 11176 },
    { "QUAL_IP_FIRST_EH_PROTO_ORDER", 11177 },
    { "QUAL_IP_FIRST_EH_PROTO_WIDTH", 11178 },
    { "QUAL_IP_FIRST_EH_SUBCODE", 11179 },
    { "QUAL_IP_FIRST_EH_SUBCODE_BITMAP", 11180 },
    { "QUAL_IP_FIRST_EH_SUBCODE_MASK", 11181 },
    { "QUAL_IP_FIRST_EH_SUBCODE_OFFSET", 11182 },
    { "QUAL_IP_FIRST_EH_SUBCODE_ORDER", 11183 },
    { "QUAL_IP_FIRST_EH_SUBCODE_WIDTH", 11184 },
    { "QUAL_IP_FLAGS_DF", 11185 },
    { "QUAL_IP_FLAGS_DF_BITMAP", 11186 },
    { "QUAL_IP_FLAGS_DF_MASK", 11187 },
    { "QUAL_IP_FLAGS_DF_OFFSET", 11188 },
    { "QUAL_IP_FLAGS_DF_ORDER", 11189 },
    { "QUAL_IP_FLAGS_DF_WIDTH", 11190 },
    { "QUAL_IP_FLAGS_MF", 11191 },
    { "QUAL_IP_FLAGS_MF_BITMAP", 11192 },
    { "QUAL_IP_FLAGS_MF_MASK", 11193 },
    { "QUAL_IP_FLAGS_MF_OFFSET", 11194 },
    { "QUAL_IP_FLAGS_MF_ORDER", 11195 },
    { "QUAL_IP_FLAGS_MF_WIDTH", 11196 },
    { "QUAL_IP_FRAG", 11197 },
    { "QUAL_IP_FRAG_BITMAP", 11198 },
    { "QUAL_IP_FRAG_OFFSET", 11199 },
    { "QUAL_IP_FRAG_ORDER", 11200 },
    { "QUAL_IP_FRAG_WIDTH", 11201 },
    { "QUAL_IP_PROTOCOL", 11202 },
    { "QUAL_IP_PROTOCOL_BITMAP", 11203 },
    { "QUAL_IP_PROTOCOL_MASK", 11204 },
    { "QUAL_IP_PROTOCOL_OFFSET", 11205 },
    { "QUAL_IP_PROTOCOL_ORDER", 11206 },
    { "QUAL_IP_PROTOCOL_WIDTH", 11207 },
    { "QUAL_IP_PROTO_COMMON", 11208 },
    { "QUAL_IP_PROTO_COMMON_OFFSET", 11209 },
    { "QUAL_IP_PROTO_COMMON_ORDER", 11210 },
    { "QUAL_IP_PROTO_COMMON_WIDTH", 11211 },
    { "QUAL_IP_SECOND_EH_PROTO", 11212 },
    { "QUAL_IP_SECOND_EH_PROTO_BITMAP", 11213 },
    { "QUAL_IP_SECOND_EH_PROTO_MASK", 11214 },
    { "QUAL_IP_SECOND_EH_PROTO_OFFSET", 11215 },
    { "QUAL_IP_SECOND_EH_PROTO_ORDER", 11216 },
    { "QUAL_IP_SECOND_EH_PROTO_WIDTH", 11217 },
    { "QUAL_IP_TYPE", 11218 },
    { "QUAL_IP_TYPE_BITMAP", 11219 },
    { "QUAL_IP_TYPE_OFFSET", 11220 },
    { "QUAL_IP_TYPE_ORDER", 11221 },
    { "QUAL_IP_TYPE_WIDTH", 11222 },
    { "QUAL_L2CACHE_HIT", 11223 },
    { "QUAL_L2CACHE_HIT_BITMAP", 11224 },
    { "QUAL_L2CACHE_HIT_MASK", 11225 },
    { "QUAL_L2CACHE_HIT_OFFSET", 11226 },
    { "QUAL_L2CACHE_HIT_ORDER", 11227 },
    { "QUAL_L2CACHE_HIT_WIDTH", 11228 },
    { "QUAL_L2STATION_MOVE", 11229 },
    { "QUAL_L2STATION_MOVE_BITMAP", 11230 },
    { "QUAL_L2STATION_MOVE_MASK", 11231 },
    { "QUAL_L2STATION_MOVE_OFFSET", 11232 },
    { "QUAL_L2STATION_MOVE_ORDER", 11233 },
    { "QUAL_L2STATION_MOVE_WIDTH", 11234 },
    { "QUAL_L2_DST_CLASS", 11235 },
    { "QUAL_L2_DST_CLASS_BITMAP", 11236 },
    { "QUAL_L2_DST_CLASS_MASK", 11237 },
    { "QUAL_L2_DST_CLASS_OFFSET", 11238 },
    { "QUAL_L2_DST_CLASS_ORDER", 11239 },
    { "QUAL_L2_DST_CLASS_WIDTH", 11240 },
    { "QUAL_L2_DST_HIT", 11241 },
    { "QUAL_L2_DST_HIT_BITMAP", 11242 },
    { "QUAL_L2_DST_HIT_MASK", 11243 },
    { "QUAL_L2_DST_HIT_OFFSET", 11244 },
    { "QUAL_L2_DST_HIT_ORDER", 11245 },
    { "QUAL_L2_DST_HIT_WIDTH", 11246 },
    { "QUAL_L2_FORMAT", 11247 },
    { "QUAL_L2_FORMAT_BITMAP", 11248 },
    { "QUAL_L2_FORMAT_OFFSET", 11249 },
    { "QUAL_L2_FORMAT_ORDER", 11250 },
    { "QUAL_L2_FORMAT_WIDTH", 11251 },
    { "QUAL_L2_MC_GROUP", 11252 },
    { "QUAL_L2_MC_GROUP_BITMAP", 11253 },
    { "QUAL_L2_MC_GROUP_MASK", 11254 },
    { "QUAL_L2_MC_GROUP_OFFSET", 11255 },
    { "QUAL_L2_MC_GROUP_ORDER", 11256 },
    { "QUAL_L2_MC_GROUP_WIDTH", 11257 },
    { "QUAL_L2_SRC_CLASS", 11258 },
    { "QUAL_L2_SRC_CLASS_BITMAP", 11259 },
    { "QUAL_L2_SRC_CLASS_MASK", 11260 },
    { "QUAL_L2_SRC_CLASS_OFFSET", 11261 },
    { "QUAL_L2_SRC_CLASS_ORDER", 11262 },
    { "QUAL_L2_SRC_CLASS_WIDTH", 11263 },
    { "QUAL_L2_SRC_HIT", 11264 },
    { "QUAL_L2_SRC_HIT_BITMAP", 11265 },
    { "QUAL_L2_SRC_HIT_MASK", 11266 },
    { "QUAL_L2_SRC_HIT_OFFSET", 11267 },
    { "QUAL_L2_SRC_HIT_ORDER", 11268 },
    { "QUAL_L2_SRC_HIT_WIDTH", 11269 },
    { "QUAL_L2_SRC_STATIC", 11270 },
    { "QUAL_L2_SRC_STATIC_BITMAP", 11271 },
    { "QUAL_L2_SRC_STATIC_MASK", 11272 },
    { "QUAL_L2_SRC_STATIC_OFFSET", 11273 },
    { "QUAL_L2_SRC_STATIC_ORDER", 11274 },
    { "QUAL_L2_SRC_STATIC_WIDTH", 11275 },
    { "QUAL_L3_DST_CLASS", 11276 },
    { "QUAL_L3_DST_CLASS_BITMAP", 11277 },
    { "QUAL_L3_DST_CLASS_MASK", 11278 },
    { "QUAL_L3_DST_CLASS_OFFSET", 11279 },
    { "QUAL_L3_DST_CLASS_ORDER", 11280 },
    { "QUAL_L3_DST_CLASS_WIDTH", 11281 },
    { "QUAL_L3_DST_HOST_HIT", 11282 },
    { "QUAL_L3_DST_HOST_HIT_BITMAP", 11283 },
    { "QUAL_L3_DST_HOST_HIT_MASK", 11284 },
    { "QUAL_L3_DST_HOST_HIT_OFFSET", 11285 },
    { "QUAL_L3_DST_HOST_HIT_ORDER", 11286 },
    { "QUAL_L3_DST_HOST_HIT_WIDTH", 11287 },
    { "QUAL_L3_DST_LPM_HIT", 11288 },
    { "QUAL_L3_DST_LPM_HIT_BITMAP", 11289 },
    { "QUAL_L3_DST_LPM_HIT_MASK", 11290 },
    { "QUAL_L3_DST_LPM_HIT_OFFSET", 11291 },
    { "QUAL_L3_DST_LPM_HIT_ORDER", 11292 },
    { "QUAL_L3_DST_LPM_HIT_WIDTH", 11293 },
    { "QUAL_L3_IIF", 11294 },
    { "QUAL_L3_IIF_BITMAP", 11295 },
    { "QUAL_L3_IIF_CLASS_ID", 11296 },
    { "QUAL_L3_IIF_CLASS_ID_BITMAP", 11297 },
    { "QUAL_L3_IIF_CLASS_ID_MASK", 11298 },
    { "QUAL_L3_IIF_CLASS_ID_OFFSET", 11299 },
    { "QUAL_L3_IIF_CLASS_ID_ORDER", 11300 },
    { "QUAL_L3_IIF_CLASS_ID_WIDTH", 11301 },
    { "QUAL_L3_IIF_MASK", 11302 },
    { "QUAL_L3_IIF_OFFSET", 11303 },
    { "QUAL_L3_IIF_ORDER", 11304 },
    { "QUAL_L3_IIF_WIDTH", 11305 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15", 11306 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_BITMAP", 11307 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_MASK", 11308 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_OFFSET", 11309 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_ORDER", 11310 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_WIDTH", 11311 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16", 11312 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_BITMAP", 11313 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_MASK", 11314 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_OFFSET", 11315 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_ORDER", 11316 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_WIDTH", 11317 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15", 11318 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_BITMAP", 11319 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_MASK", 11320 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_OFFSET", 11321 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_ORDER", 11322 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_WIDTH", 11323 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16", 11324 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_BITMAP", 11325 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_MASK", 11326 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_OFFSET", 11327 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_ORDER", 11328 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_WIDTH", 11329 },
    { "QUAL_L3_MC_GROUP", 11330 },
    { "QUAL_L3_MC_GROUP_BITMAP", 11331 },
    { "QUAL_L3_MC_GROUP_MASK", 11332 },
    { "QUAL_L3_MC_GROUP_OFFSET", 11333 },
    { "QUAL_L3_MC_GROUP_ORDER", 11334 },
    { "QUAL_L3_MC_GROUP_WIDTH", 11335 },
    { "QUAL_L3_ROUTABLE_PKT", 11336 },
    { "QUAL_L3_ROUTABLE_PKT_BITMAP", 11337 },
    { "QUAL_L3_ROUTABLE_PKT_MASK", 11338 },
    { "QUAL_L3_ROUTABLE_PKT_OFFSET", 11339 },
    { "QUAL_L3_ROUTABLE_PKT_ORDER", 11340 },
    { "QUAL_L3_ROUTABLE_PKT_WIDTH", 11341 },
    { "QUAL_L3_SRC_CLASS", 11342 },
    { "QUAL_L3_SRC_CLASS_BITMAP", 11343 },
    { "QUAL_L3_SRC_CLASS_MASK", 11344 },
    { "QUAL_L3_SRC_CLASS_OFFSET", 11345 },
    { "QUAL_L3_SRC_CLASS_ORDER", 11346 },
    { "QUAL_L3_SRC_CLASS_WIDTH", 11347 },
    { "QUAL_L3_SRC_HOST_HIT", 11348 },
    { "QUAL_L3_SRC_HOST_HIT_BITMAP", 11349 },
    { "QUAL_L3_SRC_HOST_HIT_MASK", 11350 },
    { "QUAL_L3_SRC_HOST_HIT_OFFSET", 11351 },
    { "QUAL_L3_SRC_HOST_HIT_ORDER", 11352 },
    { "QUAL_L3_SRC_HOST_HIT_WIDTH", 11353 },
    { "QUAL_L3_SRC_LPM_HIT", 11354 },
    { "QUAL_L3_SRC_LPM_HIT_BITMAP", 11355 },
    { "QUAL_L3_SRC_LPM_HIT_MASK", 11356 },
    { "QUAL_L3_SRC_LPM_HIT_OFFSET", 11357 },
    { "QUAL_L3_SRC_LPM_HIT_ORDER", 11358 },
    { "QUAL_L3_SRC_LPM_HIT_WIDTH", 11359 },
    { "QUAL_L3_TNL_HIT", 11360 },
    { "QUAL_L3_TNL_HIT_BITMAP", 11361 },
    { "QUAL_L3_TNL_HIT_MASK", 11362 },
    { "QUAL_L3_TNL_HIT_OFFSET", 11363 },
    { "QUAL_L3_TNL_HIT_ORDER", 11364 },
    { "QUAL_L3_TNL_HIT_WIDTH", 11365 },
    { "QUAL_L4DST_PORT", 11366 },
    { "QUAL_L4DST_PORT_BITMAP", 11367 },
    { "QUAL_L4DST_PORT_MASK", 11368 },
    { "QUAL_L4DST_PORT_OFFSET", 11369 },
    { "QUAL_L4DST_PORT_ORDER", 11370 },
    { "QUAL_L4DST_PORT_WIDTH", 11371 },
    { "QUAL_L4SRC_PORT", 11372 },
    { "QUAL_L4SRC_PORT_BITMAP", 11373 },
    { "QUAL_L4SRC_PORT_MASK", 11374 },
    { "QUAL_L4SRC_PORT_OFFSET", 11375 },
    { "QUAL_L4SRC_PORT_ORDER", 11376 },
    { "QUAL_L4SRC_PORT_WIDTH", 11377 },
    { "QUAL_L4_PKT", 11378 },
    { "QUAL_L4_PKT_BITMAP", 11379 },
    { "QUAL_L4_PKT_MASK", 11380 },
    { "QUAL_L4_PKT_OFFSET", 11381 },
    { "QUAL_L4_PKT_ORDER", 11382 },
    { "QUAL_L4_PKT_WIDTH", 11383 },
    { "QUAL_LLC_HEADER", 11384 },
    { "QUAL_LLC_HEADER_MASK", 11385 },
    { "QUAL_LLC_HEADER_OFFSET", 11386 },
    { "QUAL_LLC_HEADER_ORDER", 11387 },
    { "QUAL_LLC_HEADER_WIDTH", 11388 },
    { "QUAL_LOOPBACK", 11389 },
    { "QUAL_LOOPBACK_BITMAP", 11390 },
    { "QUAL_LOOPBACK_COLOR", 11391 },
    { "QUAL_LOOPBACK_COLOR_OFFSET", 11392 },
    { "QUAL_LOOPBACK_COLOR_ORDER", 11393 },
    { "QUAL_LOOPBACK_COLOR_WIDTH", 11394 },
    { "QUAL_LOOPBACK_MASK", 11395 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE", 11396 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_MASK", 11397 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_OFFSET", 11398 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_ORDER", 11399 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_WIDTH", 11400 },
    { "QUAL_LOOPBACK_OFFSET", 11401 },
    { "QUAL_LOOPBACK_ORDER", 11402 },
    { "QUAL_LOOPBACK_PP_PORT", 11403 },
    { "QUAL_LOOPBACK_PP_PORT_MASK", 11404 },
    { "QUAL_LOOPBACK_PP_PORT_OFFSET", 11405 },
    { "QUAL_LOOPBACK_PP_PORT_ORDER", 11406 },
    { "QUAL_LOOPBACK_PP_PORT_WIDTH", 11407 },
    { "QUAL_LOOPBACK_QUEUE", 11408 },
    { "QUAL_LOOPBACK_QUEUE_MASK", 11409 },
    { "QUAL_LOOPBACK_QUEUE_OFFSET", 11410 },
    { "QUAL_LOOPBACK_QUEUE_ORDER", 11411 },
    { "QUAL_LOOPBACK_QUEUE_WIDTH", 11412 },
    { "QUAL_LOOPBACK_SRC_PORT", 11413 },
    { "QUAL_LOOPBACK_SRC_PORT_MASK", 11414 },
    { "QUAL_LOOPBACK_SRC_PORT_OFFSET", 11415 },
    { "QUAL_LOOPBACK_SRC_PORT_ORDER", 11416 },
    { "QUAL_LOOPBACK_SRC_PORT_WIDTH", 11417 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS", 11418 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_MASK", 11419 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_OFFSET", 11420 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_ORDER", 11421 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_WIDTH", 11422 },
    { "QUAL_LOOPBACK_TYPE", 11423 },
    { "QUAL_LOOPBACK_TYPE_BITMAP", 11424 },
    { "QUAL_LOOPBACK_TYPE_OFFSET", 11425 },
    { "QUAL_LOOPBACK_TYPE_ORDER", 11426 },
    { "QUAL_LOOPBACK_TYPE_WIDTH", 11427 },
    { "QUAL_LOOPBACK_WIDTH", 11428 },
    { "QUAL_MACADDR_NORMALIZE", 11429 },
    { "QUAL_MACADDR_NORMALIZE_BITMAP", 11430 },
    { "QUAL_MACADDR_NORMALIZE_MASK", 11431 },
    { "QUAL_MACADDR_NORMALIZE_OFFSET", 11432 },
    { "QUAL_MACADDR_NORMALIZE_ORDER", 11433 },
    { "QUAL_MACADDR_NORMALIZE_WIDTH", 11434 },
    { "QUAL_MH_OPCODE", 11435 },
    { "QUAL_MH_OPCODE_BITMAP", 11436 },
    { "QUAL_MH_OPCODE_MASK", 11437 },
    { "QUAL_MH_OPCODE_OFFSET", 11438 },
    { "QUAL_MH_OPCODE_ORDER", 11439 },
    { "QUAL_MH_OPCODE_WIDTH", 11440 },
    { "QUAL_MIM_ISID", 11441 },
    { "QUAL_MIM_ISID_BITMAP", 11442 },
    { "QUAL_MIM_ISID_MASK", 11443 },
    { "QUAL_MIM_ISID_OFFSET", 11444 },
    { "QUAL_MIM_ISID_ORDER", 11445 },
    { "QUAL_MIM_ISID_WIDTH", 11446 },
    { "QUAL_MIRROR_PKT", 11447 },
    { "QUAL_MIRROR_PKT_BITMAP", 11448 },
    { "QUAL_MIRROR_PKT_MASK", 11449 },
    { "QUAL_MIRROR_PKT_OFFSET", 11450 },
    { "QUAL_MIRROR_PKT_ORDER", 11451 },
    { "QUAL_MIRROR_PKT_WIDTH", 11452 },
    { "QUAL_MIRR_COPY", 11453 },
    { "QUAL_MIRR_COPY_MASK", 11454 },
    { "QUAL_MIRR_COPY_OFFSET", 11455 },
    { "QUAL_MIRR_COPY_ORDER", 11456 },
    { "QUAL_MIRR_COPY_WIDTH", 11457 },
    { "QUAL_MIXED_SRC_CLASS", 11458 },
    { "QUAL_MIXED_SRC_CLASS_MASK", 11459 },
    { "QUAL_MIXED_SRC_CLASS_OFFSET", 11460 },
    { "QUAL_MIXED_SRC_CLASS_ORDER", 11461 },
    { "QUAL_MIXED_SRC_CLASS_WIDTH", 11462 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT", 11463 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_BITMAP", 11464 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_MASK", 11465 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_OFFSET", 11466 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_ORDER", 11467 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_WIDTH", 11468 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT", 11469 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_BITMAP", 11470 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_MASK", 11471 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_OFFSET", 11472 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_ORDER", 11473 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_WIDTH", 11474 },
    { "QUAL_MPLS_BOS_TERMINATED", 11475 },
    { "QUAL_MPLS_BOS_TERMINATED_BITMAP", 11476 },
    { "QUAL_MPLS_BOS_TERMINATED_MASK", 11477 },
    { "QUAL_MPLS_BOS_TERMINATED_OFFSET", 11478 },
    { "QUAL_MPLS_BOS_TERMINATED_ORDER", 11479 },
    { "QUAL_MPLS_BOS_TERMINATED_WIDTH", 11480 },
    { "QUAL_MPLS_CTRL_WORD", 11481 },
    { "QUAL_MPLS_CTRL_WORD_BITMAP", 11482 },
    { "QUAL_MPLS_CTRL_WORD_MASK", 11483 },
    { "QUAL_MPLS_CTRL_WORD_OFFSET", 11484 },
    { "QUAL_MPLS_CTRL_WORD_ORDER", 11485 },
    { "QUAL_MPLS_CTRL_WORD_WIDTH", 11486 },
    { "QUAL_MPLS_CW_VALID", 11487 },
    { "QUAL_MPLS_CW_VALID_BITMAP", 11488 },
    { "QUAL_MPLS_CW_VALID_MASK", 11489 },
    { "QUAL_MPLS_CW_VALID_OFFSET", 11490 },
    { "QUAL_MPLS_CW_VALID_ORDER", 11491 },
    { "QUAL_MPLS_CW_VALID_WIDTH", 11492 },
    { "QUAL_MPLS_FWD_LABEL_ACTION", 11493 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_BITMAP", 11494 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_OFFSET", 11495 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_ORDER", 11496 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_WIDTH", 11497 },
    { "QUAL_MPLS_FWD_LABEL_BOS", 11498 },
    { "QUAL_MPLS_FWD_LABEL_BOS_BITMAP", 11499 },
    { "QUAL_MPLS_FWD_LABEL_BOS_MASK", 11500 },
    { "QUAL_MPLS_FWD_LABEL_BOS_OFFSET", 11501 },
    { "QUAL_MPLS_FWD_LABEL_BOS_ORDER", 11502 },
    { "QUAL_MPLS_FWD_LABEL_BOS_WIDTH", 11503 },
    { "QUAL_MPLS_FWD_LABEL_EXP", 11504 },
    { "QUAL_MPLS_FWD_LABEL_EXP_BITMAP", 11505 },
    { "QUAL_MPLS_FWD_LABEL_EXP_MASK", 11506 },
    { "QUAL_MPLS_FWD_LABEL_EXP_OFFSET", 11507 },
    { "QUAL_MPLS_FWD_LABEL_EXP_ORDER", 11508 },
    { "QUAL_MPLS_FWD_LABEL_EXP_WIDTH", 11509 },
    { "QUAL_MPLS_FWD_LABEL_ID", 11510 },
    { "QUAL_MPLS_FWD_LABEL_ID_BITMAP", 11511 },
    { "QUAL_MPLS_FWD_LABEL_ID_MASK", 11512 },
    { "QUAL_MPLS_FWD_LABEL_ID_OFFSET", 11513 },
    { "QUAL_MPLS_FWD_LABEL_ID_ORDER", 11514 },
    { "QUAL_MPLS_FWD_LABEL_ID_WIDTH", 11515 },
    { "QUAL_MPLS_FWD_LABEL_TTL", 11516 },
    { "QUAL_MPLS_FWD_LABEL_TTL_BITMAP", 11517 },
    { "QUAL_MPLS_FWD_LABEL_TTL_MASK", 11518 },
    { "QUAL_MPLS_FWD_LABEL_TTL_OFFSET", 11519 },
    { "QUAL_MPLS_FWD_LABEL_TTL_ORDER", 11520 },
    { "QUAL_MPLS_FWD_LABEL_TTL_WIDTH", 11521 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED", 11522 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_BITMAP", 11523 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_MASK", 11524 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_OFFSET", 11525 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_ORDER", 11526 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_WIDTH", 11527 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED", 11528 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_BITMAP", 11529 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_MASK", 11530 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_OFFSET", 11531 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_ORDER", 11532 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_WIDTH", 11533 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED", 11534 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_BITMAP", 11535 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_MASK", 11536 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_OFFSET", 11537 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_ORDER", 11538 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_WIDTH", 11539 },
    { "QUAL_MYSTATIONTCAM_2_HIT", 11540 },
    { "QUAL_MYSTATIONTCAM_2_HIT_BITMAP", 11541 },
    { "QUAL_MYSTATIONTCAM_2_HIT_MASK", 11542 },
    { "QUAL_MYSTATIONTCAM_2_HIT_OFFSET", 11543 },
    { "QUAL_MYSTATIONTCAM_2_HIT_ORDER", 11544 },
    { "QUAL_MYSTATIONTCAM_2_HIT_WIDTH", 11545 },
    { "QUAL_MYSTATIONTCAM_HIT", 11546 },
    { "QUAL_MYSTATIONTCAM_HIT_BITMAP", 11547 },
    { "QUAL_MYSTATIONTCAM_HIT_MASK", 11548 },
    { "QUAL_MYSTATIONTCAM_HIT_OFFSET", 11549 },
    { "QUAL_MYSTATIONTCAM_HIT_ORDER", 11550 },
    { "QUAL_MYSTATIONTCAM_HIT_WIDTH", 11551 },
    { "QUAL_NAT_DST_REALM_ID", 11552 },
    { "QUAL_NAT_DST_REALM_ID_BITMAP", 11553 },
    { "QUAL_NAT_DST_REALM_ID_MASK", 11554 },
    { "QUAL_NAT_DST_REALM_ID_OFFSET", 11555 },
    { "QUAL_NAT_DST_REALM_ID_ORDER", 11556 },
    { "QUAL_NAT_DST_REALM_ID_WIDTH", 11557 },
    { "QUAL_NAT_NEEDED", 11558 },
    { "QUAL_NAT_NEEDED_BITMAP", 11559 },
    { "QUAL_NAT_NEEDED_MASK", 11560 },
    { "QUAL_NAT_NEEDED_OFFSET", 11561 },
    { "QUAL_NAT_NEEDED_ORDER", 11562 },
    { "QUAL_NAT_NEEDED_WIDTH", 11563 },
    { "QUAL_NAT_SRC_REALM_ID", 11564 },
    { "QUAL_NAT_SRC_REALM_ID_BITMAP", 11565 },
    { "QUAL_NAT_SRC_REALM_ID_MASK", 11566 },
    { "QUAL_NAT_SRC_REALM_ID_OFFSET", 11567 },
    { "QUAL_NAT_SRC_REALM_ID_ORDER", 11568 },
    { "QUAL_NAT_SRC_REALM_ID_WIDTH", 11569 },
    { "QUAL_NHOP", 11570 },
    { "QUAL_NHOP_BITMAP", 11571 },
    { "QUAL_NHOP_MASK", 11572 },
    { "QUAL_NHOP_OFFSET", 11573 },
    { "QUAL_NHOP_ORDER", 11574 },
    { "QUAL_NHOP_WIDTH", 11575 },
    { "QUAL_NON_OR_FIRST_FRAGMENT", 11576 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_BITMAP", 11577 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_MASK", 11578 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_OFFSET", 11579 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_ORDER", 11580 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_WIDTH", 11581 },
    { "QUAL_NVGRE_VSID", 11582 },
    { "QUAL_NVGRE_VSID_BITMAP", 11583 },
    { "QUAL_NVGRE_VSID_MASK", 11584 },
    { "QUAL_NVGRE_VSID_OFFSET", 11585 },
    { "QUAL_NVGRE_VSID_ORDER", 11586 },
    { "QUAL_NVGRE_VSID_WIDTH", 11587 },
    { "QUAL_OPAQUE_TAG_HIGH", 11588 },
    { "QUAL_OPAQUE_TAG_HIGH_BITMAP", 11589 },
    { "QUAL_OPAQUE_TAG_HIGH_MASK", 11590 },
    { "QUAL_OPAQUE_TAG_HIGH_OFFSET", 11591 },
    { "QUAL_OPAQUE_TAG_HIGH_ORDER", 11592 },
    { "QUAL_OPAQUE_TAG_HIGH_WIDTH", 11593 },
    { "QUAL_OPAQUE_TAG_LOW", 11594 },
    { "QUAL_OPAQUE_TAG_LOW_BITMAP", 11595 },
    { "QUAL_OPAQUE_TAG_LOW_MASK", 11596 },
    { "QUAL_OPAQUE_TAG_LOW_OFFSET", 11597 },
    { "QUAL_OPAQUE_TAG_LOW_ORDER", 11598 },
    { "QUAL_OPAQUE_TAG_LOW_WIDTH", 11599 },
    { "QUAL_OPAQUE_TAG_PRESENT", 11600 },
    { "QUAL_OPAQUE_TAG_PRESENT_BITMAP", 11601 },
    { "QUAL_OPAQUE_TAG_PRESENT_MASK", 11602 },
    { "QUAL_OPAQUE_TAG_PRESENT_OFFSET", 11603 },
    { "QUAL_OPAQUE_TAG_PRESENT_ORDER", 11604 },
    { "QUAL_OPAQUE_TAG_PRESENT_WIDTH", 11605 },
    { "QUAL_OPAQUE_TAG_TYPE", 11606 },
    { "QUAL_OPAQUE_TAG_TYPE_MASK", 11607 },
    { "QUAL_OPAQUE_TAG_TYPE_OFFSET", 11608 },
    { "QUAL_OPAQUE_TAG_TYPE_ORDER", 11609 },
    { "QUAL_OPAQUE_TAG_TYPE_WIDTH", 11610 },
    { "QUAL_OUTER_TPID", 11611 },
    { "QUAL_OUTER_TPID_BITMAP", 11612 },
    { "QUAL_OUTER_TPID_OFFSET", 11613 },
    { "QUAL_OUTER_TPID_ORDER", 11614 },
    { "QUAL_OUTER_TPID_WIDTH", 11615 },
    { "QUAL_OUTER_VLAN_CFI", 11616 },
    { "QUAL_OUTER_VLAN_CFI_BITMAP", 11617 },
    { "QUAL_OUTER_VLAN_CFI_MASK", 11618 },
    { "QUAL_OUTER_VLAN_CFI_OFFSET", 11619 },
    { "QUAL_OUTER_VLAN_CFI_ORDER", 11620 },
    { "QUAL_OUTER_VLAN_CFI_WIDTH", 11621 },
    { "QUAL_OUTER_VLAN_ID", 11622 },
    { "QUAL_OUTER_VLAN_ID_BITMAP", 11623 },
    { "QUAL_OUTER_VLAN_ID_MASK", 11624 },
    { "QUAL_OUTER_VLAN_ID_OFFSET", 11625 },
    { "QUAL_OUTER_VLAN_ID_ORDER", 11626 },
    { "QUAL_OUTER_VLAN_ID_WIDTH", 11627 },
    { "QUAL_OUTER_VLAN_PRI", 11628 },
    { "QUAL_OUTER_VLAN_PRI_BITMAP", 11629 },
    { "QUAL_OUTER_VLAN_PRI_MASK", 11630 },
    { "QUAL_OUTER_VLAN_PRI_OFFSET", 11631 },
    { "QUAL_OUTER_VLAN_PRI_ORDER", 11632 },
    { "QUAL_OUTER_VLAN_PRI_WIDTH", 11633 },
    { "QUAL_OUTPORT", 11634 },
    { "QUAL_OUTPORT_MASK", 11635 },
    { "QUAL_OUTPORT_OFFSET", 11636 },
    { "QUAL_OUTPORT_ORDER", 11637 },
    { "QUAL_OUTPORT_WIDTH", 11638 },
    { "QUAL_OVERLAY_DST_VP", 11639 },
    { "QUAL_OVERLAY_DST_VP_BITMAP", 11640 },
    { "QUAL_OVERLAY_DST_VP_MASK", 11641 },
    { "QUAL_OVERLAY_DST_VP_OFFSET", 11642 },
    { "QUAL_OVERLAY_DST_VP_ORDER", 11643 },
    { "QUAL_OVERLAY_DST_VP_WIDTH", 11644 },
    { "QUAL_OVERLAY_ECMP", 11645 },
    { "QUAL_OVERLAY_ECMP_BITMAP", 11646 },
    { "QUAL_OVERLAY_ECMP_MASK", 11647 },
    { "QUAL_OVERLAY_ECMP_OFFSET", 11648 },
    { "QUAL_OVERLAY_ECMP_ORDER", 11649 },
    { "QUAL_OVERLAY_ECMP_WIDTH", 11650 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID", 11651 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_MASK", 11652 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_OFFSET", 11653 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_ORDER", 11654 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_WIDTH", 11655 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID", 11656 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_MASK", 11657 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_OFFSET", 11658 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_ORDER", 11659 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_WIDTH", 11660 },
    { "QUAL_PKT_LENGTH", 11661 },
    { "QUAL_PKT_LENGTH_BITMAP", 11662 },
    { "QUAL_PKT_LENGTH_MASK", 11663 },
    { "QUAL_PKT_LENGTH_OFFSET", 11664 },
    { "QUAL_PKT_LENGTH_ORDER", 11665 },
    { "QUAL_PKT_LENGTH_WIDTH", 11666 },
    { "QUAL_PKT_RESOLUTION", 11667 },
    { "QUAL_PKT_RESOLUTION_BITMAP", 11668 },
    { "QUAL_PKT_RESOLUTION_MASK", 11669 },
    { "QUAL_PKT_RESOLUTION_OFFSET", 11670 },
    { "QUAL_PKT_RESOLUTION_ORDER", 11671 },
    { "QUAL_PKT_RESOLUTION_WIDTH", 11672 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS", 11673 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_MASK", 11674 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_OFFSET", 11675 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_ORDER", 11676 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_WIDTH", 11677 },
    { "QUAL_PORT_SYSTEM_CLASS", 11678 },
    { "QUAL_PORT_SYSTEM_CLASS_BITMAP", 11679 },
    { "QUAL_PORT_SYSTEM_CLASS_MASK", 11680 },
    { "QUAL_PORT_SYSTEM_CLASS_OFFSET", 11681 },
    { "QUAL_PORT_SYSTEM_CLASS_ORDER", 11682 },
    { "QUAL_PORT_SYSTEM_CLASS_WIDTH", 11683 },
    { "QUAL_PRESEL_CLASS", 11684 },
    { "QUAL_PRESEL_CLASS_BITMAP", 11685 },
    { "QUAL_PRESEL_CLASS_MASK", 11686 },
    { "QUAL_PRESEL_CLASS_OFFSET", 11687 },
    { "QUAL_PRESEL_CLASS_ORDER", 11688 },
    { "QUAL_PRESEL_CLASS_WIDTH", 11689 },
    { "QUAL_PRE_LOGICAL_TBL_ID", 11690 },
    { "QUAL_PRE_LOGICAL_TBL_ID_MASK", 11691 },
    { "QUAL_PROTECTION_DATA_DROP", 11692 },
    { "QUAL_PROTECTION_DATA_DROP_BITMAP", 11693 },
    { "QUAL_PROTECTION_DATA_DROP_MASK", 11694 },
    { "QUAL_PROTECTION_DATA_DROP_OFFSET", 11695 },
    { "QUAL_PROTECTION_DATA_DROP_ORDER", 11696 },
    { "QUAL_PROTECTION_DATA_DROP_WIDTH", 11697 },
    { "QUAL_RAL_PRESENT", 11698 },
    { "QUAL_RAL_PRESENT_BITMAP", 11699 },
    { "QUAL_RAL_PRESENT_MASK", 11700 },
    { "QUAL_RAL_PRESENT_OFFSET", 11701 },
    { "QUAL_RAL_PRESENT_ORDER", 11702 },
    { "QUAL_RAL_PRESENT_WIDTH", 11703 },
    { "QUAL_RANGE_CHECKID_BMP", 11704 },
    { "QUAL_RANGE_CHECKID_BMP_BITMAP", 11705 },
    { "QUAL_RANGE_CHECKID_BMP_MASK", 11706 },
    { "QUAL_RANGE_CHECKID_BMP_OFFSET", 11707 },
    { "QUAL_RANGE_CHECKID_BMP_ORDER", 11708 },
    { "QUAL_RANGE_CHECKID_BMP_WIDTH", 11709 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP", 11710 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_BITMAP", 11711 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_MASK", 11712 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_OFFSET", 11713 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_ORDER", 11714 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_WIDTH", 11715 },
    { "QUAL_REPLICATION_PKT", 11716 },
    { "QUAL_REPLICATION_PKT_BITMAP", 11717 },
    { "QUAL_REPLICATION_PKT_MASK", 11718 },
    { "QUAL_REPLICATION_PKT_OFFSET", 11719 },
    { "QUAL_REPLICATION_PKT_ORDER", 11720 },
    { "QUAL_REPLICATION_PKT_WIDTH", 11721 },
    { "QUAL_RH_FIRST_4_BYTES", 11722 },
    { "QUAL_RH_FIRST_4_BYTES_BITMAP", 11723 },
    { "QUAL_RH_FIRST_4_BYTES_MASK", 11724 },
    { "QUAL_RH_FIRST_4_BYTES_OFFSET", 11725 },
    { "QUAL_RH_FIRST_4_BYTES_ORDER", 11726 },
    { "QUAL_RH_FIRST_4_BYTES_WIDTH", 11727 },
    { "QUAL_RH_NEXT_4_BYTES", 11728 },
    { "QUAL_RH_NEXT_4_BYTES_BITMAP", 11729 },
    { "QUAL_RH_NEXT_4_BYTES_MASK", 11730 },
    { "QUAL_RH_NEXT_4_BYTES_OFFSET", 11731 },
    { "QUAL_RH_NEXT_4_BYTES_ORDER", 11732 },
    { "QUAL_RH_NEXT_4_BYTES_WIDTH", 11733 },
    { "QUAL_RTAG7A_HASH_LOWER", 11734 },
    { "QUAL_RTAG7A_HASH_LOWER_BITMAP", 11735 },
    { "QUAL_RTAG7A_HASH_LOWER_MASK", 11736 },
    { "QUAL_RTAG7A_HASH_LOWER_OFFSET", 11737 },
    { "QUAL_RTAG7A_HASH_LOWER_ORDER", 11738 },
    { "QUAL_RTAG7A_HASH_LOWER_WIDTH", 11739 },
    { "QUAL_RTAG7A_HASH_UPPER", 11740 },
    { "QUAL_RTAG7A_HASH_UPPER_BITMAP", 11741 },
    { "QUAL_RTAG7A_HASH_UPPER_MASK", 11742 },
    { "QUAL_RTAG7A_HASH_UPPER_OFFSET", 11743 },
    { "QUAL_RTAG7A_HASH_UPPER_ORDER", 11744 },
    { "QUAL_RTAG7A_HASH_UPPER_WIDTH", 11745 },
    { "QUAL_RTAG7B_HASH_LOWER", 11746 },
    { "QUAL_RTAG7B_HASH_LOWER_BITMAP", 11747 },
    { "QUAL_RTAG7B_HASH_LOWER_MASK", 11748 },
    { "QUAL_RTAG7B_HASH_LOWER_OFFSET", 11749 },
    { "QUAL_RTAG7B_HASH_LOWER_ORDER", 11750 },
    { "QUAL_RTAG7B_HASH_LOWER_WIDTH", 11751 },
    { "QUAL_RTAG7B_HASH_UPPER", 11752 },
    { "QUAL_RTAG7B_HASH_UPPER_BITMAP", 11753 },
    { "QUAL_RTAG7B_HASH_UPPER_MASK", 11754 },
    { "QUAL_RTAG7B_HASH_UPPER_OFFSET", 11755 },
    { "QUAL_RTAG7B_HASH_UPPER_ORDER", 11756 },
    { "QUAL_RTAG7B_HASH_UPPER_WIDTH", 11757 },
    { "QUAL_SFLOW_SAMPLED", 11758 },
    { "QUAL_SFLOW_SAMPLED_MASK", 11759 },
    { "QUAL_SFLOW_SAMPLED_OFFSET", 11760 },
    { "QUAL_SFLOW_SAMPLED_ORDER", 11761 },
    { "QUAL_SFLOW_SAMPLED_WIDTH", 11762 },
    { "QUAL_SNAP_HEADER", 11763 },
    { "QUAL_SNAP_HEADER_MASK", 11764 },
    { "QUAL_SNAP_HEADER_OFFSET", 11765 },
    { "QUAL_SNAP_HEADER_ORDER", 11766 },
    { "QUAL_SNAP_HEADER_WIDTH", 11767 },
    { "QUAL_SRC_IP4", 11768 },
    { "QUAL_SRC_IP4_BITMAP", 11769 },
    { "QUAL_SRC_IP4_MASK", 11770 },
    { "QUAL_SRC_IP4_OFFSET", 11771 },
    { "QUAL_SRC_IP4_ORDER", 11772 },
    { "QUAL_SRC_IP4_WIDTH", 11773 },
    { "QUAL_SRC_IP6", 11774 },
    { "QUAL_SRC_IP6_BITMAP_LOWER", 11775 },
    { "QUAL_SRC_IP6_BITMAP_UPPER", 11776 },
    { "QUAL_SRC_IP6_HIGH", 11777 },
    { "QUAL_SRC_IP6_HIGH_MASK", 11778 },
    { "QUAL_SRC_IP6_HIGH_OFFSET", 11779 },
    { "QUAL_SRC_IP6_HIGH_ORDER", 11780 },
    { "QUAL_SRC_IP6_HIGH_WIDTH", 11781 },
    { "QUAL_SRC_IP6_LOWER", 11782 },
    { "QUAL_SRC_IP6_LOWER_OFFSET", 11783 },
    { "QUAL_SRC_IP6_LOWER_ORDER", 11784 },
    { "QUAL_SRC_IP6_LOWER_WIDTH", 11785 },
    { "QUAL_SRC_IP6_MASK_LOWER", 11786 },
    { "QUAL_SRC_IP6_MASK_UPPER", 11787 },
    { "QUAL_SRC_IP6_OFFSET", 11788 },
    { "QUAL_SRC_IP6_ORDER", 11789 },
    { "QUAL_SRC_IP6_UPPER", 11790 },
    { "QUAL_SRC_IP6_UPPER_OFFSET", 11791 },
    { "QUAL_SRC_IP6_UPPER_ORDER", 11792 },
    { "QUAL_SRC_IP6_UPPER_WIDTH", 11793 },
    { "QUAL_SRC_IP6_WIDTH", 11794 },
    { "QUAL_SRC_MAC", 11795 },
    { "QUAL_SRC_MAC_BITMAP", 11796 },
    { "QUAL_SRC_MAC_MASK", 11797 },
    { "QUAL_SRC_MAC_OFFSET", 11798 },
    { "QUAL_SRC_MAC_ORDER", 11799 },
    { "QUAL_SRC_MAC_WIDTH", 11800 },
    { "QUAL_SRC_MODULE", 11801 },
    { "QUAL_SRC_MODULE_BITMAP", 11802 },
    { "QUAL_SRC_MODULE_MASK", 11803 },
    { "QUAL_SRC_MODULE_OFFSET", 11804 },
    { "QUAL_SRC_MODULE_ORDER", 11805 },
    { "QUAL_SRC_MODULE_WIDTH", 11806 },
    { "QUAL_SRC_MOD_PORT", 11807 },
    { "QUAL_SRC_MOD_PORT_MASK", 11808 },
    { "QUAL_SRC_PORT", 11809 },
    { "QUAL_SRC_PORT_BITMAP", 11810 },
    { "QUAL_SRC_PORT_MASK", 11811 },
    { "QUAL_SRC_PORT_OFFSET", 11812 },
    { "QUAL_SRC_PORT_ORDER", 11813 },
    { "QUAL_SRC_PORT_WIDTH", 11814 },
    { "QUAL_SRC_TRUNK", 11815 },
    { "QUAL_SRC_TRUNK_BITMAP", 11816 },
    { "QUAL_SRC_TRUNK_MASK", 11817 },
    { "QUAL_SRC_TRUNK_OFFSET", 11818 },
    { "QUAL_SRC_TRUNK_ORDER", 11819 },
    { "QUAL_SRC_TRUNK_WIDTH", 11820 },
    { "QUAL_SRC_VP", 11821 },
    { "QUAL_SRC_VP_BITMAP", 11822 },
    { "QUAL_SRC_VP_MASK", 11823 },
    { "QUAL_SRC_VP_OFFSET", 11824 },
    { "QUAL_SRC_VP_ORDER", 11825 },
    { "QUAL_SRC_VP_VALID", 11826 },
    { "QUAL_SRC_VP_VALID_BITMAP", 11827 },
    { "QUAL_SRC_VP_VALID_MASK", 11828 },
    { "QUAL_SRC_VP_VALID_OFFSET", 11829 },
    { "QUAL_SRC_VP_VALID_ORDER", 11830 },
    { "QUAL_SRC_VP_VALID_WIDTH", 11831 },
    { "QUAL_SRC_VP_WIDTH", 11832 },
    { "QUAL_SRV6_SRH_PKT", 11833 },
    { "QUAL_SRV6_SRH_PKT_MASK", 11834 },
    { "QUAL_SRV6_SRH_PKT_OFFSET", 11835 },
    { "QUAL_SRV6_SRH_PKT_ORDER", 11836 },
    { "QUAL_SRV6_SRH_PKT_WIDTH", 11837 },
    { "QUAL_SVP_CLASS", 11838 },
    { "QUAL_SVP_CLASS_BITMAP", 11839 },
    { "QUAL_SVP_CLASS_MASK", 11840 },
    { "QUAL_SVP_CLASS_OFFSET", 11841 },
    { "QUAL_SVP_CLASS_ORDER", 11842 },
    { "QUAL_SVP_CLASS_WIDTH", 11843 },
    { "QUAL_SVP_PORTS", 11844 },
    { "QUAL_SVP_PORTS_BITMAP", 11845 },
    { "QUAL_SVP_PORTS_MASK", 11846 },
    { "QUAL_SVP_PORTS_OFFSET", 11847 },
    { "QUAL_SVP_PORTS_ORDER", 11848 },
    { "QUAL_SVP_PORTS_WIDTH", 11849 },
    { "QUAL_SYSTEM_PORTS", 11850 },
    { "QUAL_SYSTEM_PORTS_BITMAP", 11851 },
    { "QUAL_SYSTEM_PORTS_MASK", 11852 },
    { "QUAL_SYSTEM_PORTS_OFFSET", 11853 },
    { "QUAL_SYSTEM_PORTS_ORDER", 11854 },
    { "QUAL_SYSTEM_PORTS_WIDTH", 11855 },
    { "QUAL_TCP_FLAGS", 11856 },
    { "QUAL_TCP_FLAGS_BITMAP", 11857 },
    { "QUAL_TCP_FLAGS_MASK", 11858 },
    { "QUAL_TCP_FLAGS_OFFSET", 11859 },
    { "QUAL_TCP_FLAGS_ORDER", 11860 },
    { "QUAL_TCP_FLAGS_WIDTH", 11861 },
    { "QUAL_TNL_CLASS_ID", 11862 },
    { "QUAL_TNL_CLASS_ID_MASK", 11863 },
    { "QUAL_TNL_CLASS_ID_OFFSET", 11864 },
    { "QUAL_TNL_CLASS_ID_ORDER", 11865 },
    { "QUAL_TNL_CLASS_ID_WIDTH", 11866 },
    { "QUAL_TNL_IP_TTL", 11867 },
    { "QUAL_TNL_IP_TTL_BITMAP", 11868 },
    { "QUAL_TNL_IP_TTL_MASK", 11869 },
    { "QUAL_TNL_IP_TTL_OFFSET", 11870 },
    { "QUAL_TNL_IP_TTL_ORDER", 11871 },
    { "QUAL_TNL_IP_TTL_WIDTH", 11872 },
    { "QUAL_TNL_TERMINATED", 11873 },
    { "QUAL_TNL_TERMINATED_MASK", 11874 },
    { "QUAL_TNL_TERMINATED_OFFSET", 11875 },
    { "QUAL_TNL_TERMINATED_ORDER", 11876 },
    { "QUAL_TNL_TERMINATED_WIDTH", 11877 },
    { "QUAL_TNL_TYPE", 11878 },
    { "QUAL_TNL_TYPE_BITMAP", 11879 },
    { "QUAL_TNL_TYPE_OFFSET", 11880 },
    { "QUAL_TNL_TYPE_ORDER", 11881 },
    { "QUAL_TNL_TYPE_WIDTH", 11882 },
    { "QUAL_TOS", 11883 },
    { "QUAL_TOS_BITMAP", 11884 },
    { "QUAL_TOS_MASK", 11885 },
    { "QUAL_TOS_OFFSET", 11886 },
    { "QUAL_TOS_ORDER", 11887 },
    { "QUAL_TOS_WIDTH", 11888 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT", 11889 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_BITMAP", 11890 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_MASK", 11891 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_OFFSET", 11892 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_ORDER", 11893 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_WIDTH", 11894 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT", 11895 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_BITMAP", 11896 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_MASK", 11897 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_OFFSET", 11898 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_ORDER", 11899 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_WIDTH", 11900 },
    { "QUAL_TTL", 11901 },
    { "QUAL_TTL_BITMAP", 11902 },
    { "QUAL_TTL_MASK", 11903 },
    { "QUAL_TTL_OFFSET", 11904 },
    { "QUAL_TTL_ORDER", 11905 },
    { "QUAL_TTL_WIDTH", 11906 },
    { "QUAL_UDF_CHUNKS", 11907 },
    { "QUAL_UDF_CHUNKS_BITMAP", 11908 },
    { "QUAL_UDF_CHUNKS_MASK", 11909 },
    { "QUAL_UDF_CHUNKS_OFFSET", 11910 },
    { "QUAL_UDF_CHUNKS_ORDER", 11911 },
    { "QUAL_UDF_CHUNKS_WIDTH", 11912 },
    { "QUAL_UDF_CLASS", 11913 },
    { "QUAL_UDF_CLASS_BITMAP", 11914 },
    { "QUAL_UDF_CLASS_MASK", 11915 },
    { "QUAL_UDF_CLASS_OFFSET", 11916 },
    { "QUAL_UDF_CLASS_ORDER", 11917 },
    { "QUAL_UDF_CLASS_WIDTH", 11918 },
    { "QUAL_UNDERLAY_ECMP", 11919 },
    { "QUAL_UNDERLAY_ECMP_BITMAP", 11920 },
    { "QUAL_UNDERLAY_ECMP_MASK", 11921 },
    { "QUAL_UNDERLAY_ECMP_OFFSET", 11922 },
    { "QUAL_UNDERLAY_ECMP_ORDER", 11923 },
    { "QUAL_UNDERLAY_ECMP_WIDTH", 11924 },
    { "QUAL_VFI", 11925 },
    { "QUAL_VFI_BITMAP", 11926 },
    { "QUAL_VFI_MASK", 11927 },
    { "QUAL_VFI_OFFSET", 11928 },
    { "QUAL_VFI_ORDER", 11929 },
    { "QUAL_VFI_WIDTH", 11930 },
    { "QUAL_VISIBILITY_PKT", 11931 },
    { "QUAL_VISIBILITY_PKT_BITMAP", 11932 },
    { "QUAL_VISIBILITY_PKT_MASK", 11933 },
    { "QUAL_VISIBILITY_PKT_OFFSET", 11934 },
    { "QUAL_VISIBILITY_PKT_ORDER", 11935 },
    { "QUAL_VISIBILITY_PKT_WIDTH", 11936 },
    { "QUAL_VLAN_CLASS", 11937 },
    { "QUAL_VLAN_CLASS_BITMAP", 11938 },
    { "QUAL_VLAN_CLASS_MASK", 11939 },
    { "QUAL_VLAN_CLASS_OFFSET", 11940 },
    { "QUAL_VLAN_CLASS_ORDER", 11941 },
    { "QUAL_VLAN_CLASS_WIDTH", 11942 },
    { "QUAL_VLAN_INNER_PRESENT", 11943 },
    { "QUAL_VLAN_INNER_PRESENT_BITMAP", 11944 },
    { "QUAL_VLAN_INNER_PRESENT_MASK", 11945 },
    { "QUAL_VLAN_INNER_PRESENT_OFFSET", 11946 },
    { "QUAL_VLAN_INNER_PRESENT_ORDER", 11947 },
    { "QUAL_VLAN_INNER_PRESENT_WIDTH", 11948 },
    { "QUAL_VLAN_OUTER_PRESENT", 11949 },
    { "QUAL_VLAN_OUTER_PRESENT_BITMAP", 11950 },
    { "QUAL_VLAN_OUTER_PRESENT_MASK", 11951 },
    { "QUAL_VLAN_OUTER_PRESENT_OFFSET", 11952 },
    { "QUAL_VLAN_OUTER_PRESENT_ORDER", 11953 },
    { "QUAL_VLAN_OUTER_PRESENT_WIDTH", 11954 },
    { "QUAL_VNTAG", 11955 },
    { "QUAL_VNTAG_BITMAP", 11956 },
    { "QUAL_VNTAG_MASK", 11957 },
    { "QUAL_VNTAG_OFFSET", 11958 },
    { "QUAL_VNTAG_ORDER", 11959 },
    { "QUAL_VNTAG_WIDTH", 11960 },
    { "QUAL_VPN", 11961 },
    { "QUAL_VPN_BITMAP", 11962 },
    { "QUAL_VPN_MASK", 11963 },
    { "QUAL_VPN_OFFSET", 11964 },
    { "QUAL_VPN_ORDER", 11965 },
    { "QUAL_VPN_WIDTH", 11966 },
    { "QUAL_VRF", 11967 },
    { "QUAL_VRF_BITMAP", 11968 },
    { "QUAL_VRF_MASK", 11969 },
    { "QUAL_VRF_OFFSET", 11970 },
    { "QUAL_VRF_ORDER", 11971 },
    { "QUAL_VRF_WIDTH", 11972 },
    { "QUAL_VXLAN_FLAGS", 11973 },
    { "QUAL_VXLAN_FLAGS_BITMAP", 11974 },
    { "QUAL_VXLAN_FLAGS_MASK", 11975 },
    { "QUAL_VXLAN_FLAGS_OFFSET", 11976 },
    { "QUAL_VXLAN_FLAGS_ORDER", 11977 },
    { "QUAL_VXLAN_FLAGS_WIDTH", 11978 },
    { "QUAL_VXLAN_RSVD_24", 11979 },
    { "QUAL_VXLAN_RSVD_24_BITMAP", 11980 },
    { "QUAL_VXLAN_RSVD_24_MASK", 11981 },
    { "QUAL_VXLAN_RSVD_24_OFFSET", 11982 },
    { "QUAL_VXLAN_RSVD_24_ORDER", 11983 },
    { "QUAL_VXLAN_RSVD_24_WIDTH", 11984 },
    { "QUAL_VXLAN_RSVD_8", 11985 },
    { "QUAL_VXLAN_RSVD_8_BITMAP", 11986 },
    { "QUAL_VXLAN_RSVD_8_MASK", 11987 },
    { "QUAL_VXLAN_RSVD_8_OFFSET", 11988 },
    { "QUAL_VXLAN_RSVD_8_ORDER", 11989 },
    { "QUAL_VXLAN_RSVD_8_WIDTH", 11990 },
    { "QUAL_VXLAN_VNID", 11991 },
    { "QUAL_VXLAN_VNID_BITMAP", 11992 },
    { "QUAL_VXLAN_VNID_MASK", 11993 },
    { "QUAL_VXLAN_VNID_OFFSET", 11994 },
    { "QUAL_VXLAN_VNID_ORDER", 11995 },
    { "QUAL_VXLAN_VNID_WIDTH", 11996 },
    { "QUAL_VXLT_LOOKUP_HIT", 11997 },
    { "QUAL_VXLT_LOOKUP_HIT_BITMAP", 11998 },
    { "QUAL_VXLT_LOOKUP_HIT_MASK", 11999 },
    { "QUAL_VXLT_LOOKUP_HIT_OFFSET", 12000 },
    { "QUAL_VXLT_LOOKUP_HIT_ORDER", 12001 },
    { "QUAL_VXLT_LOOKUP_HIT_WIDTH", 12002 },
    { "QUANTIZE", 12003 },
    { "QUANTIZED_AVG_PORT_LOADING", 12004 },
    { "QUANTIZED_AVG_PORT_QUEUE_SIZE", 12005 },
    { "QUANTIZED_AVG_TM_QUEUE_SIZE", 12006 },
    { "QUEUES", 12007 },
    { "QUEUE_BASED", 12008 },
    { "QUEUE_ID", 12009 },
    { "QUEUE_INVALID", 12010 },
    { "QUEUE_NUM", 12011 },
    { "QUEUE_OCCUPANCY_OBJ0", 12012 },
    { "QUEUE_OCCUPANCY_OBJ1", 12013 },
    { "QUEUE_PKT", 12014 },
    { "Q_AVG", 12015 },
    { "Q_MIN", 12016 },
    { "Q_TYPE", 12017 },
    { "RANDOM", 12018 },
    { "RANDOM_SEED", 12019 },
    { "RANGE_CHECKER", 12020 },
    { "RAW_BUCKET_UTILIZATION", 12021 },
    { "RAW_ETHERNET", 12022 },
    { "RC_FIELD_TYPE", 12023 },
    { "RDBGC0_64r", 12024 },
    { "RDBGC0_SELECTr", 12025 },
    { "RDBGC1_64r", 12026 },
    { "RDBGC1_SELECTr", 12027 },
    { "RDBGC2_64r", 12028 },
    { "RDBGC2_SELECTr", 12029 },
    { "RDBGC3_64r", 12030 },
    { "RDBGC3_SELECTr", 12031 },
    { "RDBGC4_64r", 12032 },
    { "RDBGC4_SELECTr", 12033 },
    { "RDBGC5_64r", 12034 },
    { "RDBGC5_SELECTr", 12035 },
    { "RDBGC6_64r", 12036 },
    { "RDBGC6_SELECTr", 12037 },
    { "RDBGC7_64r", 12038 },
    { "RDBGC7_SELECTr", 12039 },
    { "RDBGC8_64r", 12040 },
    { "RDBGC8_SELECTr", 12041 },
    { "RDBGC_SELECT_2r", 12042 },
    { "RDBGC_SELECT_3r", 12043 },
    { "RDBGC_SELECT_4r", 12044 },
    { "READ_ONLY", 12045 },
    { "REASON_CODE", 12046 },
    { "RECOVERY", 12047 },
    { "RECOVERY_CNT", 12048 },
    { "RECOVERY_MODE", 12049 },
    { "RECOVERY_TIMER", 12050 },
    { "RECOVERY_TYPE", 12051 },
    { "RED", 12052 },
    { "REDIRECT_PORTS", 12053 },
    { "RED_DROP", 12054 },
    { "RED_LIMIT_CELLS_STATIC", 12055 },
    { "RED_LIMIT_CELLS_STATIC_OPER", 12056 },
    { "RED_LIMIT_DYNAMIC", 12057 },
    { "RED_OFFSET_CELLS", 12058 },
    { "RED_PKT", 12059 },
    { "RED_SHARED_LIMIT_CELLS", 12060 },
    { "RED_SHARED_LIMIT_CELLS_OPER", 12061 },
    { "RED_SHARED_RESUME_LIMIT_CELLS", 12062 },
    { "RED_SHARED_RESUME_LIMIT_CELLS_OPER", 12063 },
    { "REFRESH_TIME", 12064 },
    { "REFRESH_TIMER", 12065 },
    { "REFRESH_TIME_3_90625_US", 12066 },
    { "REFRESH_TIME_7_8125_US", 12067 },
    { "REGULAR", 12068 },
    { "REG_HASH", 12069 },
    { "REMARK_CFI", 12070 },
    { "REMARK_DOT1P", 12071 },
    { "REMOTE_CPU_DA_LSr", 12072 },
    { "REMOTE_CPU_DA_MSr", 12073 },
    { "REMOTE_CPU_LENGTH_TYPEr", 12074 },
    { "REMOTE_DISCRIMINATOR_CHANGE", 12075 },
    { "REMOTE_FAULT", 12076 },
    { "REMOTE_FAULT_DISABLE", 12077 },
    { "REMOTE_FINAL_BIT_SET", 12078 },
    { "REMOTE_PARAMETER_CHANGE", 12079 },
    { "REMOTE_POLL_BIT_SET", 12080 },
    { "REMOTE_STATE_MODE_CHANGE", 12081 },
    { "REPLACE", 12082 },
    { "REPLACE_DST_MAC", 12083 },
    { "REPLACE_INT_PRI", 12084 },
    { "REPLACE_SRC_MAC", 12085 },
    { "REPL_Q", 12086 },
    { "REPL_Q_NUM", 12087 },
    { "REPORT", 12088 },
    { "REPORT_SINGLE_BIT_ECC", 12089 },
    { "REQUEST_VECTOR", 12090 },
    { "REQUEST_VECTOR_MASK", 12091 },
    { "REQ_VECTOR_CONFIGm", 12092 },
    { "REQ_VECTOR_MATCH_POLICYr", 12093 },
    { "RESERVED", 12094 },
    { "RESERVED_FOR_FP", 12095 },
    { "RESERVED_LIMIT_CELLS", 12096 },
    { "RESERVED_LIMIT_CELLS_OPER", 12097 },
    { "RESET_BYTES", 12098 },
    { "RESIDENCE_TIME_FORMAT", 12099 },
    { "RESIDENCY_TIMESTAMP_LOWER", 12100 },
    { "RESIDENCY_TIMESTAMP_UPPER", 12101 },
    { "RESILIENT", 12102 },
    { "RESOURCE_INFO", 12103 },
    { "RESOURCE_INFO_TABLE_ID", 12104 },
    { "RESOURCE_UNAVAILABLE", 12105 },
    { "RESPONSIVE", 12106 },
    { "RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 12107 },
    { "RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 12108 },
    { "RESPONSIVE_GREEN_DROP_PERCENTAGE", 12109 },
    { "RESPONSIVE_NON_IP_ECN_CNG", 12110 },
    { "RESPONSIVE_PROTOCOL_MATCHm", 12111 },
    { "RESPONSIVE_RED_DROP_MAX_THD_CELLS", 12112 },
    { "RESPONSIVE_RED_DROP_MIN_THD_CELLS", 12113 },
    { "RESPONSIVE_RED_DROP_PERCENTAGE", 12114 },
    { "RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 12115 },
    { "RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 12116 },
    { "RESPONSIVE_YELLOW_DROP_PERCENTAGE", 12117 },
    { "RESUME_FLOOR_CELLS", 12118 },
    { "RESUME_FLOOR_RED_CELLS", 12119 },
    { "RESUME_FLOOR_YELLOW_CELLS", 12120 },
    { "RESUME_LIMIT_CELLS", 12121 },
    { "RESUME_LIMIT_CELLS_OPER", 12122 },
    { "RESUME_OFFSET_CELLS", 12123 },
    { "RESUME_OFFSET_CELLS_OPER", 12124 },
    { "RESUME_OFFSET_RED_CELLS", 12125 },
    { "RESUME_OFFSET_YELLOW_CELLS", 12126 },
    { "REVERSE_CONCATENATED_PATH_DOWN", 12127 },
    { "REV_DEC", 12128 },
    { "REV_ID", 12129 },
    { "RH_NHOP_ID", 12130 },
    { "RH_NUM_PATHS", 12131 },
    { "RH_RANDOM_SEED", 12132 },
    { "RH_SIZE", 12133 },
    { "RH_SIZE_128", 12134 },
    { "RH_SIZE_16K", 12135 },
    { "RH_SIZE_1K", 12136 },
    { "RH_SIZE_256", 12137 },
    { "RH_SIZE_2K", 12138 },
    { "RH_SIZE_32K", 12139 },
    { "RH_SIZE_4K", 12140 },
    { "RH_SIZE_512", 12141 },
    { "RH_SIZE_64", 12142 },
    { "RH_SIZE_8K", 12143 },
    { "RIPC4_64r", 12144 },
    { "RIPC6_64r", 12145 },
    { "RIPD4_64r", 12146 },
    { "RIPD6_64r", 12147 },
    { "RIPHE4_64r", 12148 },
    { "RIPHE6_64r", 12149 },
    { "RLM", 12150 },
    { "RLM_AUTONEG_CFG_CONFLICT", 12151 },
    { "RLM_CFG_ACTIVE_LANE_MASK_INVALID", 12152 },
    { "RLM_CFG_PORT_SPEED_INVALID", 12153 },
    { "RLM_NO_SUPPORT", 12154 },
    { "RLM_STATUS", 12155 },
    { "ROBUST", 12156 },
    { "ROLLOVER", 12157 },
    { "RPA_ID", 12158 },
    { "RPORTD_64r", 12159 },
    { "RQE_COS", 12160 },
    { "RR", 12161 },
    { "RSEL_RAM_DBGCTRL_64r", 12162 },
    { "RSFEC_SYMBOL_ERROR_MIBm", 12163 },
    { "RTAG", 12164 },
    { "RTAG7_FLOW_BASED_HASHm", 12165 },
    { "RTAG7_HASH_CONTROL_2r", 12166 },
    { "RTAG7_HASH_CONTROL_3_64r", 12167 },
    { "RTAG7_HASH_CONTROL_4r", 12168 },
    { "RTAG7_HASH_CONTROL_L2GRE_MASK_Ar", 12169 },
    { "RTAG7_HASH_CONTROL_L2GRE_MASK_Br", 12170 },
    { "RTAG7_HASH_CONTROLr", 12171 },
    { "RTAG7_HASH_FIELD_BMAP_1r", 12172 },
    { "RTAG7_HASH_FIELD_BMAP_2r", 12173 },
    { "RTAG7_HASH_FIELD_BMAP_3r", 12174 },
    { "RTAG7_HASH_OBJ0", 12175 },
    { "RTAG7_HASH_OBJ1", 12176 },
    { "RTAG7_HASH_OBJ2", 12177 },
    { "RTAG7_HASH_OBJ3", 12178 },
    { "RTAG7_HASH_SEED_Ar", 12179 },
    { "RTAG7_HASH_SEED_Br", 12180 },
    { "RTAG7_HASH_SELr", 12181 },
    { "RTAG7_HASH_VH_INITIALIZEr", 12182 },
    { "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r", 12183 },
    { "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r", 12184 },
    { "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r", 12185 },
    { "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r", 12186 },
    { "RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr", 12187 },
    { "RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr", 12188 },
    { "RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr", 12189 },
    { "RTAG7_PORT_BASED_HASHm", 12190 },
    { "RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr", 12191 },
    { "RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr", 12192 },
    { "RTUN_64r", 12193 },
    { "RUC_64r", 12194 },
    { "RULE_QSET_NOT_IN_GRP", 12195 },
    { "RULE_QSET_WIDTH_EXCEEDS", 12196 },
    { "RULE_TEMPLATE_NOT_EXISTS", 12197 },
    { "RUNT_THRESHOLD", 12198 },
    { "RUNT_THRESHOLD_AUTO", 12199 },
    { "RUNT_THRESHOLD_OPER", 12200 },
    { "RX_1023B_PKT", 12201 },
    { "RX_127B_PKT", 12202 },
    { "RX_1518B_PKT", 12203 },
    { "RX_16383B_PKT", 12204 },
    { "RX_2047B_PKT", 12205 },
    { "RX_255B_PKT", 12206 },
    { "RX_4095B_PKT", 12207 },
    { "RX_511B_PKT", 12208 },
    { "RX_64B_PKT", 12209 },
    { "RX_9216B_PKT", 12210 },
    { "RX_ADAPTATION_RESUME_AUTO", 12211 },
    { "RX_ADAPTION_RESUME", 12212 },
    { "RX_AFE_DFE_TAP", 12213 },
    { "RX_AFE_DFE_TAP_AUTO", 12214 },
    { "RX_AFE_DFE_TAP_SIGN", 12215 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER", 12216 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTO", 12217 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER", 12218 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTO", 12219 },
    { "RX_AFE_PEAKING_FILTER", 12220 },
    { "RX_AFE_PEAKING_FILTER_AUTO", 12221 },
    { "RX_AFE_VGA", 12222 },
    { "RX_AFE_VGA_AUTO", 12223 },
    { "RX_ALIGN_ERR_PKT", 12224 },
    { "RX_BC_PKT", 12225 },
    { "RX_BYTES", 12226 },
    { "RX_CODE_ERR_PKT", 12227 },
    { "RX_CTL_PKT", 12228 },
    { "RX_DCB", 12229 },
    { "RX_DISCARD", 12230 },
    { "RX_DOUBLE_VLAN_PKT", 12231 },
    { "RX_DROP", 12232 },
    { "RX_ENABLE", 12233 },
    { "RX_ENABLE_AUTO", 12234 },
    { "RX_ENABLE_OPER", 12235 },
    { "RX_FALSE_CARRIER_PKT", 12236 },
    { "RX_FCS_ERR_PKT", 12237 },
    { "RX_FDR_CONTROLm", 12238 },
    { "RX_FDR_STATUSm", 12239 },
    { "RX_FIFO_FULL", 12240 },
    { "RX_FRAGMENT_PKT", 12241 },
    { "RX_HCFC_MSG", 12242 },
    { "RX_HIGIG_BC_PKT", 12243 },
    { "RX_HIGIG_CTRL_PKT", 12244 },
    { "RX_HIGIG_HOL", 12245 },
    { "RX_HIGIG_IBP", 12246 },
    { "RX_HIGIG_IPMC_OPCODE_PKT", 12247 },
    { "RX_HIGIG_L2MC_OPCODE_PKT", 12248 },
    { "RX_HIGIG_NON_UC", 12249 },
    { "RX_HIGIG_PAUSE", 12250 },
    { "RX_HIGIG_UC", 12251 },
    { "RX_HIGIG_UNKNOWN_OPCODE_PKT", 12252 },
    { "RX_HIGIG_UNKNOWN_PKT", 12253 },
    { "RX_IPV4", 12254 },
    { "RX_IPV4_DISCARD", 12255 },
    { "RX_IPV4_HDR_ERR", 12256 },
    { "RX_IPV4_ROUTE_MC", 12257 },
    { "RX_IPV4_UC", 12258 },
    { "RX_IPV6", 12259 },
    { "RX_IPV6_DISCARD", 12260 },
    { "RX_IPV6_HDR_ERR", 12261 },
    { "RX_IPV6_ROUTE_MC", 12262 },
    { "RX_IPV6_UC", 12263 },
    { "RX_JABBER_PKT", 12264 },
    { "RX_LANE_MAP", 12265 },
    { "RX_LANE_MAP_AUTO", 12266 },
    { "RX_LANE_MAP_OPER", 12267 },
    { "RX_LEN_OUT_OF_RANGE_PKT", 12268 },
    { "RX_LKUP_1588_MEM_MPP0m", 12269 },
    { "RX_LKUP_1588_MEM_MPP1m", 12270 },
    { "RX_LLFC_CRC_ERR", 12271 },
    { "RX_LLFC_LOGICAL_MSG", 12272 },
    { "RX_LLFC_PHYSICAL_MSG", 12273 },
    { "RX_LO_PWR_IDLE_DURATION", 12274 },
    { "RX_LO_PWR_IDLE_EVENT", 12275 },
    { "RX_MATCHED_CRC_PKT", 12276 },
    { "RX_MC_DROP", 12277 },
    { "RX_MC_PKT", 12278 },
    { "RX_MC_SA_PKT", 12279 },
    { "RX_MTU_CHECK_ERR_PKT", 12280 },
    { "RX_OK_PKT", 12281 },
    { "RX_ON", 12282 },
    { "RX_OVER_SIZE_PKT", 12283 },
    { "RX_PAUSE_CTL_PKT", 12284 },
    { "RX_PER_PRI_PAUSE_CTL_PKT", 12285 },
    { "RX_PFC_OFF_PKT_PRI0", 12286 },
    { "RX_PFC_OFF_PKT_PRI1", 12287 },
    { "RX_PFC_OFF_PKT_PRI2", 12288 },
    { "RX_PFC_OFF_PKT_PRI3", 12289 },
    { "RX_PFC_OFF_PKT_PRI4", 12290 },
    { "RX_PFC_OFF_PKT_PRI5", 12291 },
    { "RX_PFC_OFF_PKT_PRI6", 12292 },
    { "RX_PFC_OFF_PKT_PRI7", 12293 },
    { "RX_PFC_PKT_PRI0", 12294 },
    { "RX_PFC_PKT_PRI1", 12295 },
    { "RX_PFC_PKT_PRI2", 12296 },
    { "RX_PFC_PKT_PRI3", 12297 },
    { "RX_PFC_PKT_PRI4", 12298 },
    { "RX_PFC_PKT_PRI5", 12299 },
    { "RX_PFC_PKT_PRI6", 12300 },
    { "RX_PFC_PKT_PRI7", 12301 },
    { "RX_PFC_UNSUPPORTED_DA_PKT", 12302 },
    { "RX_PFC_UNSUPPORTED_OPCODE_PKT", 12303 },
    { "RX_PKT", 12304 },
    { "RX_POLARITY_FLIP", 12305 },
    { "RX_POLARITY_FLIP_AUTO", 12306 },
    { "RX_POLARITY_FLIP_OPER", 12307 },
    { "RX_POLICY_DISCARD", 12308 },
    { "RX_PORT_DISCARD", 12309 },
    { "RX_PORT_DROP", 12310 },
    { "RX_PROMISCUOUS_PKT", 12311 },
    { "RX_Q", 12312 },
    { "RX_RUNT_PKT", 12313 },
    { "RX_RUNT_PKT_BYTES", 12314 },
    { "RX_SCH_HDR_CRC_ERR", 12315 },
    { "RX_SIGNAL_DETECT", 12316 },
    { "RX_SQUELCH", 12317 },
    { "RX_SQUELCH_AUTO", 12318 },
    { "RX_TM_BUFFER_DISCARD", 12319 },
    { "RX_TNL", 12320 },
    { "RX_TNL_DECAP_ECN_PKT", 12321 },
    { "RX_TNL_ERR", 12322 },
    { "RX_TRUNCATED_PKT", 12323 },
    { "RX_UC", 12324 },
    { "RX_UC_PKT", 12325 },
    { "RX_UNDER_SIZE_PKT", 12326 },
    { "RX_VLAN_DROP", 12327 },
    { "RX_VLAN_PKT", 12328 },
    { "RX_VLAN_TAG_PKT", 12329 },
    { "RX_VOQ_FLOW_CTRL", 12330 },
    { "SAF_MODE", 12331 },
    { "SAMPLE", 12332 },
    { "SAMPLE_EGR", 12333 },
    { "SAMPLE_EGR_RATE", 12334 },
    { "SAMPLE_ING", 12335 },
    { "SAMPLE_ING_CPU", 12336 },
    { "SAMPLE_ING_FLEX", 12337 },
    { "SAMPLE_ING_FLEX_CPU", 12338 },
    { "SAMPLE_ING_FLEX_MIRROR_INSTANCE", 12339 },
    { "SAMPLE_ING_FLEX_RATE", 12340 },
    { "SAMPLE_ING_MIRROR_INSTANCE", 12341 },
    { "SAMPLE_ING_RATE", 12342 },
    { "SAMPLE_MIRROR_ING_INSTANCE", 12343 },
    { "SAMPLE_PKT", 12344 },
    { "SAMPLE_POOL_PKT", 12345 },
    { "SAMPLE_POOL_PKT_SNAPSHOT", 12346 },
    { "SAMPLE_RATE", 12347 },
    { "SAMPLE_THRESHOLD", 12348 },
    { "SAMPLE_TO_CPU", 12349 },
    { "SAMPLING_PERIOD", 12350 },
    { "SBR_TEMPLATE_NOT_EXISTS", 12351 },
    { "SBS_CONTROLr", 12352 },
    { "SCALAR", 12353 },
    { "SCALAR_VALUE", 12354 },
    { "SCALE", 12355 },
    { "SCALE_1024_NSEC", 12356 },
    { "SCALE_128_NSEC", 12357 },
    { "SCALE_131_MSEC", 12358 },
    { "SCALE_131_USEC", 12359 },
    { "SCALE_1_MSEC", 12360 },
    { "SCALE_1_SEC", 12361 },
    { "SCALE_512_NSEC", 12362 },
    { "SCALE_8_MSEC", 12363 },
    { "SCALE_8_USEC", 12364 },
    { "SCALE_INFINITE", 12365 },
    { "SCALING_FACTOR_100G", 12366 },
    { "SCALING_FACTOR_10G", 12367 },
    { "SCALING_FACTOR_200G", 12368 },
    { "SCALING_FACTOR_25G", 12369 },
    { "SCALING_FACTOR_400G", 12370 },
    { "SCALING_FACTOR_40G", 12371 },
    { "SCALING_FACTOR_50G", 12372 },
    { "SCALING_FACTOR_75G", 12373 },
    { "SCAN_ENABLE", 12374 },
    { "SCAN_INTERVAL", 12375 },
    { "SCAN_MODE", 12376 },
    { "SCAN_MODE_OPER", 12377 },
    { "SCAN_ROUND", 12378 },
    { "SCAN_THD", 12379 },
    { "SCHED_MODE", 12380 },
    { "SCHED_NODE", 12381 },
    { "SCHED_NODE_INVALID", 12382 },
    { "SCRAMBLING_ENABLE", 12383 },
    { "SCRAMBLING_ENABLE_AUTO", 12384 },
    { "SDN", 12385 },
    { "SEC", 12386 },
    { "SECOND_LOOKUP_HIT", 12387 },
    { "SECURED_DATA_PKT", 12388 },
    { "SEED", 12389 },
    { "SELECTOR", 12390 },
    { "SELECTOR_FIELD_ID", 12391 },
    { "SEQ", 12392 },
    { "SEQ_RESET_MODE", 12393 },
    { "SEQ_RESET_NONE", 12394 },
    { "SEQ_RESET_STAGE_4_PORTS", 12395 },
    { "SEQ_RESET_STAGE_8_PORTS", 12396 },
    { "SEQ_RESET_STAGE_ALL_PORTS", 12397 },
    { "SEQ_RESET_STAGE_TIME", 12398 },
    { "SEQ_RST_CONFIGr", 12399 },
    { "SEQ_RST_DEBUGr", 12400 },
    { "SERVICE_POOL", 12401 },
    { "SERVICE_POOL_INDEX", 12402 },
    { "SERVICE_POOL_MC", 12403 },
    { "SERVICE_POOL_MC_INDEX", 12404 },
    { "SERVICE_POOL_UC", 12405 },
    { "SERVICE_POOL_UC_INDEX", 12406 },
    { "SER_BLK_ALL", 12407 },
    { "SER_BLK_EPIPE", 12408 },
    { "SER_BLK_IPIPE", 12409 },
    { "SER_BLK_MMU", 12410 },
    { "SER_BLK_PGW", 12411 },
    { "SER_BLK_PORT", 12412 },
    { "SER_CHECK_TYPE", 12413 },
    { "SER_CONFIG", 12414 },
    { "SER_CONTROL", 12415 },
    { "SER_DOUBLE_BIT_ERR", 12416 },
    { "SER_ECC_CHECK", 12417 },
    { "SER_ENABLE", 12418 },
    { "SER_ERR_CORRECTED", 12419 },
    { "SER_ERR_ECC_1BIT", 12420 },
    { "SER_ERR_ECC_2BIT", 12421 },
    { "SER_ERR_INJECTED", 12422 },
    { "SER_ERR_PARITY", 12423 },
    { "SER_ERR_TYPE", 12424 },
    { "SER_INJECTION", 12425 },
    { "SER_INJECTION_STATUS", 12426 },
    { "SER_INSTRUCTION_EOP", 12427 },
    { "SER_INSTRUCTION_MMU", 12428 },
    { "SER_INSTRUCTION_MOP", 12429 },
    { "SER_INSTRUCTION_OTHER", 12430 },
    { "SER_INSTRUCTION_PORT", 12431 },
    { "SER_INSTRUCTION_SBUS", 12432 },
    { "SER_INSTRUCTION_SOP", 12433 },
    { "SER_INSTRUCTION_TYPE", 12434 },
    { "SER_LOG", 12435 },
    { "SER_LOGGING", 12436 },
    { "SER_LOG_DEPTH", 12437 },
    { "SER_LOG_ID", 12438 },
    { "SER_LOG_STATUS", 12439 },
    { "SER_NOTIFICATION", 12440 },
    { "SER_NO_CHECK", 12441 },
    { "SER_NO_VALIDATION", 12442 },
    { "SER_PARITY_CHECK", 12443 },
    { "SER_PT_CONTROL", 12444 },
    { "SER_PT_STATUS", 12445 },
    { "SER_RECOVERY_ALL", 12446 },
    { "SER_RECOVERY_CACHE_RESTORE", 12447 },
    { "SER_RECOVERY_ENTRY_CLEAR", 12448 },
    { "SER_RECOVERY_NO_OPERATION", 12449 },
    { "SER_RECOVERY_TYPE", 12450 },
    { "SER_RECOVERY_TYPE_FOR_DOUBLE_BIT", 12451 },
    { "SER_RECOVERY_TYPE_FOR_SINGLE_BIT", 12452 },
    { "SER_SINGLE_BIT_ERR", 12453 },
    { "SER_STATS", 12454 },
    { "SER_VALIDATION", 12455 },
    { "SESSION_ID", 12456 },
    { "SET", 12457 },
    { "SETBIT", 12458 },
    { "SET_IF_OVERFLOW", 12459 },
    { "SFLOW_EGR_CPU_COS", 12460 },
    { "SFLOW_EGR_CPU_COS_STRENGTH", 12461 },
    { "SFLOW_EGR_CPU_Q_HI_PRI", 12462 },
    { "SFLOW_EGR_RAND_SEED_INST0r", 12463 },
    { "SFLOW_EGR_RAND_SEED_INST1r", 12464 },
    { "SFLOW_EGR_SAMPLE", 12465 },
    { "SFLOW_EGR_SAMPLE_MASK", 12466 },
    { "SFLOW_EGR_SEED", 12467 },
    { "SFLOW_EGR_THRESHOLDr", 12468 },
    { "SFLOW_EGR_TRUNCATE_CPU_COPY", 12469 },
    { "SFLOW_FLEX_SAMPLE", 12470 },
    { "SFLOW_FLEX_SAMPLE_MASK", 12471 },
    { "SFLOW_ING_DATA_SOURCEm", 12472 },
    { "SFLOW_ING_FLEX_DATA_SOURCE_INST0m", 12473 },
    { "SFLOW_ING_FLEX_DATA_SOURCE_INST1m", 12474 },
    { "SFLOW_ING_FLEX_RAND_SEED_INST0r", 12475 },
    { "SFLOW_ING_FLEX_RAND_SEED_INST1r", 12476 },
    { "SFLOW_ING_FLEX_SEED", 12477 },
    { "SFLOW_ING_MIRROR", 12478 },
    { "SFLOW_ING_MIRROR_CONFIGr", 12479 },
    { "SFLOW_ING_MIRROR_INSTANCE_ID", 12480 },
    { "SFLOW_ING_RAND_SEED_INST0r", 12481 },
    { "SFLOW_ING_RAND_SEED_INST1r", 12482 },
    { "SFLOW_ING_SAMPLE", 12483 },
    { "SFLOW_ING_SAMPLE_MASK", 12484 },
    { "SFLOW_ING_SEED", 12485 },
    { "SFLOW_VERSION", 12486 },
    { "SHADOW", 12487 },
    { "SHADOW_POOL_ID", 12488 },
    { "SHADOW_VALID", 12489 },
    { "SHAPING_MODE", 12490 },
    { "SHARED_CELLS", 12491 },
    { "SHARED_GROUP_AUTOEXPAND_FLAG_MISMATCH", 12492 },
    { "SHARED_LIMITS", 12493 },
    { "SHARED_LIMIT_CELLS", 12494 },
    { "SHARED_LIMIT_CELLS_OPER", 12495 },
    { "SHARED_LIMIT_CELLS_STATIC", 12496 },
    { "SHARED_LIMIT_DYNAMIC", 12497 },
    { "SHARED_REPL_RESOURCE", 12498 },
    { "SHARED_RESUME_LIMIT_CELLS", 12499 },
    { "SHARED_RESUME_LIMIT_CELLS_OPER", 12500 },
    { "SHARED_RESUME_OFFSET_CELLS", 12501 },
    { "SHARED_USAGE_CELLS", 12502 },
    { "SHARED_VLAN", 12503 },
    { "SHARE_FRAGMENT_ID", 12504 },
    { "SHIFT", 12505 },
    { "SHIFT_1", 12506 },
    { "SHIFT_2", 12507 },
    { "SHIFT_3", 12508 },
    { "SHIFT_4", 12509 },
    { "SHIFT_5", 12510 },
    { "SIGN_FROM_TIMESTAMP", 12511 },
    { "SIMPLE_PASSWORD", 12512 },
    { "SIMULATE_LINK_EVENTS", 12513 },
    { "SINGLE", 12514 },
    { "SINGLE_HOP", 12515 },
    { "SINGLE_OVERLAY_RANDOM_SEED", 12516 },
    { "SINGLE_TAGGED", 12517 },
    { "SINGLE_XCONNECT", 12518 },
    { "SIP", 12519 },
    { "SIT_ICFI", 12520 },
    { "SIT_IPRI", 12521 },
    { "SIT_ITAG", 12522 },
    { "SIT_OCFI", 12523 },
    { "SIT_OPRI", 12524 },
    { "SIT_OTAG", 12525 },
    { "SIT_PITAG", 12526 },
    { "SIZE", 12527 },
    { "SKIP_BUFFER_RESERVATION", 12528 },
    { "SKIP_COLLECTION", 12529 },
    { "SKIP_HIT_DST_MAC", 12530 },
    { "SKIP_L2_OFFSET", 12531 },
    { "SKIP_L3_NON_UDP_OFFSET", 12532 },
    { "SKIP_L3_UDP_OFFSET", 12533 },
    { "SKIP_LEARNING", 12534 },
    { "SKIP_LEARNING_DHCP", 12535 },
    { "SKIP_OUTER_IFA_METADATA", 12536 },
    { "SKIP_PKT_CHECKS", 12537 },
    { "SKIP_RESIDUE_COLLECTION", 12538 },
    { "SKIP_SA_REPLACE", 12539 },
    { "SKIP_SRC_DROP", 12540 },
    { "SKIP_TIMESTAMP", 12541 },
    { "SKIP_TTL_CHECK", 12542 },
    { "SKIP_TTL_DEC", 12543 },
    { "SKIP_TX_TIMESTAMP", 12544 },
    { "SKIP_UPDATE", 12545 },
    { "SKIP_VLAN_CHECK", 12546 },
    { "SKIP_VLAN_PRUNE", 12547 },
    { "SLICE_ID", 12548 },
    { "SLIM", 12549 },
    { "SLOW_POLL", 12550 },
    { "SMAC", 12551 },
    { "SMALL", 12552 },
    { "SMBUS0_ADDRESSr", 12553 },
    { "SMBUS0_BIT_BANG_CONTROLr", 12554 },
    { "SMBUS0_CONFIGr", 12555 },
    { "SMBUS0_EVENT_ENABLEr", 12556 },
    { "SMBUS0_EVENT_STATUSr", 12557 },
    { "SMBUS0_MASTER_COMMANDr", 12558 },
    { "SMBUS0_MASTER_DATA_READr", 12559 },
    { "SMBUS0_MASTER_DATA_WRITEr", 12560 },
    { "SMBUS0_MASTER_FIFO_CONTROLr", 12561 },
    { "SMBUS0_SLAVE_COMMANDr", 12562 },
    { "SMBUS0_SLAVE_DATA_READr", 12563 },
    { "SMBUS0_SLAVE_DATA_WRITEr", 12564 },
    { "SMBUS0_SLAVE_FIFO_CONTROLr", 12565 },
    { "SMBUS0_TIMING_CONFIG_2r", 12566 },
    { "SMBUS0_TIMING_CONFIGr", 12567 },
    { "SMBUS1_ADDRESSr", 12568 },
    { "SMBUS1_BIT_BANG_CONTROLr", 12569 },
    { "SMBUS1_CONFIGr", 12570 },
    { "SMBUS1_EVENT_ENABLEr", 12571 },
    { "SMBUS1_EVENT_STATUSr", 12572 },
    { "SMBUS1_MASTER_COMMANDr", 12573 },
    { "SMBUS1_MASTER_DATA_READr", 12574 },
    { "SMBUS1_MASTER_DATA_WRITEr", 12575 },
    { "SMBUS1_MASTER_FIFO_CONTROLr", 12576 },
    { "SMBUS1_SLAVE_COMMANDr", 12577 },
    { "SMBUS1_SLAVE_DATA_READr", 12578 },
    { "SMBUS1_SLAVE_DATA_WRITEr", 12579 },
    { "SMBUS1_SLAVE_FIFO_CONTROLr", 12580 },
    { "SMBUS1_TIMING_CONFIG_2r", 12581 },
    { "SMBUS1_TIMING_CONFIGr", 12582 },
    { "SNAP", 12583 },
    { "SNAPSHOT", 12584 },
    { "SOBMH", 12585 },
    { "SOBMH_FLEX_CTR_CONTROLr", 12586 },
    { "SOFTWARE", 12587 },
    { "SOT_ICFI", 12588 },
    { "SOT_IPRI", 12589 },
    { "SOT_ITAG", 12590 },
    { "SOT_OCFI", 12591 },
    { "SOT_OPRI", 12592 },
    { "SOT_OTAG", 12593 },
    { "SOT_POTAG", 12594 },
    { "SOURCE_TRUNK_MAP_TABLEm", 12595 },
    { "SP", 12596 },
    { "SPANNING_TREE_STATE", 12597 },
    { "SPEED", 12598 },
    { "SPEED_ID_TABLEm", 12599 },
    { "SPEED_PRIORITY_MAP_TBLm", 12600 },
    { "SPEED_VCO_FREQ", 12601 },
    { "SPLIT_HORIZON_DROP", 12602 },
    { "SQUASH_DUPLICATED_SER_EVENT_INTERVAL", 12603 },
    { "SRAM_ENTRIES_READ_PER_INTERVAL", 12604 },
    { "SRAM_SCAN", 12605 },
    { "SRAM_SCAN_CHUNK_SIZE", 12606 },
    { "SRAM_SCAN_INTERVAL", 12607 },
    { "SRCDSTIP", 12608 },
    { "SRCDSTMAC", 12609 },
    { "SRC_AND_DST_L4_PORT", 12610 },
    { "SRC_CLASS_MODE", 12611 },
    { "SRC_DROP", 12612 },
    { "SRC_IPV4", 12613 },
    { "SRC_IPV4_MASK", 12614 },
    { "SRC_IPV6", 12615 },
    { "SRC_IPV6_LOWER", 12616 },
    { "SRC_IPV6_LOWER_MASK", 12617 },
    { "SRC_IPV6_MASK_LOWER", 12618 },
    { "SRC_IPV6_MASK_UPPER", 12619 },
    { "SRC_IPV6_UPPER", 12620 },
    { "SRC_IPV6_UPPER_MASK", 12621 },
    { "SRC_IP_LINK_LOCAL", 12622 },
    { "SRC_L2_DISCARD", 12623 },
    { "SRC_L2_STATIC_MOVE", 12624 },
    { "SRC_L3_DISCARD", 12625 },
    { "SRC_L4_PORT", 12626 },
    { "SRC_L4_PORT_MASK", 12627 },
    { "SRC_MAC", 12628 },
    { "SRC_MAC_EQUALS_DST_MAC", 12629 },
    { "SRC_MAC_ZERO", 12630 },
    { "SRC_MC_MAC_TO_CPU", 12631 },
    { "SRC_NIV_VIF", 12632 },
    { "SRC_OR_DST_L4_PORT", 12633 },
    { "SRC_PORT_KNOCKOUT_DROP", 12634 },
    { "SRC_PORT_MAX_SPEED", 12635 },
    { "SRC_PVLAN_PORT_TYPE", 12636 },
    { "SRC_ROUTE", 12637 },
    { "SRC_TYPE", 12638 },
    { "SRP_CONTROL_1r", 12639 },
    { "SRP_CONTROL_2r", 12640 },
    { "SRP_DST_MAC", 12641 },
    { "SRP_ETHERTYPE", 12642 },
    { "SRP_FWD_ACTION", 12643 },
    { "SRP_PROTOCOL", 12644 },
    { "SRP_PROTOCOL_MASK", 12645 },
    { "SRP_TO_CPU", 12646 },
    { "SRTCM", 12647 },
    { "SRV6", 12648 },
    { "STAGE_0_MODE", 12649 },
    { "STAGE_1_MODE", 12650 },
    { "STALL_TX", 12651 },
    { "STALL_TX_OPER", 12652 },
    { "START", 12653 },
    { "START_THD", 12654 },
    { "START_TIME_OFFSET", 12655 },
    { "START_VALUE", 12656 },
    { "STATE", 12657 },
    { "STATIC", 12658 },
    { "STATIC_MAC_MOVE_TO_CPU", 12659 },
    { "STATIC_MOVE_DROP_DISABLE", 12660 },
    { "STATUS", 12661 },
    { "STG_DROP", 12662 },
    { "STG_TAB_2m", 12663 },
    { "STG_TAB_Am", 12664 },
    { "STG_TAB_Bm", 12665 },
    { "STOP", 12666 },
    { "STOP_THD", 12667 },
    { "STOP_VALUE", 12668 },
    { "STORE_AND_FORWARD", 12669 },
    { "STRENGTH", 12670 },
    { "STRENGTH_PROFILE_INDEX", 12671 },
    { "STRICT", 12672 },
    { "STRICT_MLD_CHECK", 12673 },
    { "STRICT_PRIORITY", 12674 },
    { "STRICT_PRIORITY_OPER", 12675 },
    { "STRIP_ICV", 12676 },
    { "STRIP_NONE", 12677 },
    { "STRIP_SEC_HEADER_ICV", 12678 },
    { "SUBSET_SELECT", 12679 },
    { "SUCCESS", 12680 },
    { "SUSPEND", 12681 },
    { "SVP", 12682 },
    { "SVP_ES_DROP", 12683 },
    { "SWAP", 12684 },
    { "SWAP_ECMP", 12685 },
    { "SWAP_NHI", 12686 },
    { "SWITCH", 12687 },
    { "SWITCHED_PKT_TYPE", 12688 },
    { "SWITCHED_PKT_TYPE_MASK", 12689 },
    { "SWITCH_ID", 12690 },
    { "SWITCH_IDENTIFIER", 12691 },
    { "SWITCH_MASK", 12692 },
    { "SW_HW_CONTROLr", 12693 },
    { "SW_IFP_DST_ACTION_CONTROLr", 12694 },
    { "SYMBOL", 12695 },
    { "SYMBOL_DEFAULT", 12696 },
    { "SYMBOL_ERRORS", 12697 },
    { "SYMBOL_ERROR_START_VALUE", 12698 },
    { "SYMBOL_ERROR_THRESHOLD", 12699 },
    { "SYMBOL_ERROR_WINDOW", 12700 },
    { "SYMBOL_ERROR_WINDOW_CW_128", 12701 },
    { "SYMBOL_ERROR_WINDOW_CW_1K", 12702 },
    { "SYMBOL_ERROR_WINDOW_CW_256M", 12703 },
    { "SYMBOL_ERROR_WINDOW_CW_32M", 12704 },
    { "SYMBOL_ERROR_WINDOW_CW_4M", 12705 },
    { "SYMBOL_ERROR_WINDOW_CW_512K", 12706 },
    { "SYMBOL_ERROR_WINDOW_CW_64K", 12707 },
    { "SYMBOL_ERROR_WINDOW_CW_8K", 12708 },
    { "SYNC_DROP", 12709 },
    { "SYNC_TO_CPU", 12710 },
    { "SYSTEM_PORT_TYPE", 12711 },
    { "SYSTEM_RANDOM_SEED", 12712 },
    { "TABLE_CONTROL", 12713 },
    { "TABLE_DELETE_CNT", 12714 },
    { "TABLE_DELETE_ERROR_CNT", 12715 },
    { "TABLE_EM_CONTROL", 12716 },
    { "TABLE_EM_INFO", 12717 },
    { "TABLE_ERROR_CNT", 12718 },
    { "TABLE_FIELD_INFO", 12719 },
    { "TABLE_FIELD_SELECT", 12720 },
    { "TABLE_HANDLER_ERROR_CNT", 12721 },
    { "TABLE_ID", 12722 },
    { "TABLE_INFO", 12723 },
    { "TABLE_INSERT_CNT", 12724 },
    { "TABLE_INSERT_ERROR_CNT", 12725 },
    { "TABLE_LOOKUP_CNT", 12726 },
    { "TABLE_LOOKUP_ERROR_CNT", 12727 },
    { "TABLE_METADATA", 12728 },
    { "TABLE_OP_DOP_CONTROL", 12729 },
    { "TABLE_OP_DOP_INFO", 12730 },
    { "TABLE_OP_PT_INFO", 12731 },
    { "TABLE_RESOURCE_INFO", 12732 },
    { "TABLE_STATS", 12733 },
    { "TABLE_TRAVERSE_CNT", 12734 },
    { "TABLE_TRAVERSE_ERROR_CNT", 12735 },
    { "TABLE_UPDATE_CNT", 12736 },
    { "TABLE_UPDATE_ERROR_CNT", 12737 },
    { "TAG_SIZE", 12738 },
    { "TAG_TYPE", 12739 },
    { "TAG_UNTAG_DISCARD", 12740 },
    { "TCAM", 12741 },
    { "TCAM_ENTRIES_READ_PER_INTERVAL", 12742 },
    { "TCAM_SCAN", 12743 },
    { "TCAM_SCAN_CHUNK_SIZE", 12744 },
    { "TCAM_SCAN_INTERVAL", 12745 },
    { "TCAM_SINGLE_BIT_AUTO_CORRECTION", 12746 },
    { "TCP", 12747 },
    { "TCP_DST_PORT_EQUAL_TO_SRC_PORT", 12748 },
    { "TCP_FLAGS", 12749 },
    { "TCP_FLAGS_MASK", 12750 },
    { "TCP_FLAG_TYPE_ACK", 12751 },
    { "TCP_FLAG_TYPE_CWR", 12752 },
    { "TCP_FLAG_TYPE_ECE", 12753 },
    { "TCP_FLAG_TYPE_FIN", 12754 },
    { "TCP_FLAG_TYPE_PSH", 12755 },
    { "TCP_FLAG_TYPE_RST", 12756 },
    { "TCP_FLAG_TYPE_SYN", 12757 },
    { "TCP_FLAG_TYPE_URG", 12758 },
    { "TCP_FNm", 12759 },
    { "TCP_FRAGMENT_OFFSET_ONE", 12760 },
    { "TCP_HDR_MIN_SIZE", 12761 },
    { "TCP_HDR_SIZE_CHECK", 12762 },
    { "TCP_IPV4_DOUBLE_TAG", 12763 },
    { "TCP_IPV4_SINGLE_TAG", 12764 },
    { "TCP_IPV4_UNTAG", 12765 },
    { "TCP_IPV6_DOUBLE_TAG", 12766 },
    { "TCP_IPV6_SINGLE_TAG", 12767 },
    { "TCP_IPV6_UNTAG", 12768 },
    { "TCP_PKT_CTRL_FLAG_SEQ_NUM_ZERO", 12769 },
    { "TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZERO", 12770 },
    { "TCP_PKT_SYN_FIN_SET", 12771 },
    { "TCP_SYN_PKT_FRAGMENT", 12772 },
    { "TCP_UDP", 12773 },
    { "TDBGC0_64r", 12774 },
    { "TDBGC0_SELECTr", 12775 },
    { "TDBGC10_64r", 12776 },
    { "TDBGC10_SELECTr", 12777 },
    { "TDBGC11_64r", 12778 },
    { "TDBGC11_SELECTr", 12779 },
    { "TDBGC1_64r", 12780 },
    { "TDBGC1_SELECTr", 12781 },
    { "TDBGC2_64r", 12782 },
    { "TDBGC2_SELECTr", 12783 },
    { "TDBGC3_64r", 12784 },
    { "TDBGC3_SELECTr", 12785 },
    { "TDBGC4_64r", 12786 },
    { "TDBGC4_SELECTr", 12787 },
    { "TDBGC5_64r", 12788 },
    { "TDBGC5_SELECTr", 12789 },
    { "TDBGC6_64r", 12790 },
    { "TDBGC6_SELECTr", 12791 },
    { "TDBGC7_64r", 12792 },
    { "TDBGC7_SELECTr", 12793 },
    { "TDBGC8_64r", 12794 },
    { "TDBGC8_SELECTr", 12795 },
    { "TDBGC9_64r", 12796 },
    { "TDBGC9_SELECTr", 12797 },
    { "TDBGC_SELECT_2r", 12798 },
    { "TEMPLATE_IDENTIFIER", 12799 },
    { "THD", 12800 },
    { "THDI_BST_TRIGGER_STATUS_32r", 12801 },
    { "THD_MISC_CONTROL1r", 12802 },
    { "THD_MISC_CONTROL2r", 12803 },
    { "THD_MISC_CONTROLr", 12804 },
    { "THRESHOLD", 12805 },
    { "THRESHOLD_MODE", 12806 },
    { "TILE_MODE", 12807 },
    { "TIME", 12808 },
    { "TIMER", 12809 },
    { "TIMER_MODE", 12810 },
    { "TIMESTAMP", 12811 },
    { "TIMESTAMPING_MODE", 12812 },
    { "TIMESTAMP_32_MODE", 12813 },
    { "TIMESTAMP_48_MODE", 12814 },
    { "TIMESTAMP_MODE", 12815 },
    { "TIMESTAMP_ORIGIN", 12816 },
    { "TIME_100US", 12817 },
    { "TIME_100_MS", 12818 },
    { "TIME_10MS", 12819 },
    { "TIME_10_MS", 12820 },
    { "TIME_150US", 12821 },
    { "TIME_1MS", 12822 },
    { "TIME_1_MS", 12823 },
    { "TIME_200US", 12824 },
    { "TIME_250US", 12825 },
    { "TIME_2MS", 12826 },
    { "TIME_500US", 12827 },
    { "TIME_50US", 12828 },
    { "TIME_5MS", 12829 },
    { "TIME_DOMAIN", 12830 },
    { "TIME_DOMAIN_0_5_US", 12831 },
    { "TIME_DOMAIN_10_5_US", 12832 },
    { "TIME_DOMAIN_10_US", 12833 },
    { "TIME_DOMAIN_11_5_US", 12834 },
    { "TIME_DOMAIN_11_US", 12835 },
    { "TIME_DOMAIN_12_5_US", 12836 },
    { "TIME_DOMAIN_12_US", 12837 },
    { "TIME_DOMAIN_13_5_US", 12838 },
    { "TIME_DOMAIN_13_US", 12839 },
    { "TIME_DOMAIN_14_5_US", 12840 },
    { "TIME_DOMAIN_14_US", 12841 },
    { "TIME_DOMAIN_15_5_US", 12842 },
    { "TIME_DOMAIN_15_US", 12843 },
    { "TIME_DOMAIN_16_5_US", 12844 },
    { "TIME_DOMAIN_16_US", 12845 },
    { "TIME_DOMAIN_17_5_US", 12846 },
    { "TIME_DOMAIN_17_US", 12847 },
    { "TIME_DOMAIN_18_5_US", 12848 },
    { "TIME_DOMAIN_18_US", 12849 },
    { "TIME_DOMAIN_19_5_US", 12850 },
    { "TIME_DOMAIN_19_US", 12851 },
    { "TIME_DOMAIN_1_5_US", 12852 },
    { "TIME_DOMAIN_1_US", 12853 },
    { "TIME_DOMAIN_20_5_US", 12854 },
    { "TIME_DOMAIN_20_US", 12855 },
    { "TIME_DOMAIN_21_5_US", 12856 },
    { "TIME_DOMAIN_21_US", 12857 },
    { "TIME_DOMAIN_22_5_US", 12858 },
    { "TIME_DOMAIN_22_US", 12859 },
    { "TIME_DOMAIN_23_5_US", 12860 },
    { "TIME_DOMAIN_23_US", 12861 },
    { "TIME_DOMAIN_24_5_US", 12862 },
    { "TIME_DOMAIN_24_US", 12863 },
    { "TIME_DOMAIN_25_5_US", 12864 },
    { "TIME_DOMAIN_25_US", 12865 },
    { "TIME_DOMAIN_26_5_US", 12866 },
    { "TIME_DOMAIN_26_US", 12867 },
    { "TIME_DOMAIN_27_5_US", 12868 },
    { "TIME_DOMAIN_27_US", 12869 },
    { "TIME_DOMAIN_28_5_US", 12870 },
    { "TIME_DOMAIN_28_US", 12871 },
    { "TIME_DOMAIN_29_5_US", 12872 },
    { "TIME_DOMAIN_29_US", 12873 },
    { "TIME_DOMAIN_2_5_US", 12874 },
    { "TIME_DOMAIN_2_US", 12875 },
    { "TIME_DOMAIN_30_5_US", 12876 },
    { "TIME_DOMAIN_30_US", 12877 },
    { "TIME_DOMAIN_31_5_US", 12878 },
    { "TIME_DOMAIN_31_US", 12879 },
    { "TIME_DOMAIN_32_US", 12880 },
    { "TIME_DOMAIN_3_5_US", 12881 },
    { "TIME_DOMAIN_3_US", 12882 },
    { "TIME_DOMAIN_4_5_US", 12883 },
    { "TIME_DOMAIN_4_US", 12884 },
    { "TIME_DOMAIN_5_5_US", 12885 },
    { "TIME_DOMAIN_5_US", 12886 },
    { "TIME_DOMAIN_6_5_US", 12887 },
    { "TIME_DOMAIN_6_US", 12888 },
    { "TIME_DOMAIN_7_5_US", 12889 },
    { "TIME_DOMAIN_7_US", 12890 },
    { "TIME_DOMAIN_8_5_US", 12891 },
    { "TIME_DOMAIN_8_US", 12892 },
    { "TIME_DOMAIN_9_5_US", 12893 },
    { "TIME_DOMAIN_9_US", 12894 },
    { "TIME_ELIGIBILITY", 12895 },
    { "TIME_STEP", 12896 },
    { "TIME_SYNC", 12897 },
    { "TIME_SYNC_DROP", 12898 },
    { "TIME_SYNC_MASK", 12899 },
    { "TIME_SYNC_PKT", 12900 },
    { "TIME_SYNC_TO_CPU", 12901 },
    { "TIME_TO_WAIT", 12902 },
    { "TM", 12903 },
    { "TM_BST_CONTROL", 12904 },
    { "TM_BST_DEVICE_THD", 12905 },
    { "TM_BST_EVENT_SOURCE_EGR", 12906 },
    { "TM_BST_EVENT_SOURCE_ING", 12907 },
    { "TM_BST_EVENT_SOURCE_REPL_Q", 12908 },
    { "TM_BST_EVENT_STATE", 12909 },
    { "TM_BST_EVENT_STATE_CONTROL", 12910 },
    { "TM_BST_REPL_Q_PRI_QUEUE_THD", 12911 },
    { "TM_BST_REPL_Q_SERVICE_POOL_THD", 12912 },
    { "TM_BST_SERVICE_POOL_THD", 12913 },
    { "TM_BST_SERVICE_POOL_THD_ID", 12914 },
    { "TM_COMPACT_GLOBAL_PORT", 12915 },
    { "TM_CONGESTION", 12916 },
    { "TM_COS_Q_CPU_MAP", 12917 },
    { "TM_CPU_COS", 12918 },
    { "TM_CPU_COS_OVERRIDE", 12919 },
    { "TM_CUT_THROUGH_PORT", 12920 },
    { "TM_CUT_THROUGH_PORT_INFO", 12921 },
    { "TM_DEVICE_INFO", 12922 },
    { "TM_EBST_CONTROL", 12923 },
    { "TM_EBST_DATA", 12924 },
    { "TM_EBST_DATA_ID", 12925 },
    { "TM_EBST_MC_Q", 12926 },
    { "TM_EBST_PORT", 12927 },
    { "TM_EBST_PORT_SERVICE_POOL", 12928 },
    { "TM_EBST_PROFILE", 12929 },
    { "TM_EBST_PROFILE_ID", 12930 },
    { "TM_EBST_SERVICE_POOL", 12931 },
    { "TM_EBST_STATUS", 12932 },
    { "TM_EBST_UC_Q", 12933 },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE", 12934 },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_ID", 12935 },
    { "TM_EGR_BST_THD_Q_PROFILE", 12936 },
    { "TM_EGR_BST_THD_Q_PROFILE_ID", 12937 },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE", 12938 },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_ID", 12939 },
    { "TM_EGR_SERVICE_POOL_DYNAMIC", 12940 },
    { "TM_EGR_SERVICE_POOL_ID", 12941 },
    { "TM_EGR_THD_MC_PORT_SERVICE_POOL", 12942 },
    { "TM_EGR_THD_SERVICE_POOL", 12943 },
    { "TM_EGR_THD_UC_PORT_SERVICE_POOL", 12944 },
    { "TM_HEADROOM_POOL_ID", 12945 },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE", 12946 },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_ID", 12947 },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE", 12948 },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE_ID", 12949 },
    { "TM_ING_NONUC_ING_PRI_MAP", 12950 },
    { "TM_ING_NONUC_ING_PRI_MAP_ID", 12951 },
    { "TM_ING_PORT", 12952 },
    { "TM_ING_PORT_PRI_GRP", 12953 },
    { "TM_ING_SERVICE_POOL_ID", 12954 },
    { "TM_ING_SERVICE_POOL_INDEX", 12955 },
    { "TM_ING_THD_HEADROOM_POOL", 12956 },
    { "TM_ING_THD_PORT_PRI_GRP", 12957 },
    { "TM_ING_THD_PORT_SERVICE_POOL", 12958 },
    { "TM_ING_THD_SERVICE_POOL", 12959 },
    { "TM_ING_UC_ING_PRI_MAP", 12960 },
    { "TM_ING_UC_ING_PRI_MAP_ID", 12961 },
    { "TM_LOCAL_PORT", 12962 },
    { "TM_MC_GROUP", 12963 },
    { "TM_MC_GROUP_ID", 12964 },
    { "TM_MC_PORT_AGG_ID", 12965 },
    { "TM_MC_PORT_AGG_LIST", 12966 },
    { "TM_MC_PORT_AGG_LIST_ID", 12967 },
    { "TM_MC_PORT_AGG_MAP", 12968 },
    { "TM_MC_Q_ID", 12969 },
    { "TM_MIRROR_ON_DROP_CONTROL", 12970 },
    { "TM_MIRROR_ON_DROP_DESTINATION", 12971 },
    { "TM_MIRROR_ON_DROP_DESTINATION_ID", 12972 },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE", 12973 },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE_ID", 12974 },
    { "TM_MIRROR_ON_DROP_PROFILE", 12975 },
    { "TM_MIRROR_ON_DROP_PROFILE_ID", 12976 },
    { "TM_OBM_PC_PM_MAX_USAGE_MODE", 12977 },
    { "TM_OBM_PC_PM_PKT_PARSE", 12978 },
    { "TM_OBM_PORT_FLOW_CTRL", 12979 },
    { "TM_OBM_PORT_PKT_PARSE", 12980 },
    { "TM_OBM_PORT_PKT_PRI_TC_MAP", 12981 },
    { "TM_PFC_DEADLOCK_RECOVERY", 12982 },
    { "TM_PFC_DEADLOCK_RECOVERY_CONTROL", 12983 },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE", 12984 },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE_CONTROL", 12985 },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE", 12986 },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE_CONTROL", 12987 },
    { "TM_PFC_DEADLOCK_RECOVERY_STATUS", 12988 },
    { "TM_PFC_EGR", 12989 },
    { "TM_PFC_PRI_PROFILE", 12990 },
    { "TM_PFC_PRI_PROFILE_ID", 12991 },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP", 12992 },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP_ID", 12993 },
    { "TM_PIPE", 12994 },
    { "TM_PIPE_MAP_INFO", 12995 },
    { "TM_PM_FLEX_CONFIG", 12996 },
    { "TM_PORT_MAP_INFO", 12997 },
    { "TM_PORT_MC_Q_TO_SERVICE_POOL", 12998 },
    { "TM_PORT_UC_Q_TO_SERVICE_POOL", 12999 },
    { "TM_PRI_GRP_ID", 13000 },
    { "TM_PRI_GRP_POOL_MAP", 13001 },
    { "TM_PRI_GRP_POOL_MAP_ID", 13002 },
    { "TM_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 13003 },
    { "TM_QUEUE_SIZE_SCALING_FACTOR", 13004 },
    { "TM_QUEUE_SIZE_WEIGHT", 13005 },
    { "TM_Q_ID_MATCH", 13006 },
    { "TM_SCHEDULER_CONFIG", 13007 },
    { "TM_SCHEDULER_CPU_PORT", 13008 },
    { "TM_SCHEDULER_NODE", 13009 },
    { "TM_SCHEDULER_NODE_ID", 13010 },
    { "TM_SCHEDULER_PORT_PROFILE", 13011 },
    { "TM_SCHEDULER_PROFILE", 13012 },
    { "TM_SCHEDULER_PROFILE_ID", 13013 },
    { "TM_SCHEDULER_PROFILE_Q_INFO", 13014 },
    { "TM_SCHEDULER_SHAPER_CPU_NODE", 13015 },
    { "TM_SCHEDULER_SHAPER_CPU_NODE_ID", 13016 },
    { "TM_SCHEDULER_SP_PROFILE", 13017 },
    { "TM_SERVICE_POOL_OVERRIDE", 13018 },
    { "TM_SHAPER_CONFIG", 13019 },
    { "TM_SHAPER_NODE", 13020 },
    { "TM_SHAPER_PORT", 13021 },
    { "TM_SPARSE_GLOBAL_PORT", 13022 },
    { "TM_STAT", 13023 },
    { "TM_STAT_0", 13024 },
    { "TM_STAT_1", 13025 },
    { "TM_THD_CONFIG", 13026 },
    { "TM_THD_DYNAMIC_MARGIN", 13027 },
    { "TM_THD_MC_EGR_SERVICE_POOL", 13028 },
    { "TM_THD_MC_Q", 13029 },
    { "TM_THD_Q_GRP", 13030 },
    { "TM_THD_UC_Q", 13031 },
    { "TM_TS_TOD", 13032 },
    { "TM_UC_Q_ID", 13033 },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE", 13034 },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 13035 },
    { "TM_WRED_CONTROL", 13036 },
    { "TM_WRED_DROP_CURVE_SET_PROFILE", 13037 },
    { "TM_WRED_DROP_CURVE_SET_PROFILE_ID", 13038 },
    { "TM_WRED_DROP_PERCENTAGE_0", 13039 },
    { "TM_WRED_DROP_PERCENTAGE_1", 13040 },
    { "TM_WRED_DROP_PERCENTAGE_10", 13041 },
    { "TM_WRED_DROP_PERCENTAGE_100", 13042 },
    { "TM_WRED_DROP_PERCENTAGE_2", 13043 },
    { "TM_WRED_DROP_PERCENTAGE_25", 13044 },
    { "TM_WRED_DROP_PERCENTAGE_3", 13045 },
    { "TM_WRED_DROP_PERCENTAGE_4", 13046 },
    { "TM_WRED_DROP_PERCENTAGE_5", 13047 },
    { "TM_WRED_DROP_PERCENTAGE_50", 13048 },
    { "TM_WRED_DROP_PERCENTAGE_6", 13049 },
    { "TM_WRED_DROP_PERCENTAGE_7", 13050 },
    { "TM_WRED_DROP_PERCENTAGE_75", 13051 },
    { "TM_WRED_DROP_PERCENTAGE_8", 13052 },
    { "TM_WRED_DROP_PERCENTAGE_9", 13053 },
    { "TM_WRED_JITTER_RANGE_150NS_0", 13054 },
    { "TM_WRED_JITTER_RANGE_1550NS_0", 13055 },
    { "TM_WRED_JITTER_RANGE_3150NS_0", 13056 },
    { "TM_WRED_JITTER_RANGE_350NS_0", 13057 },
    { "TM_WRED_JITTER_RANGE_50NS_0", 13058 },
    { "TM_WRED_JITTER_RANGE_6350NS_0", 13059 },
    { "TM_WRED_JITTER_RANGE_750NS_0", 13060 },
    { "TM_WRED_PORT_SERVICE_POOL", 13061 },
    { "TM_WRED_PORT_SERVICE_POOL_ID", 13062 },
    { "TM_WRED_SERVICE_POOL", 13063 },
    { "TM_WRED_SERVICE_POOL_ID", 13064 },
    { "TM_WRED_TIME_PROFILE", 13065 },
    { "TM_WRED_TIME_PROFILE_ID", 13066 },
    { "TM_WRED_UC_Q", 13067 },
    { "TNL_CONTROL", 13068 },
    { "TNL_DECAP_ECN", 13069 },
    { "TNL_DECAP_ECN_DROP", 13070 },
    { "TNL_DECAP_ECN_TO_CPU", 13071 },
    { "TNL_DECAP_PORT_PROFILE", 13072 },
    { "TNL_DECAP_PORT_PROFILE_ID", 13073 },
    { "TNL_ECN", 13074 },
    { "TNL_ENCAP_FRAGMENT", 13075 },
    { "TNL_ENCAP_FRAGMENT_ID", 13076 },
    { "TNL_ENCAP_NON_RESPONSIVE_DEFAULT_INT_ECN_CNG", 13077 },
    { "TNL_ENCAP_RESPONSIVE_DEFAULT_INT_ECN_CNG", 13078 },
    { "TNL_ERR", 13079 },
    { "TNL_ERROR", 13080 },
    { "TNL_ERR_MASK", 13081 },
    { "TNL_ERR_TO_CPU", 13082 },
    { "TNL_EXP_TO_INNER_EXP", 13083 },
    { "TNL_HDR_DSCP_FOR_PHB", 13084 },
    { "TNL_IPV4", 13085 },
    { "TNL_IPV4_DECAP", 13086 },
    { "TNL_IPV4_DECAP_EM", 13087 },
    { "TNL_IPV4_DECAP_EM_KEY_MASK", 13088 },
    { "TNL_IPV4_ENCAP", 13089 },
    { "TNL_IPV4_ENCAP_ID", 13090 },
    { "TNL_IPV4_ENCAP_INDEX", 13091 },
    { "TNL_IPV6", 13092 },
    { "TNL_IPV6_DECAP", 13093 },
    { "TNL_IPV6_DECAP_EM", 13094 },
    { "TNL_IPV6_DECAP_EM_KEY_MASK", 13095 },
    { "TNL_IPV6_ENCAP", 13096 },
    { "TNL_IPV6_ENCAP_ID", 13097 },
    { "TNL_IPV6_ENCAP_INDEX", 13098 },
    { "TNL_L2_PAYLOAD_OUTER_TPID_MATCH", 13099 },
    { "TNL_L2_VXLAN", 13100 },
    { "TNL_MPLS", 13101 },
    { "TNL_MPLS_CTR_ING_EFLEX_ACTION", 13102 },
    { "TNL_MPLS_CTR_ING_EFLEX_ACTION_ID", 13103 },
    { "TNL_MPLS_DECAP_1", 13104 },
    { "TNL_MPLS_DECAP_2", 13105 },
    { "TNL_MPLS_DECAP_KEY_MASK", 13106 },
    { "TNL_MPLS_DECAP_TRUNK_1", 13107 },
    { "TNL_MPLS_DECAP_TRUNK_2", 13108 },
    { "TNL_MPLS_DST_MAC", 13109 },
    { "TNL_MPLS_DST_MAC_ID", 13110 },
    { "TNL_MPLS_ENCAP", 13111 },
    { "TNL_MPLS_ENCAP_ID", 13112 },
    { "TNL_MPLS_ENCAP_INDEX", 13113 },
    { "TNL_MPLS_ENCAP_NHOP", 13114 },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE", 13115 },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE_ID", 13116 },
    { "TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION", 13117 },
    { "TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION_ID", 13118 },
    { "TNL_MPLS_TRANSIT_ID", 13119 },
    { "TNL_MPLS_TRANSIT_NHOP", 13120 },
    { "TNL_MPLS_VPN_ENCAP_ID", 13121 },
    { "TNL_PKT", 13122 },
    { "TNL_TTL", 13123 },
    { "TNL_TYPE", 13124 },
    { "TNL_VXLAN_DECAP_SRC_IP_LOOKUP_MISS_DROP", 13125 },
    { "TOD_NSEC", 13126 },
    { "TOD_NSEC_OPER", 13127 },
    { "TOD_SEC", 13128 },
    { "TOD_SEC_OPER", 13129 },
    { "TOO_MANY_ACTIONS", 13130 },
    { "TOP_AVS_CTRLr", 13131 },
    { "TOP_AVS_INTR_STATUSr", 13132 },
    { "TOP_BS_PLL0_CTRL_0r", 13133 },
    { "TOP_BS_PLL0_CTRL_1r", 13134 },
    { "TOP_BS_PLL0_CTRL_2r", 13135 },
    { "TOP_BS_PLL0_CTRL_3r", 13136 },
    { "TOP_BS_PLL0_CTRL_4r", 13137 },
    { "TOP_BS_PLL0_STATUSr", 13138 },
    { "TOP_BS_PLL1_CTRL_0r", 13139 },
    { "TOP_BS_PLL1_CTRL_1r", 13140 },
    { "TOP_BS_PLL1_CTRL_2r", 13141 },
    { "TOP_BS_PLL1_CTRL_3r", 13142 },
    { "TOP_BS_PLL1_CTRL_4r", 13143 },
    { "TOP_BS_PLL1_STATUSr", 13144 },
    { "TOP_BS_PLL_CTRL_0r", 13145 },
    { "TOP_BS_PLL_CTRL_1r", 13146 },
    { "TOP_BS_PLL_CTRL_2r", 13147 },
    { "TOP_BS_PLL_CTRL_3r", 13148 },
    { "TOP_BS_PLL_CTRL_4r", 13149 },
    { "TOP_BS_PLL_STATUSr", 13150 },
    { "TOP_CORE_PLL_CTRL_0r", 13151 },
    { "TOP_CORE_PLL_CTRL_1r", 13152 },
    { "TOP_CORE_PLL_CTRL_2r", 13153 },
    { "TOP_CORE_PLL_CTRL_3r", 13154 },
    { "TOP_CORE_PLL_CTRL_4r", 13155 },
    { "TOP_CORE_PLL_STATUSr", 13156 },
    { "TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr", 13157 },
    { "TOP_CPU2TAP_DMA_CMD_MEM_STATUSr", 13158 },
    { "TOP_CPU2TAP_DMA_CMD_MEMm", 13159 },
    { "TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr", 13160 },
    { "TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr", 13161 },
    { "TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm", 13162 },
    { "TOP_CPU2TAP_MEM_TMr", 13163 },
    { "TOP_DEV_REV_IDr", 13164 },
    { "TOP_EP_CLOCK_GATING_DISABLE_REGr", 13165 },
    { "TOP_FUNC_DEBUG_STATUS_0r", 13166 },
    { "TOP_FUNC_DEBUG_STATUS_1r", 13167 },
    { "TOP_FUNC_DEBUG_STATUS_SELr", 13168 },
    { "TOP_HALF_MODE_CTRLr", 13169 },
    { "TOP_HW_TAP_CONTROLr", 13170 },
    { "TOP_HW_TAP_MEM_DEBUGr", 13171 },
    { "TOP_HW_TAP_MEM_ECC_CTRL_0r", 13172 },
    { "TOP_HW_TAP_MEM_ECC_CTRL_1r", 13173 },
    { "TOP_HW_TAP_MEM_ECC_STATUSr", 13174 },
    { "TOP_HW_TAP_READ_VALID_DEBUG_STATUSr", 13175 },
    { "TOP_INDEX", 13176 },
    { "TOP_INT_REV_ID_REGr", 13177 },
    { "TOP_IPROC_PLL_CTRL_0r", 13178 },
    { "TOP_IPROC_PLL_CTRL_1r", 13179 },
    { "TOP_IPROC_PLL_CTRL_2r", 13180 },
    { "TOP_IPROC_PLL_CTRL_3r", 13181 },
    { "TOP_IPROC_PLL_CTRL_4r", 13182 },
    { "TOP_IPROC_PLL_CTRL_5r", 13183 },
    { "TOP_IPROC_PLL_STATUSr", 13184 },
    { "TOP_IP_CLOCK_GATING_DISABLE_REGr", 13185 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_0r", 13186 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_1r", 13187 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_2r", 13188 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_3r", 13189 },
    { "TOP_LINK_STATUS_CTRLr", 13190 },
    { "TOP_MISC_CONTROL_1r", 13191 },
    { "TOP_MISC_CONTROL_2r", 13192 },
    { "TOP_MISC_CONTROLr", 13193 },
    { "TOP_MISC_STATUSr", 13194 },
    { "TOP_OSC_COUNT_STATr", 13195 },
    { "TOP_PLLS_CMN_CTRL_0r", 13196 },
    { "TOP_PLLS_CMN_CTRL_1r", 13197 },
    { "TOP_PM_FDR_MEMm", 13198 },
    { "TOP_PP_PLL_CTRL_0r", 13199 },
    { "TOP_PP_PLL_CTRL_1r", 13200 },
    { "TOP_PP_PLL_CTRL_2r", 13201 },
    { "TOP_PP_PLL_CTRL_3r", 13202 },
    { "TOP_PP_PLL_CTRL_4r", 13203 },
    { "TOP_PP_PLL_STATUSr", 13204 },
    { "TOP_PP_STRAP_0r", 13205 },
    { "TOP_PP_STRAP_10r", 13206 },
    { "TOP_PP_STRAP_11r", 13207 },
    { "TOP_PP_STRAP_12r", 13208 },
    { "TOP_PP_STRAP_13r", 13209 },
    { "TOP_PP_STRAP_14r", 13210 },
    { "TOP_PP_STRAP_15r", 13211 },
    { "TOP_PP_STRAP_16r", 13212 },
    { "TOP_PP_STRAP_17r", 13213 },
    { "TOP_PP_STRAP_1r", 13214 },
    { "TOP_PP_STRAP_2r", 13215 },
    { "TOP_PP_STRAP_3r", 13216 },
    { "TOP_PP_STRAP_4r", 13217 },
    { "TOP_PP_STRAP_5r", 13218 },
    { "TOP_PP_STRAP_6r", 13219 },
    { "TOP_PP_STRAP_7r", 13220 },
    { "TOP_PP_STRAP_8r", 13221 },
    { "TOP_PP_STRAP_9r", 13222 },
    { "TOP_PVTMON_0_CTRL_0r", 13223 },
    { "TOP_PVTMON_0_CTRL_1r", 13224 },
    { "TOP_PVTMON_0_HW_RST_THRESHOLDr", 13225 },
    { "TOP_PVTMON_0_INTR_THRESHOLDr", 13226 },
    { "TOP_PVTMON_0_RESULT_0r", 13227 },
    { "TOP_PVTMON_0_RESULT_1r", 13228 },
    { "TOP_PVTMON_10_CTRL_0r", 13229 },
    { "TOP_PVTMON_10_CTRL_1r", 13230 },
    { "TOP_PVTMON_10_HW_RST_THRESHOLDr", 13231 },
    { "TOP_PVTMON_10_INTR_THRESHOLDr", 13232 },
    { "TOP_PVTMON_10_RESULT_0r", 13233 },
    { "TOP_PVTMON_10_RESULT_1r", 13234 },
    { "TOP_PVTMON_11_CTRL_0r", 13235 },
    { "TOP_PVTMON_11_CTRL_1r", 13236 },
    { "TOP_PVTMON_11_HW_RST_THRESHOLDr", 13237 },
    { "TOP_PVTMON_11_INTR_THRESHOLDr", 13238 },
    { "TOP_PVTMON_11_RESULT_0r", 13239 },
    { "TOP_PVTMON_11_RESULT_1r", 13240 },
    { "TOP_PVTMON_12_CTRL_0r", 13241 },
    { "TOP_PVTMON_12_CTRL_1r", 13242 },
    { "TOP_PVTMON_12_HW_RST_THRESHOLDr", 13243 },
    { "TOP_PVTMON_12_INTR_THRESHOLDr", 13244 },
    { "TOP_PVTMON_12_RESULT_0r", 13245 },
    { "TOP_PVTMON_12_RESULT_1r", 13246 },
    { "TOP_PVTMON_13_CTRL_0r", 13247 },
    { "TOP_PVTMON_13_CTRL_1r", 13248 },
    { "TOP_PVTMON_13_HW_RST_THRESHOLDr", 13249 },
    { "TOP_PVTMON_13_INTR_THRESHOLDr", 13250 },
    { "TOP_PVTMON_13_RESULT_0r", 13251 },
    { "TOP_PVTMON_13_RESULT_1r", 13252 },
    { "TOP_PVTMON_14_CTRL_0r", 13253 },
    { "TOP_PVTMON_14_CTRL_1r", 13254 },
    { "TOP_PVTMON_14_HW_RST_THRESHOLDr", 13255 },
    { "TOP_PVTMON_14_INTR_THRESHOLDr", 13256 },
    { "TOP_PVTMON_14_RESULT_0r", 13257 },
    { "TOP_PVTMON_14_RESULT_1r", 13258 },
    { "TOP_PVTMON_15_HW_RST_THRESHOLDr", 13259 },
    { "TOP_PVTMON_15_INTR_THRESHOLDr", 13260 },
    { "TOP_PVTMON_15_RESULT_0r", 13261 },
    { "TOP_PVTMON_15_RESULT_1r", 13262 },
    { "TOP_PVTMON_1_CTRL_0r", 13263 },
    { "TOP_PVTMON_1_CTRL_1r", 13264 },
    { "TOP_PVTMON_1_HW_RST_THRESHOLDr", 13265 },
    { "TOP_PVTMON_1_INTR_THRESHOLDr", 13266 },
    { "TOP_PVTMON_1_RESULT_0r", 13267 },
    { "TOP_PVTMON_1_RESULT_1r", 13268 },
    { "TOP_PVTMON_2_CTRL_0r", 13269 },
    { "TOP_PVTMON_2_CTRL_1r", 13270 },
    { "TOP_PVTMON_2_HW_RST_THRESHOLDr", 13271 },
    { "TOP_PVTMON_2_INTR_THRESHOLDr", 13272 },
    { "TOP_PVTMON_2_RESULT_0r", 13273 },
    { "TOP_PVTMON_2_RESULT_1r", 13274 },
    { "TOP_PVTMON_3_CTRL_0r", 13275 },
    { "TOP_PVTMON_3_CTRL_1r", 13276 },
    { "TOP_PVTMON_3_HW_RST_THRESHOLDr", 13277 },
    { "TOP_PVTMON_3_INTR_THRESHOLDr", 13278 },
    { "TOP_PVTMON_3_RESULT_0r", 13279 },
    { "TOP_PVTMON_3_RESULT_1r", 13280 },
    { "TOP_PVTMON_4_CTRL_0r", 13281 },
    { "TOP_PVTMON_4_CTRL_1r", 13282 },
    { "TOP_PVTMON_4_HW_RST_THRESHOLDr", 13283 },
    { "TOP_PVTMON_4_INTR_THRESHOLDr", 13284 },
    { "TOP_PVTMON_4_RESULT_0r", 13285 },
    { "TOP_PVTMON_4_RESULT_1r", 13286 },
    { "TOP_PVTMON_5_CTRL_0r", 13287 },
    { "TOP_PVTMON_5_CTRL_1r", 13288 },
    { "TOP_PVTMON_5_HW_RST_THRESHOLDr", 13289 },
    { "TOP_PVTMON_5_INTR_THRESHOLDr", 13290 },
    { "TOP_PVTMON_5_RESULT_0r", 13291 },
    { "TOP_PVTMON_5_RESULT_1r", 13292 },
    { "TOP_PVTMON_6_CTRL_0r", 13293 },
    { "TOP_PVTMON_6_CTRL_1r", 13294 },
    { "TOP_PVTMON_6_HW_RST_THRESHOLDr", 13295 },
    { "TOP_PVTMON_6_INTR_THRESHOLDr", 13296 },
    { "TOP_PVTMON_6_RESULT_0r", 13297 },
    { "TOP_PVTMON_6_RESULT_1r", 13298 },
    { "TOP_PVTMON_7_CTRL_0r", 13299 },
    { "TOP_PVTMON_7_CTRL_1r", 13300 },
    { "TOP_PVTMON_7_HW_RST_THRESHOLDr", 13301 },
    { "TOP_PVTMON_7_INTR_THRESHOLDr", 13302 },
    { "TOP_PVTMON_7_RESULT_0r", 13303 },
    { "TOP_PVTMON_7_RESULT_1r", 13304 },
    { "TOP_PVTMON_8_CTRL_0r", 13305 },
    { "TOP_PVTMON_8_CTRL_1r", 13306 },
    { "TOP_PVTMON_8_HW_RST_THRESHOLDr", 13307 },
    { "TOP_PVTMON_8_INTR_THRESHOLDr", 13308 },
    { "TOP_PVTMON_8_RESULT_0r", 13309 },
    { "TOP_PVTMON_8_RESULT_1r", 13310 },
    { "TOP_PVTMON_9_CTRL_0r", 13311 },
    { "TOP_PVTMON_9_CTRL_1r", 13312 },
    { "TOP_PVTMON_9_HW_RST_THRESHOLDr", 13313 },
    { "TOP_PVTMON_9_INTR_THRESHOLDr", 13314 },
    { "TOP_PVTMON_9_RESULT_0r", 13315 },
    { "TOP_PVTMON_9_RESULT_1r", 13316 },
    { "TOP_PVTMON_CTRL_0r", 13317 },
    { "TOP_PVTMON_CTRL_1r", 13318 },
    { "TOP_PVTMON_HW_RST_STATUSr", 13319 },
    { "TOP_PVTMON_HW_RST_THRESHOLDr", 13320 },
    { "TOP_PVTMON_INTR_MASK_0r", 13321 },
    { "TOP_PVTMON_INTR_STATUS_0r", 13322 },
    { "TOP_PVTMON_INTR_THRESHOLDr", 13323 },
    { "TOP_PVTMON_RESULT_0r", 13324 },
    { "TOP_PVTMON_RESULT_1r", 13325 },
    { "TOP_RESCAL_0_CONTROLr", 13326 },
    { "TOP_RESCAL_0_STATUS_0r", 13327 },
    { "TOP_RESCAL_0_STATUS_1r", 13328 },
    { "TOP_RESCAL_1_CONTROLr", 13329 },
    { "TOP_RESCAL_1_STATUS_0r", 13330 },
    { "TOP_RESCAL_1_STATUS_1r", 13331 },
    { "TOP_RESCAL_2_CONTROLr", 13332 },
    { "TOP_RESCAL_2_STATUS_0r", 13333 },
    { "TOP_RESCAL_2_STATUS_1r", 13334 },
    { "TOP_RESCAL_3_CONTROLr", 13335 },
    { "TOP_RESCAL_3_STATUS_0r", 13336 },
    { "TOP_RESCAL_3_STATUS_1r", 13337 },
    { "TOP_RESCAL_4_CONTROLr", 13338 },
    { "TOP_RESCAL_4_STATUS_0r", 13339 },
    { "TOP_RESCAL_4_STATUS_1r", 13340 },
    { "TOP_RING_OSC_CTRLr", 13341 },
    { "TOP_SEQ_RST_0r", 13342 },
    { "TOP_SEQ_RST_1r", 13343 },
    { "TOP_SEQ_RST_2r", 13344 },
    { "TOP_SOFT_RESET_REG_2r", 13345 },
    { "TOP_SOFT_RESET_REG_3r", 13346 },
    { "TOP_SOFT_RESET_REG_4r", 13347 },
    { "TOP_SOFT_RESET_REGr", 13348 },
    { "TOP_SWITCH_FEATURE_ENABLEr", 13349 },
    { "TOP_SYNCE_CTRLr", 13350 },
    { "TOP_TAP_CONTROLr", 13351 },
    { "TOP_TLB_CONTROL_1r", 13352 },
    { "TOP_TLB_CONTROL_2r", 13353 },
    { "TOP_TLB_CONTROL_3r", 13354 },
    { "TOP_TLB_CONTROL_STATUSr", 13355 },
    { "TOP_TLB_CONTROLr", 13356 },
    { "TOP_TMON_CHANNELS_CTRL_0r", 13357 },
    { "TOP_TMON_CHANNELS_CTRL_1r", 13358 },
    { "TOP_TSC_DISABLE_STATUS_0r", 13359 },
    { "TOP_TSC_DISABLE_STATUS_1r", 13360 },
    { "TOP_TSC_DISABLE_STATUSr", 13361 },
    { "TOP_TSC_ENABLE_0r", 13362 },
    { "TOP_TSC_ENABLE_1r", 13363 },
    { "TOP_TSC_ENABLE_2r", 13364 },
    { "TOP_TS_PLL_CTRL_0r", 13365 },
    { "TOP_TS_PLL_CTRL_1r", 13366 },
    { "TOP_TS_PLL_CTRL_2r", 13367 },
    { "TOP_TS_PLL_CTRL_3r", 13368 },
    { "TOP_TS_PLL_CTRL_4r", 13369 },
    { "TOP_TS_PLL_CTRL_5r", 13370 },
    { "TOP_TS_PLL_STATUSr", 13371 },
    { "TOP_UC_TAP_CONTROLr", 13372 },
    { "TOP_UC_TAP_READ_DATAr", 13373 },
    { "TOP_UC_TAP_WRITE_DATAr", 13374 },
    { "TOP_UPI_CTRL_0r", 13375 },
    { "TOP_UPI_CTRL_1r", 13376 },
    { "TOP_UPI_STATUS_0r", 13377 },
    { "TOP_UPI_STATUS_10r", 13378 },
    { "TOP_UPI_STATUS_11r", 13379 },
    { "TOP_UPI_STATUS_12r", 13380 },
    { "TOP_UPI_STATUS_13r", 13381 },
    { "TOP_UPI_STATUS_14r", 13382 },
    { "TOP_UPI_STATUS_15r", 13383 },
    { "TOP_UPI_STATUS_16r", 13384 },
    { "TOP_UPI_STATUS_17r", 13385 },
    { "TOP_UPI_STATUS_18r", 13386 },
    { "TOP_UPI_STATUS_19r", 13387 },
    { "TOP_UPI_STATUS_1r", 13388 },
    { "TOP_UPI_STATUS_20r", 13389 },
    { "TOP_UPI_STATUS_21r", 13390 },
    { "TOP_UPI_STATUS_22r", 13391 },
    { "TOP_UPI_STATUS_2r", 13392 },
    { "TOP_UPI_STATUS_3r", 13393 },
    { "TOP_UPI_STATUS_4r", 13394 },
    { "TOP_UPI_STATUS_5r", 13395 },
    { "TOP_UPI_STATUS_6r", 13396 },
    { "TOP_UPI_STATUS_7r", 13397 },
    { "TOP_UPI_STATUS_8r", 13398 },
    { "TOP_UPI_STATUS_9r", 13399 },
    { "TOS", 13400 },
    { "TOS_DSCP_BIT0", 13401 },
    { "TOS_DSCP_BIT1", 13402 },
    { "TOS_DSCP_BIT2", 13403 },
    { "TOS_DSCP_BIT3", 13404 },
    { "TOS_DSCP_BIT4", 13405 },
    { "TOS_DSCP_BIT5", 13406 },
    { "TOS_ECN_BIT0", 13407 },
    { "TOS_ECN_BIT1", 13408 },
    { "TOS_FNm", 13409 },
    { "TOTAL_ERR_CNT", 13410 },
    { "TOTAL_MC_USAGE_CELLS", 13411 },
    { "TOTAL_USAGE_CELLS", 13412 },
    { "TPCE_64r", 13413 },
    { "TPID", 13414 },
    { "TPID_8100", 13415 },
    { "TPID_88A8", 13416 },
    { "TPID_9100", 13417 },
    { "TPID_OTHER", 13418 },
    { "TRACE", 13419 },
    { "TRACKING_MODE", 13420 },
    { "TRAFFIC_CLASS", 13421 },
    { "TRANSFORM_ERROR_CNT", 13422 },
    { "TRANSIT_DELAY_SECONDS", 13423 },
    { "TRANSIT_DELAY_SUBSECONDS", 13424 },
    { "TRANSMIT", 13425 },
    { "TRAVERSE_OPCODE", 13426 },
    { "TRIGGER", 13427 },
    { "TRIGGERED", 13428 },
    { "TRILL_ACCESS", 13429 },
    { "TRILL_FRAME_ON_ACCESS_PORT_DROP", 13430 },
    { "TRILL_HOPCOUNT_CHECK_FAIL", 13431 },
    { "TRILL_MASQUERADE", 13432 },
    { "TRILL_NETWORK", 13433 },
    { "TRILL_RBRIDGE_LOOKUP_MISS_DROP", 13434 },
    { "TRILL_RPF_CHECK_FAIL_DROP", 13435 },
    { "TRIPLE", 13436 },
    { "TRTCM", 13437 },
    { "TRUNCATE", 13438 },
    { "TRUNCATE_ACTION", 13439 },
    { "TRUNCATE_AND_ZERO", 13440 },
    { "TRUNCATE_CPU_COPY", 13441 },
    { "TRUNK", 13442 },
    { "TRUNK_BITMAPm", 13443 },
    { "TRUNK_BIT_MASK", 13444 },
    { "TRUNK_CONTROL", 13445 },
    { "TRUNK_CTR_ING_EFLEX_ACTION", 13446 },
    { "TRUNK_CTR_ING_EFLEX_ACTION_ID", 13447 },
    { "TRUNK_FAILOVER", 13448 },
    { "TRUNK_FAILOVER_LOOPBACK", 13449 },
    { "TRUNK_FAILOVER_LOOPBACK_DISCARD", 13450 },
    { "TRUNK_FAIL_LOOPBACK", 13451 },
    { "TRUNK_FAST", 13452 },
    { "TRUNK_GROUP", 13453 },
    { "TRUNK_GROUP_FLEX_CTR_CONTROLr", 13454 },
    { "TRUNK_ID", 13455 },
    { "TRUNK_ID_MASK", 13456 },
    { "TRUNK_MEMBER", 13457 },
    { "TRUNK_PORT", 13458 },
    { "TRUNK_RAND_LB_SEED_INST0r", 13459 },
    { "TRUNK_RAND_LB_SEED_INST1r", 13460 },
    { "TRUST_INCOMING_VID", 13461 },
    { "TRUST_IP_DSCP", 13462 },
    { "TRUST_PHB_EGR_DSCP_MAP", 13463 },
    { "TRUST_PHB_EGR_L2_ITAG", 13464 },
    { "TRUST_PHB_EGR_L2_OTAG", 13465 },
    { "TRUST_PHB_EGR_PORT_L2_OTAG", 13466 },
    { "TRUST_PHB_ING_DSCP_V4", 13467 },
    { "TRUST_PHB_ING_DSCP_V6", 13468 },
    { "TRUST_PHB_ING_L2_ITAG", 13469 },
    { "TRUST_SRC_INT_PRI", 13470 },
    { "TS_COMP_MODE", 13471 },
    { "TS_DELAY_REQ", 13472 },
    { "TS_PDELAY_REQ", 13473 },
    { "TS_PDELAY_RESP", 13474 },
    { "TS_PLL_CLK_SEL", 13475 },
    { "TS_SYNC", 13476 },
    { "TTL", 13477 },
    { "TTL_1", 13478 },
    { "TTL_1_MASK", 13479 },
    { "TTL_1_TO_CPU", 13480 },
    { "TTL_DROP", 13481 },
    { "TTL_ERROR_TO_CPU", 13482 },
    { "TTL_FNm", 13483 },
    { "TUNNEL", 13484 },
    { "TURNAROUND_COPY_TO_CPU", 13485 },
    { "TVCO_SOURCE_INDEX", 13486 },
    { "TXFIR_TAP_MODE", 13487 },
    { "TXFIR_TAP_MODE_AUTO", 13488 },
    { "TX_1023B_PKT", 13489 },
    { "TX_127B_PKT", 13490 },
    { "TX_1518B_PKT", 13491 },
    { "TX_16383B_PKT", 13492 },
    { "TX_2047B_PKT", 13493 },
    { "TX_255B_PKT", 13494 },
    { "TX_4095B_PKT", 13495 },
    { "TX_511B_PKT", 13496 },
    { "TX_64B_PKT", 13497 },
    { "TX_9216B_PKT", 13498 },
    { "TX_AMP", 13499 },
    { "TX_AMP_AUTO", 13500 },
    { "TX_AMP_SIGN", 13501 },
    { "TX_BC_PKT", 13502 },
    { "TX_BYTES", 13503 },
    { "TX_CTL_PKT", 13504 },
    { "TX_DCB", 13505 },
    { "TX_DOUBLE_VLAN_PKT", 13506 },
    { "TX_DRV_MODE", 13507 },
    { "TX_DRV_MODE_AUTO", 13508 },
    { "TX_DRV_MODE_SIGN", 13509 },
    { "TX_ECN_PKT", 13510 },
    { "TX_ENABLE", 13511 },
    { "TX_ENABLE_AUTO", 13512 },
    { "TX_ENABLE_OPER", 13513 },
    { "TX_ERR_PKT", 13514 },
    { "TX_EXCESS_COLLISION_PKT", 13515 },
    { "TX_FCS_ERR_PKT", 13516 },
    { "TX_FIFO_UNDER_RUN_PKT", 13517 },
    { "TX_FRAGMENT_PKT", 13518 },
    { "TX_HCFC_MSG", 13519 },
    { "TX_HOL_BLOCK_PKT", 13520 },
    { "TX_JABBER_PKT", 13521 },
    { "TX_LANE_MAP", 13522 },
    { "TX_LANE_MAP_AUTO", 13523 },
    { "TX_LANE_MAP_OPER", 13524 },
    { "TX_LATE_COLLISION_PKT", 13525 },
    { "TX_LKUP_1588_MEMm", 13526 },
    { "TX_LLFC_LOGICAL_MSG", 13527 },
    { "TX_LLFC_PHYSICAL_MSG", 13528 },
    { "TX_LO_PWR_IDLE_DURATION", 13529 },
    { "TX_LO_PWR_IDLE_EVENT", 13530 },
    { "TX_MAIN", 13531 },
    { "TX_MAIN_AUTO", 13532 },
    { "TX_MAIN_SIGN", 13533 },
    { "TX_MC_PKT", 13534 },
    { "TX_MULTI_COLLISION_PKT", 13535 },
    { "TX_MULTI_DEFERED_PKT", 13536 },
    { "TX_OK_PKT", 13537 },
    { "TX_ON", 13538 },
    { "TX_OVER_SIZE_PKT", 13539 },
    { "TX_PAUSE_CTL_PKT", 13540 },
    { "TX_PER_PRI_PAUSE_CTL_PKT", 13541 },
    { "TX_PFC_OFF_PKT_PRI0", 13542 },
    { "TX_PFC_OFF_PKT_PRI1", 13543 },
    { "TX_PFC_OFF_PKT_PRI2", 13544 },
    { "TX_PFC_OFF_PKT_PRI3", 13545 },
    { "TX_PFC_OFF_PKT_PRI4", 13546 },
    { "TX_PFC_OFF_PKT_PRI5", 13547 },
    { "TX_PFC_OFF_PKT_PRI6", 13548 },
    { "TX_PFC_OFF_PKT_PRI7", 13549 },
    { "TX_PFC_PKT_PRI0", 13550 },
    { "TX_PFC_PKT_PRI1", 13551 },
    { "TX_PFC_PKT_PRI2", 13552 },
    { "TX_PFC_PKT_PRI3", 13553 },
    { "TX_PFC_PKT_PRI4", 13554 },
    { "TX_PFC_PKT_PRI5", 13555 },
    { "TX_PFC_PKT_PRI6", 13556 },
    { "TX_PFC_PKT_PRI7", 13557 },
    { "TX_PI_FREQ_OVERRIDE", 13558 },
    { "TX_PI_FREQ_OVERRIDE_AUTO", 13559 },
    { "TX_PI_FREQ_OVERRIDE_SIGN", 13560 },
    { "TX_PKT", 13561 },
    { "TX_POLARITY_FLIP", 13562 },
    { "TX_POLARITY_FLIP_AUTO", 13563 },
    { "TX_POLARITY_FLIP_OPER", 13564 },
    { "TX_POST", 13565 },
    { "TX_POST2", 13566 },
    { "TX_POST2_AUTO", 13567 },
    { "TX_POST2_SIGN", 13568 },
    { "TX_POST3", 13569 },
    { "TX_POST3_AUTO", 13570 },
    { "TX_POST3_SIGN", 13571 },
    { "TX_POST_AUTO", 13572 },
    { "TX_POST_SIGN", 13573 },
    { "TX_PRE", 13574 },
    { "TX_PRE2", 13575 },
    { "TX_PRE2_AUTO", 13576 },
    { "TX_PRE2_SIGN", 13577 },
    { "TX_PRE3", 13578 },
    { "TX_PRE3_AUTO", 13579 },
    { "TX_PRE3_SIGN", 13580 },
    { "TX_PRE_AUTO", 13581 },
    { "TX_PRE_SIGN", 13582 },
    { "TX_RPARA", 13583 },
    { "TX_RPARA_AUTO", 13584 },
    { "TX_RPARA_SIGN", 13585 },
    { "TX_RUNT_PKT", 13586 },
    { "TX_RX_OFF", 13587 },
    { "TX_RX_ON", 13588 },
    { "TX_SIG_MODE", 13589 },
    { "TX_SIG_MODE_AUTO", 13590 },
    { "TX_SINGLE_COLLISION_PKT", 13591 },
    { "TX_SINGLE_DEFERED_PKT", 13592 },
    { "TX_SQUELCH", 13593 },
    { "TX_SQUELCH_AUTO", 13594 },
    { "TX_TIMESTAMP", 13595 },
    { "TX_TOTAL_COLLISION", 13596 },
    { "TX_TWOSTEP_1588_TSm", 13597 },
    { "TX_UC_PKT", 13598 },
    { "TX_VLAN_PKT", 13599 },
    { "TX_VLAN_TAG_PKT", 13600 },
    { "TYPE", 13601 },
    { "U0_LED_ACCU_CTRLr", 13602 },
    { "U0_LED_ACCU_STATUSr", 13603 },
    { "U0_LED_CLK_DIV_CTRLr", 13604 },
    { "U0_LED_INTR_ENABLEr", 13605 },
    { "U0_LED_REFRESH_CTRLr", 13606 },
    { "U0_LED_SEND_CTRL_0r", 13607 },
    { "U0_LED_SEND_CTRL_1r", 13608 },
    { "U0_LED_SEND_CTRL_2r", 13609 },
    { "U0_LED_SEND_CTRL_3r", 13610 },
    { "U0_LED_SEND_CTRL_4r", 13611 },
    { "U0_LED_SEND_CTRLr", 13612 },
    { "U0_LED_SEND_STATUSr", 13613 },
    { "U0_LED_SRAM_CTRLr", 13614 },
    { "U0_LED_SRAM_ECC_CTRLr", 13615 },
    { "U0_LED_SRAM_ECC_STATUSr", 13616 },
    { "U0_LED_SW_CNFG_LINK_1023_992r", 13617 },
    { "U0_LED_SW_CNFG_LINK_127_96r", 13618 },
    { "U0_LED_SW_CNFG_LINK_159_128r", 13619 },
    { "U0_LED_SW_CNFG_LINK_191_160r", 13620 },
    { "U0_LED_SW_CNFG_LINK_223_192r", 13621 },
    { "U0_LED_SW_CNFG_LINK_255_224r", 13622 },
    { "U0_LED_SW_CNFG_LINK_287_256r", 13623 },
    { "U0_LED_SW_CNFG_LINK_319_288r", 13624 },
    { "U0_LED_SW_CNFG_LINK_31_0r", 13625 },
    { "U0_LED_SW_CNFG_LINK_351_320r", 13626 },
    { "U0_LED_SW_CNFG_LINK_383_352r", 13627 },
    { "U0_LED_SW_CNFG_LINK_415_384r", 13628 },
    { "U0_LED_SW_CNFG_LINK_447_416r", 13629 },
    { "U0_LED_SW_CNFG_LINK_479_448r", 13630 },
    { "U0_LED_SW_CNFG_LINK_511_480r", 13631 },
    { "U0_LED_SW_CNFG_LINK_543_512r", 13632 },
    { "U0_LED_SW_CNFG_LINK_575_544r", 13633 },
    { "U0_LED_SW_CNFG_LINK_607_576r", 13634 },
    { "U0_LED_SW_CNFG_LINK_639_608r", 13635 },
    { "U0_LED_SW_CNFG_LINK_63_32r", 13636 },
    { "U0_LED_SW_CNFG_LINK_671_640r", 13637 },
    { "U0_LED_SW_CNFG_LINK_703_672r", 13638 },
    { "U0_LED_SW_CNFG_LINK_735_704r", 13639 },
    { "U0_LED_SW_CNFG_LINK_767_736r", 13640 },
    { "U0_LED_SW_CNFG_LINK_799_768r", 13641 },
    { "U0_LED_SW_CNFG_LINK_831_800r", 13642 },
    { "U0_LED_SW_CNFG_LINK_863_832r", 13643 },
    { "U0_LED_SW_CNFG_LINK_895_864r", 13644 },
    { "U0_LED_SW_CNFG_LINK_927_896r", 13645 },
    { "U0_LED_SW_CNFG_LINK_959_928r", 13646 },
    { "U0_LED_SW_CNFG_LINK_95_64r", 13647 },
    { "U0_LED_SW_CNFG_LINK_991_960r", 13648 },
    { "U0_LED_SW_CNFG_LINKr", 13649 },
    { "U0_M0SSQ_1KB_FLOP_BASED_SRAMr", 13650 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr", 13651 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr", 13652 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr", 13653 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr", 13654 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr", 13655 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr", 13656 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr", 13657 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr", 13658 },
    { "U0_M0SSQ_CTRLr", 13659 },
    { "U0_M0SSQ_DBG_CTRLr", 13660 },
    { "U0_M0SSQ_DBGr", 13661 },
    { "U0_M0SSQ_FAS_CTRLr", 13662 },
    { "U0_M0SSQ_FAS_GENERICr", 13663 },
    { "U0_M0SSQ_FAS_STATUSr", 13664 },
    { "U0_M0SS_CONTROLr", 13665 },
    { "U0_M0SS_DEBUG_CONTROLr", 13666 },
    { "U0_M0SS_ECC_CTRLr", 13667 },
    { "U0_M0SS_ECC_STATUSr", 13668 },
    { "U0_M0SS_ECOr", 13669 },
    { "U0_M0SS_INTR_127_96r", 13670 },
    { "U0_M0SS_INTR_159_128r", 13671 },
    { "U0_M0SS_INTR_191_160r", 13672 },
    { "U0_M0SS_INTR_223_192r", 13673 },
    { "U0_M0SS_INTR_255_224r", 13674 },
    { "U0_M0SS_INTR_31_0r", 13675 },
    { "U0_M0SS_INTR_63_32r", 13676 },
    { "U0_M0SS_INTR_95_64r", 13677 },
    { "U0_M0SS_INTR_CONTROLr", 13678 },
    { "U0_M0SS_INTR_ENABLEr", 13679 },
    { "U0_M0SS_INTR_MASK_127_96r", 13680 },
    { "U0_M0SS_INTR_MASK_159_128r", 13681 },
    { "U0_M0SS_INTR_MASK_191_160r", 13682 },
    { "U0_M0SS_INTR_MASK_223_192r", 13683 },
    { "U0_M0SS_INTR_MASK_255_224r", 13684 },
    { "U0_M0SS_INTR_MASK_31_0r", 13685 },
    { "U0_M0SS_INTR_MASK_63_32r", 13686 },
    { "U0_M0SS_INTR_MASK_95_64r", 13687 },
    { "U0_M0SS_INTR_MASKr", 13688 },
    { "U0_M0SS_INTRr", 13689 },
    { "U0_M0SS_RAW_INTR_127_96r", 13690 },
    { "U0_M0SS_RAW_INTR_159_128r", 13691 },
    { "U0_M0SS_RAW_INTR_191_160r", 13692 },
    { "U0_M0SS_RAW_INTR_223_192r", 13693 },
    { "U0_M0SS_RAW_INTR_255_224r", 13694 },
    { "U0_M0SS_RAW_INTR_31_0r", 13695 },
    { "U0_M0SS_RAW_INTR_63_32r", 13696 },
    { "U0_M0SS_RAW_INTR_95_64r", 13697 },
    { "U0_M0SS_RAW_INTRr", 13698 },
    { "U0_M0SS_STATUSr", 13699 },
    { "U0_M0SS_TCM_CTRLr", 13700 },
    { "U1_M0SS_CONTROLr", 13701 },
    { "U1_M0SS_DEBUG_CONTROLr", 13702 },
    { "U1_M0SS_ECC_CTRLr", 13703 },
    { "U1_M0SS_ECC_STATUSr", 13704 },
    { "U1_M0SS_ECOr", 13705 },
    { "U1_M0SS_INTR_127_96r", 13706 },
    { "U1_M0SS_INTR_159_128r", 13707 },
    { "U1_M0SS_INTR_191_160r", 13708 },
    { "U1_M0SS_INTR_223_192r", 13709 },
    { "U1_M0SS_INTR_255_224r", 13710 },
    { "U1_M0SS_INTR_31_0r", 13711 },
    { "U1_M0SS_INTR_63_32r", 13712 },
    { "U1_M0SS_INTR_95_64r", 13713 },
    { "U1_M0SS_INTR_CONTROLr", 13714 },
    { "U1_M0SS_INTR_ENABLEr", 13715 },
    { "U1_M0SS_INTR_MASK_127_96r", 13716 },
    { "U1_M0SS_INTR_MASK_159_128r", 13717 },
    { "U1_M0SS_INTR_MASK_191_160r", 13718 },
    { "U1_M0SS_INTR_MASK_223_192r", 13719 },
    { "U1_M0SS_INTR_MASK_255_224r", 13720 },
    { "U1_M0SS_INTR_MASK_31_0r", 13721 },
    { "U1_M0SS_INTR_MASK_63_32r", 13722 },
    { "U1_M0SS_INTR_MASK_95_64r", 13723 },
    { "U1_M0SS_INTR_MASKr", 13724 },
    { "U1_M0SS_INTRr", 13725 },
    { "U1_M0SS_RAW_INTR_127_96r", 13726 },
    { "U1_M0SS_RAW_INTR_159_128r", 13727 },
    { "U1_M0SS_RAW_INTR_191_160r", 13728 },
    { "U1_M0SS_RAW_INTR_223_192r", 13729 },
    { "U1_M0SS_RAW_INTR_255_224r", 13730 },
    { "U1_M0SS_RAW_INTR_31_0r", 13731 },
    { "U1_M0SS_RAW_INTR_63_32r", 13732 },
    { "U1_M0SS_RAW_INTR_95_64r", 13733 },
    { "U1_M0SS_RAW_INTRr", 13734 },
    { "U1_M0SS_STATUSr", 13735 },
    { "U1_M0SS_TCM_CTRLr", 13736 },
    { "U2_M0SS_CONTROLr", 13737 },
    { "U2_M0SS_DEBUG_CONTROLr", 13738 },
    { "U2_M0SS_ECC_CTRLr", 13739 },
    { "U2_M0SS_ECC_STATUSr", 13740 },
    { "U2_M0SS_ECOr", 13741 },
    { "U2_M0SS_INTR_127_96r", 13742 },
    { "U2_M0SS_INTR_159_128r", 13743 },
    { "U2_M0SS_INTR_191_160r", 13744 },
    { "U2_M0SS_INTR_223_192r", 13745 },
    { "U2_M0SS_INTR_255_224r", 13746 },
    { "U2_M0SS_INTR_31_0r", 13747 },
    { "U2_M0SS_INTR_63_32r", 13748 },
    { "U2_M0SS_INTR_95_64r", 13749 },
    { "U2_M0SS_INTR_CONTROLr", 13750 },
    { "U2_M0SS_INTR_ENABLEr", 13751 },
    { "U2_M0SS_INTR_MASK_127_96r", 13752 },
    { "U2_M0SS_INTR_MASK_159_128r", 13753 },
    { "U2_M0SS_INTR_MASK_191_160r", 13754 },
    { "U2_M0SS_INTR_MASK_223_192r", 13755 },
    { "U2_M0SS_INTR_MASK_255_224r", 13756 },
    { "U2_M0SS_INTR_MASK_31_0r", 13757 },
    { "U2_M0SS_INTR_MASK_63_32r", 13758 },
    { "U2_M0SS_INTR_MASK_95_64r", 13759 },
    { "U2_M0SS_INTR_MASKr", 13760 },
    { "U2_M0SS_INTRr", 13761 },
    { "U2_M0SS_RAW_INTR_127_96r", 13762 },
    { "U2_M0SS_RAW_INTR_159_128r", 13763 },
    { "U2_M0SS_RAW_INTR_191_160r", 13764 },
    { "U2_M0SS_RAW_INTR_223_192r", 13765 },
    { "U2_M0SS_RAW_INTR_255_224r", 13766 },
    { "U2_M0SS_RAW_INTR_31_0r", 13767 },
    { "U2_M0SS_RAW_INTR_63_32r", 13768 },
    { "U2_M0SS_RAW_INTR_95_64r", 13769 },
    { "U2_M0SS_RAW_INTRr", 13770 },
    { "U2_M0SS_STATUSr", 13771 },
    { "U2_M0SS_TCM_CTRLr", 13772 },
    { "U3_M0SS_CONTROLr", 13773 },
    { "U3_M0SS_DEBUG_CONTROLr", 13774 },
    { "U3_M0SS_ECC_CTRLr", 13775 },
    { "U3_M0SS_ECC_STATUSr", 13776 },
    { "U3_M0SS_ECOr", 13777 },
    { "U3_M0SS_INTR_127_96r", 13778 },
    { "U3_M0SS_INTR_159_128r", 13779 },
    { "U3_M0SS_INTR_191_160r", 13780 },
    { "U3_M0SS_INTR_223_192r", 13781 },
    { "U3_M0SS_INTR_255_224r", 13782 },
    { "U3_M0SS_INTR_31_0r", 13783 },
    { "U3_M0SS_INTR_63_32r", 13784 },
    { "U3_M0SS_INTR_95_64r", 13785 },
    { "U3_M0SS_INTR_CONTROLr", 13786 },
    { "U3_M0SS_INTR_ENABLEr", 13787 },
    { "U3_M0SS_INTR_MASK_127_96r", 13788 },
    { "U3_M0SS_INTR_MASK_159_128r", 13789 },
    { "U3_M0SS_INTR_MASK_191_160r", 13790 },
    { "U3_M0SS_INTR_MASK_223_192r", 13791 },
    { "U3_M0SS_INTR_MASK_255_224r", 13792 },
    { "U3_M0SS_INTR_MASK_31_0r", 13793 },
    { "U3_M0SS_INTR_MASK_63_32r", 13794 },
    { "U3_M0SS_INTR_MASK_95_64r", 13795 },
    { "U3_M0SS_INTR_MASKr", 13796 },
    { "U3_M0SS_INTRr", 13797 },
    { "U3_M0SS_RAW_INTR_127_96r", 13798 },
    { "U3_M0SS_RAW_INTR_159_128r", 13799 },
    { "U3_M0SS_RAW_INTR_191_160r", 13800 },
    { "U3_M0SS_RAW_INTR_223_192r", 13801 },
    { "U3_M0SS_RAW_INTR_255_224r", 13802 },
    { "U3_M0SS_RAW_INTR_31_0r", 13803 },
    { "U3_M0SS_RAW_INTR_63_32r", 13804 },
    { "U3_M0SS_RAW_INTR_95_64r", 13805 },
    { "U3_M0SS_RAW_INTRr", 13806 },
    { "U3_M0SS_STATUSr", 13807 },
    { "U3_M0SS_TCM_CTRLr", 13808 },
    { "UC_BASE_INDEX", 13809 },
    { "UC_CELLS", 13810 },
    { "UC_CONCAT", 13811 },
    { "UC_COS", 13812 },
    { "UC_ELEPHANT_COS", 13813 },
    { "UC_GREEN_PKT", 13814 },
    { "UC_HASH_USE_SRC_PORT", 13815 },
    { "UC_MEMBER_CNT", 13816 },
    { "UC_MEMBER_MODID", 13817 },
    { "UC_MEMBER_MODPORT", 13818 },
    { "UC_MIN_USAGE_CELLS", 13819 },
    { "UC_MPLS", 13820 },
    { "UC_NUM_ENTRIES", 13821 },
    { "UC_OFFSET", 13822 },
    { "UC_PKT", 13823 },
    { "UC_PKT_MC_COS", 13824 },
    { "UC_PKT_MC_COS_OVERRIDE", 13825 },
    { "UC_PORT_SERVICE_POOL", 13826 },
    { "UC_Q", 13827 },
    { "UC_QUEUE_LIMIT_EXCEEDS", 13828 },
    { "UC_Q_CELLS", 13829 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS", 13830 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 13831 },
    { "UC_Q_INVALID", 13832 },
    { "UC_Q_LIMIT_EXCEEDS", 13833 },
    { "UC_Q_PORT", 13834 },
    { "UC_RED_PKT", 13835 },
    { "UC_RTAG", 13836 },
    { "UC_SHARED_USAGE_CELLS", 13837 },
    { "UC_SUBSET_SELECT", 13838 },
    { "UC_TM_EBST_DATA_ID", 13839 },
    { "UC_TOTAL_USAGE_CELLS", 13840 },
    { "UC_YELLOW_PKT", 13841 },
    { "UDF", 13842 },
    { "UDF0_DATA", 13843 },
    { "UDF0_DATA_MASK", 13844 },
    { "UDF1_CHUNK2_MASK", 13845 },
    { "UDF1_DATA", 13846 },
    { "UDF1_DATA_MASK", 13847 },
    { "UDF1_OBJ0", 13848 },
    { "UDF1_OBJ1", 13849 },
    { "UDF1_OBJ2", 13850 },
    { "UDF1_OBJ3", 13851 },
    { "UDF1_OBJ4", 13852 },
    { "UDF1_OBJ5", 13853 },
    { "UDF1_OBJ6", 13854 },
    { "UDF1_OBJ7", 13855 },
    { "UDF2_DATA", 13856 },
    { "UDF2_DATA_MASK", 13857 },
    { "UDF2_OBJ0", 13858 },
    { "UDF2_OBJ1", 13859 },
    { "UDF2_OBJ2", 13860 },
    { "UDF2_OBJ3", 13861 },
    { "UDF2_OBJ4", 13862 },
    { "UDF2_OBJ5", 13863 },
    { "UDF2_OBJ6", 13864 },
    { "UDF2_OBJ7", 13865 },
    { "UDF3_DATA", 13866 },
    { "UDF3_DATA_MASK", 13867 },
    { "UDF6_DATA_MASK", 13868 },
    { "UDF7_DATA_MASK", 13869 },
    { "UDF_CAM_BIST_CONFIG_1_64r", 13870 },
    { "UDF_CAM_BIST_CONFIG_64r", 13871 },
    { "UDF_CAM_BIST_STATUSr", 13872 },
    { "UDF_CAM_CONTROLr", 13873 },
    { "UDF_CONDITIONAL_CHECK_TABLE_CAMm", 13874 },
    { "UDF_CONDITIONAL_CHECK_TABLE_RAM_1m", 13875 },
    { "UDF_CONDITIONAL_CHECK_TABLE_RAMm", 13876 },
    { "UDF_CONFIG", 13877 },
    { "UDF_OPERMODE_PIPEUNIQUE", 13878 },
    { "UDF_POLICY_ID_NOT_EXISTS", 13879 },
    { "UDP", 13880 },
    { "UDP_DST_PORT_EQUAL_TO_SRC_PORT", 13881 },
    { "UDP_IPV4_DOUBLE_TAG", 13882 },
    { "UDP_IPV4_SINGLE_TAG", 13883 },
    { "UDP_IPV4_UNTAG", 13884 },
    { "UDP_IPV6_DOUBLE_TAG", 13885 },
    { "UDP_IPV6_SINGLE_TAG", 13886 },
    { "UDP_IPV6_UNTAG", 13887 },
    { "UDP_TYPE", 13888 },
    { "UFT_BANK0", 13889 },
    { "UFT_BANK1", 13890 },
    { "UFT_BANK2", 13891 },
    { "UFT_BANK3", 13892 },
    { "UFT_BANK4", 13893 },
    { "UFT_BANK5", 13894 },
    { "UFT_BANK6", 13895 },
    { "UFT_BANK7", 13896 },
    { "UFT_MINI_BANK0", 13897 },
    { "UFT_MINI_BANK1", 13898 },
    { "UFT_MINI_BANK2", 13899 },
    { "UFT_MINI_BANK3", 13900 },
    { "UFT_MINI_BANK4", 13901 },
    { "UFT_MINI_BANK5", 13902 },
    { "UFT_SHARED_BANKS_CONTROLm", 13903 },
    { "UM_TABLEm", 13904 },
    { "UNCORRECTABLE_CODE_WORDS", 13905 },
    { "UNDERLAY_IPV4_OVERLAY_IPV4", 13906 },
    { "UNDERLAY_IPV4_OVERLAY_IPV6", 13907 },
    { "UNDERLAY_IPV6_OVERLAY_IPV4", 13908 },
    { "UNDERLAY_IPV6_OVERLAY_IPV6", 13909 },
    { "UNDERLAY_L3_EIF_ID", 13910 },
    { "UNDERLAY_L3_EIF_VALID", 13911 },
    { "UNDERLAY_RANDOM_SEED", 13912 },
    { "UNEXPECTED_MEG_DEFECT", 13913 },
    { "UNEXPECTED_MEG_DEFECT_CLEAR", 13914 },
    { "UNICAST_DROP_CONFIGr", 13915 },
    { "UNICAST_QUEUEING", 13916 },
    { "UNICAST_SWITCHED", 13917 },
    { "UNKNOWN", 13918 },
    { "UNKNOWN_HIGIG", 13919 },
    { "UNKNOWN_MC", 13920 },
    { "UNKNOWN_MCAST_BLOCK_MASKm", 13921 },
    { "UNKNOWN_MC_MASK_MODE", 13922 },
    { "UNKNOWN_MC_TO_CPU", 13923 },
    { "UNKNOWN_UC", 13924 },
    { "UNKNOWN_UCAST_BLOCK_MASKm", 13925 },
    { "UNKNOWN_UC_MASK_MODE", 13926 },
    { "UNKNOWN_UC_TO_CPU", 13927 },
    { "UNKNOWN_VLAN", 13928 },
    { "UNKNOWN_VLAN_MASK", 13929 },
    { "UNKNOWN_VLAN_TO_CPU", 13930 },
    { "UNMARKED", 13931 },
    { "UNRELIABLE_LOS", 13932 },
    { "UNRELIABLE_LOS_AUTO", 13933 },
    { "UNRESOLVED_SIP_TO_CPU", 13934 },
    { "UNSECURED_DATA_PKT", 13935 },
    { "UNSUPPORTED_WIRE_FORMAT", 13936 },
    { "UNTAG", 13937 },
    { "UNTAGGED", 13938 },
    { "UNTAGGED_MEMBER_PORTS", 13939 },
    { "UP", 13940 },
    { "UPDATE_DEST_PORT", 13941 },
    { "UPDATE_IP_LENGTH", 13942 },
    { "UPDATE_L3_L4", 13943 },
    { "UPDATE_LENGTH", 13944 },
    { "UPDATE_MODE_A", 13945 },
    { "UPDATE_MODE_B", 13946 },
    { "UPDATE_NONE", 13947 },
    { "UPDATE_OPCODE", 13948 },
    { "UPDATE_UDP_LENGTH", 13949 },
    { "URPF", 13950 },
    { "URPF_DEFAULT_ROUTE_CHECK", 13951 },
    { "URPF_DROP", 13952 },
    { "URPF_FAIL", 13953 },
    { "URPF_FAIL_MASK", 13954 },
    { "URPF_MODE", 13955 },
    { "USAGE_CELLS", 13956 },
    { "USER_DEFINED_PROTOCOL_DST_MAC", 13957 },
    { "USER_DEFINED_PROTOCOL_DST_MAC_MASK", 13958 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE", 13959 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE_MASK", 13960 },
    { "USER_DEFINED_PROTOCOL_MATCH", 13961 },
    { "USER_DEFINED_PROTOCOL_TRAFFIC_CLASS", 13962 },
    { "USER_DEFINED_VALUE", 13963 },
    { "USE_0", 13964 },
    { "USE_0_0", 13965 },
    { "USE_0_1", 13966 },
    { "USE_1", 13967 },
    { "USE_1_0", 13968 },
    { "USE_1_1", 13969 },
    { "USE_BLOCK_MASK_A", 13970 },
    { "USE_BLOCK_MASK_A_B", 13971 },
    { "USE_BLOCK_MASK_B", 13972 },
    { "USE_DEST_PORT", 13973 },
    { "USE_DIP_IN_HASH_CALC", 13974 },
    { "USE_DYNAMIC_MAX_USAGE_CELLS", 13975 },
    { "USE_EGRESS_PORT", 13976 },
    { "USE_GTP_TEID", 13977 },
    { "USE_INGRESS_PORT", 13978 },
    { "USE_INNER_DF", 13979 },
    { "USE_INNER_LABEL", 13980 },
    { "USE_IVID_AS_OVID", 13981 },
    { "USE_L4_DST_PORT", 13982 },
    { "USE_L4_PORT", 13983 },
    { "USE_LSB", 13984 },
    { "USE_METADATA_PROFILE", 13985 },
    { "USE_MOST_SIGNIFICANT_BYTE_AS_FLOW_ID", 13986 },
    { "USE_MPLS_STACK_HASH0_CNTAG_RPID", 13987 },
    { "USE_MPLS_STACK_HASH0_DST_MODID", 13988 },
    { "USE_MPLS_STACK_HASH0_DST_PORT", 13989 },
    { "USE_MPLS_STACK_HASH0_EXT_EGR_PORT_ID_LOWER", 13990 },
    { "USE_MPLS_STACK_HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 13991 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_2ND_LABEL_15_0", 13992 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_3RD_LABEL_15_0", 13993 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_15_0", 13994 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_19_16", 13995 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_15_0", 13996 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_19_16", 13997 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_LABELS_19_16", 13998 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_TOP_LABEL_15_0", 13999 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_1", 14000 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_2", 14001 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_3", 14002 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_4", 14003 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_5", 14004 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_6", 14005 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_7", 14006 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_8", 14007 },
    { "USE_MPLS_STACK_HASH0_EXT_VLAN_ID", 14008 },
    { "USE_MPLS_STACK_HASH0_EXT_VRF_ID", 14009 },
    { "USE_MPLS_STACK_HASH0_MPLS_2ND_LABEL", 14010 },
    { "USE_MPLS_STACK_HASH0_MPLS_3RD_LABEL", 14011 },
    { "USE_MPLS_STACK_HASH0_MPLS_4MSB_4TH_LABEL", 14012 },
    { "USE_MPLS_STACK_HASH0_MPLS_4MSB_5TH_LABEL", 14013 },
    { "USE_MPLS_STACK_HASH0_MPLS_4TH_LABEL", 14014 },
    { "USE_MPLS_STACK_HASH0_MPLS_5TH_LABEL", 14015 },
    { "USE_MPLS_STACK_HASH0_MPLS_LABELS_4MSB", 14016 },
    { "USE_MPLS_STACK_HASH0_MPLS_TOP_LABEL", 14017 },
    { "USE_MPLS_STACK_HASH0_SRC_MODID", 14018 },
    { "USE_MPLS_STACK_HASH0_SRC_PORT", 14019 },
    { "USE_MPLS_STACK_HASH1_CNTAG_RPID", 14020 },
    { "USE_MPLS_STACK_HASH1_DST_MODID", 14021 },
    { "USE_MPLS_STACK_HASH1_DST_PORT", 14022 },
    { "USE_MPLS_STACK_HASH1_EXT_EGR_PORT_ID_LOWER", 14023 },
    { "USE_MPLS_STACK_HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 14024 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_2ND_LABEL_15_0", 14025 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_3RD_LABEL_15_0", 14026 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_15_0", 14027 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_19_16", 14028 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_15_0", 14029 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_19_16", 14030 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_LABELS_19_16", 14031 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_TOP_LABEL_15_0", 14032 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_1", 14033 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_2", 14034 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_3", 14035 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_4", 14036 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_5", 14037 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_6", 14038 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_7", 14039 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_8", 14040 },
    { "USE_MPLS_STACK_HASH1_EXT_VLAN_ID", 14041 },
    { "USE_MPLS_STACK_HASH1_EXT_VRF_ID", 14042 },
    { "USE_MPLS_STACK_HASH1_MPLS_2ND_LABEL", 14043 },
    { "USE_MPLS_STACK_HASH1_MPLS_3RD_LABEL", 14044 },
    { "USE_MPLS_STACK_HASH1_MPLS_4MSB_4TH_LABEL", 14045 },
    { "USE_MPLS_STACK_HASH1_MPLS_4MSB_5TH_LABEL", 14046 },
    { "USE_MPLS_STACK_HASH1_MPLS_4TH_LABEL", 14047 },
    { "USE_MPLS_STACK_HASH1_MPLS_5TH_LABEL", 14048 },
    { "USE_MPLS_STACK_HASH1_MPLS_LABELS_4MSB", 14049 },
    { "USE_MPLS_STACK_HASH1_MPLS_TOP_LABEL", 14050 },
    { "USE_MPLS_STACK_HASH1_SRC_MODID", 14051 },
    { "USE_MPLS_STACK_HASH1_SRC_PORT", 14052 },
    { "USE_NONE", 14053 },
    { "USE_OBJ_1", 14054 },
    { "USE_OBJ_2", 14055 },
    { "USE_OBJ_3", 14056 },
    { "USE_OBJ_4", 14057 },
    { "USE_PAIRED_COUNTER", 14058 },
    { "USE_PAYLOAD_IP_PROTO_FOR_RESPONSIVE", 14059 },
    { "USE_PKTLEN", 14060 },
    { "USE_PORT", 14061 },
    { "USE_PORT_LBN", 14062 },
    { "USE_PORT_SERVICE_POOL_MIN", 14063 },
    { "USE_PORT_TRUNK_ID", 14064 },
    { "USE_PRI_GRP_MIN", 14065 },
    { "USE_PROBE_MARKER_1", 14066 },
    { "USE_PROBE_MARKER_2", 14067 },
    { "USE_QGROUP_MIN", 14068 },
    { "USE_RANGE_CHK_1", 14069 },
    { "USE_RANGE_CHK_2", 14070 },
    { "USE_RANGE_CHK_3", 14071 },
    { "USE_RANGE_CHK_4", 14072 },
    { "USE_SCTP_SRC_AND_DST_L4_PORT", 14073 },
    { "USE_SPI", 14074 },
    { "USE_SWAP_LABEL", 14075 },
    { "USE_TABLE_FP_VLAN_PORT_GRP", 14076 },
    { "USE_TABLE_VLAN_OUTER_TPID_ID", 14077 },
    { "USE_TCP_UDP_PORT", 14078 },
    { "USE_TNL_HDR_HOP_LIMIT", 14079 },
    { "USE_TNL_HDR_TTL", 14080 },
    { "USE_TRIG_INTERVAL", 14081 },
    { "USE_TTL_FROM_DECAP_HDR", 14082 },
    { "USING_HW_SCAN", 14083 },
    { "USING_SW_SCAN", 14084 },
    { "UT_ICFI", 14085 },
    { "UT_IPRI", 14086 },
    { "UT_ITAG", 14087 },
    { "UT_OCFI", 14088 },
    { "UT_OPRI", 14089 },
    { "UT_OTAG", 14090 },
    { "V4IPMC", 14091 },
    { "V4L3", 14092 },
    { "V6IPMC", 14093 },
    { "V6L3", 14094 },
    { "VALID", 14095 },
    { "VALIDATE_ERROR_CNT", 14096 },
    { "VALID_AND_HARD_EXPIRED", 14097 },
    { "VALID_AND_REPLAY_THD", 14098 },
    { "VALID_AND_SOFT_EXPIRED", 14099 },
    { "VAL_A_CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 14100 },
    { "VAL_A_CTR_ING_EFLEX_OPERAND_PROFILE_ID", 14101 },
    { "VAL_B_CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 14102 },
    { "VAL_B_CTR_ING_EFLEX_OPERAND_PROFILE_ID", 14103 },
    { "VARIABLE_FLAG", 14104 },
    { "VARIANT", 14105 },
    { "VCO_RATE", 14106 },
    { "VECTOR_TYPE", 14107 },
    { "VENDOR_ID", 14108 },
    { "VERSATILE_HASH_0", 14109 },
    { "VERSATILE_HASH_1", 14110 },
    { "VERSION", 14111 },
    { "VER_EQ_2", 14112 },
    { "VER_GT_OR_EQ_2", 14113 },
    { "VFI_EGR_ADAPT_PORT_GRP", 14114 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 14115 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 14116 },
    { "VFI_ID", 14117 },
    { "VFI_ING_ADAPT_FIRST_LOOKUP", 14118 },
    { "VFI_ING_ADAPT_FIRST_LOOKUP_MISS_DROP", 14119 },
    { "VFI_ING_ADAPT_FIRST_LOOKUP_PORT_GRP_MODE", 14120 },
    { "VFI_ING_ADAPT_LOOKUP_MISS", 14121 },
    { "VFI_ING_ADAPT_LOOKUP_MISS_DROP", 14122 },
    { "VFI_ING_ADAPT_LOOKUP_MISS_TO_CPU", 14123 },
    { "VFI_ING_ADAPT_PORT_GRP", 14124 },
    { "VFI_ING_ADAPT_SECOND_LOOKUP", 14125 },
    { "VFI_ING_ADAPT_SECOND_LOOKUP_PORT_GRP_MODE", 14126 },
    { "VFP", 14127 },
    { "VFP_CAM_BIST_CONFIG_1_64r", 14128 },
    { "VFP_CAM_BIST_CONFIG_64r", 14129 },
    { "VFP_CAM_BIST_STATUSr", 14130 },
    { "VFP_CAM_CONTROLr", 14131 },
    { "VFP_HASH_FIELD_BMAP_TABLE_Am", 14132 },
    { "VFP_HASH_FIELD_BMAP_TABLE_Bm", 14133 },
    { "VFP_HI", 14134 },
    { "VFP_KEY_CONTROL_1r", 14135 },
    { "VFP_KEY_CONTROL_2r", 14136 },
    { "VFP_LO", 14137 },
    { "VFP_MASK", 14138 },
    { "VFP_POLICY_OBJ0", 14139 },
    { "VFP_POLICY_OBJ1", 14140 },
    { "VFP_POLICY_OBJ2", 14141 },
    { "VFP_POLICY_OBJ3", 14142 },
    { "VFP_POLICY_TABLE_RAM_CONTROLr", 14143 },
    { "VFP_POLICY_TABLEm", 14144 },
    { "VFP_SLICE_CONTROLr", 14145 },
    { "VFP_SLICE_MAPr", 14146 },
    { "VFP_TCAMm", 14147 },
    { "VFP_TMr", 14148 },
    { "VIRTUAL_SLICE_GRP", 14149 },
    { "VIRTUAL_SLICE_ID", 14150 },
    { "VLAN", 14151 },
    { "VLAN_2_TABm", 14152 },
    { "VLAN_ASSIGNMENT_BASED_IPV4", 14153 },
    { "VLAN_ASSIGNMENT_BASED_MAC", 14154 },
    { "VLAN_ASSIGNMENT_PROTOCOL_ID", 14155 },
    { "VLAN_BLOCKED_DROP", 14156 },
    { "VLAN_CC_OR_PBT", 14157 },
    { "VLAN_CONTROL", 14158 },
    { "VLAN_CTRLr", 14159 },
    { "VLAN_EGR_TAG_ACTION_PROFILE", 14160 },
    { "VLAN_EGR_TAG_ACTION_PROFILE_ID", 14161 },
    { "VLAN_FP", 14162 },
    { "VLAN_ID", 14163 },
    { "VLAN_ID_MASK", 14164 },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE", 14165 },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE_ID", 14166 },
    { "VLAN_ING_TAG_ACTION_PROFILE", 14167 },
    { "VLAN_ING_TAG_ACTION_PROFILE_ID", 14168 },
    { "VLAN_MEMBERSHIP_DROP", 14169 },
    { "VLAN_MPLSm", 14170 },
    { "VLAN_NONE", 14171 },
    { "VLAN_OUTER_TPID", 14172 },
    { "VLAN_OUTER_TPID_ID", 14173 },
    { "VLAN_PRECEDENCE", 14174 },
    { "VLAN_PROFILE", 14175 },
    { "VLAN_PROFILE_2m", 14176 },
    { "VLAN_PROFILE_ID", 14177 },
    { "VLAN_PROFILE_TABm", 14178 },
    { "VLAN_SOT", 14179 },
    { "VLAN_STG", 14180 },
    { "VLAN_STG_DROP", 14181 },
    { "VLAN_STG_ID", 14182 },
    { "VLAN_TABm", 14183 },
    { "VLAN_TAG", 14184 },
    { "VLAN_TAGGED", 14185 },
    { "VLAN_TAG_MASK", 14186 },
    { "VLAN_XLATE_LOOKUP_MISS_TO_CPU", 14187 },
    { "VLAN_XLATE_MISS", 14188 },
    { "VLAN_XLATE_MISS_MASK", 14189 },
    { "VLAN_XLATE_PORT_GRP", 14190 },
    { "VNID", 14191 },
    { "VNTAG", 14192 },
    { "VNTAG_ERROR", 14193 },
    { "VNTAG_ETHERTYPE", 14194 },
    { "VNTAG_MASK", 14195 },
    { "VNTAG_PARSE", 14196 },
    { "VPN_LABEL", 14197 },
    { "VP_PRUNE_DROP", 14198 },
    { "VRF", 14199 },
    { "VRF_ID", 14200 },
    { "VRF_ID_MASK", 14201 },
    { "VRF_MASK", 14202 },
    { "VRF_MASKr", 14203 },
    { "VXLAN", 14204 },
    { "VXLAN_CONTROL_2r", 14205 },
    { "VXLAN_CONTROL_3r", 14206 },
    { "VXLAN_CONTROLr", 14207 },
    { "VXLAN_DECAP", 14208 },
    { "VXLAN_DECAP_KEY_MODE", 14209 },
    { "VXLAN_DECAP_USE_PKT_OVID", 14210 },
    { "VXLAN_SVP_ASSIGN_FAIL_DROP", 14211 },
    { "VXLAN_SVP_ASSIGN_FAIL_TO_CPU", 14212 },
    { "VXLAN_SVP_ASSIGN_USE_PKT_OVID", 14213 },
    { "VXLAN_TNL_ERR_DROP", 14214 },
    { "VXLAN_VFI_ASSIGN_FAIL_DROP", 14215 },
    { "VXLAN_VFI_ASSIGN_FAIL_TO_CPU", 14216 },
    { "VXLAN_VFI_ASSIGN_KEY_MODE", 14217 },
    { "VXLAN_VFI_ASSIGN_USE_PKT_OVID", 14218 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 14219 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 14220 },
    { "WAL_DEPTH_MULTIPLIER", 14221 },
    { "WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLD", 14222 },
    { "WATER_MARK", 14223 },
    { "WDRR_CREDITS", 14224 },
    { "WDRR_MODE_16K_BYTES", 14225 },
    { "WDRR_MODE_32K_BYTES", 14226 },
    { "WDRR_MODE_4K_BYTES", 14227 },
    { "WDRR_MODE_8K_BYTES", 14228 },
    { "WEIGHT", 14229 },
    { "WEIGHTED_MODE", 14230 },
    { "WEIGHTED_SIZE", 14231 },
    { "WEIGHTED_SIZE_0_127", 14232 },
    { "WEIGHTED_SIZE_1K", 14233 },
    { "WEIGHTED_SIZE_256", 14234 },
    { "WEIGHTED_SIZE_2K", 14235 },
    { "WEIGHTED_SIZE_4K", 14236 },
    { "WEIGHTED_SIZE_512", 14237 },
    { "WIDE", 14238 },
    { "WIDE_INDEX", 14239 },
    { "WIDE_SIZE", 14240 },
    { "WIDE_START", 14241 },
    { "WRED", 14242 },
    { "WRED_GREEN_PKT", 14243 },
    { "WRED_PKT", 14244 },
    { "WRED_RED_PKT", 14245 },
    { "WRED_YELLOW_PKT", 14246 },
    { "WRR", 14247 },
    { "WRR_CREDITS", 14248 },
    { "WRR_MODE_16_PKT", 14249 },
    { "WRR_MODE_2_PKT", 14250 },
    { "WRR_MODE_4_PKT", 14251 },
    { "WRR_MODE_8_PKT", 14252 },
    { "XLMAC_CLEAR_ECC_STATUSr", 14253 },
    { "XLMAC_CLEAR_FIFO_STATUSr", 14254 },
    { "XLMAC_CLEAR_RX_LSS_STATUSr", 14255 },
    { "XLMAC_CTRLr", 14256 },
    { "XLMAC_E2ECC_DATA_HDR_0r", 14257 },
    { "XLMAC_E2ECC_DATA_HDR_1r", 14258 },
    { "XLMAC_E2ECC_MODULE_HDR_0r", 14259 },
    { "XLMAC_E2ECC_MODULE_HDR_1r", 14260 },
    { "XLMAC_E2EFC_DATA_HDR_0r", 14261 },
    { "XLMAC_E2EFC_DATA_HDR_1r", 14262 },
    { "XLMAC_E2EFC_MODULE_HDR_0r", 14263 },
    { "XLMAC_E2EFC_MODULE_HDR_1r", 14264 },
    { "XLMAC_E2E_CTRLr", 14265 },
    { "XLMAC_ECC_CTRLr", 14266 },
    { "XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr", 14267 },
    { "XLMAC_ECC_FORCE_SINGLE_BIT_ERRr", 14268 },
    { "XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr", 14269 },
    { "XLMAC_EEE_CTRLr", 14270 },
    { "XLMAC_EEE_TIMERSr", 14271 },
    { "XLMAC_FIFO_STATUSr", 14272 },
    { "XLMAC_GMII_EEE_CTRLr", 14273 },
    { "XLMAC_HIGIG_HDR_0r", 14274 },
    { "XLMAC_HIGIG_HDR_1r", 14275 },
    { "XLMAC_INTR_ENABLEr", 14276 },
    { "XLMAC_INTR_STATUSr", 14277 },
    { "XLMAC_LAG_FAILOVER_STATUSr", 14278 },
    { "XLMAC_LLFC_CTRLr", 14279 },
    { "XLMAC_MEM_CTRLr", 14280 },
    { "XLMAC_MODEr", 14281 },
    { "XLMAC_PAUSE_CTRLr", 14282 },
    { "XLMAC_PFC_CTRLr", 14283 },
    { "XLMAC_PFC_DAr", 14284 },
    { "XLMAC_PFC_OPCODEr", 14285 },
    { "XLMAC_PFC_TYPEr", 14286 },
    { "XLMAC_RX_CDC_ECC_STATUSr", 14287 },
    { "XLMAC_RX_CTRLr", 14288 },
    { "XLMAC_RX_LLFC_MSG_FIELDSr", 14289 },
    { "XLMAC_RX_LSS_CTRLr", 14290 },
    { "XLMAC_RX_LSS_STATUSr", 14291 },
    { "XLMAC_RX_MAC_SAr", 14292 },
    { "XLMAC_RX_MAX_SIZEr", 14293 },
    { "XLMAC_RX_VLAN_TAGr", 14294 },
    { "XLMAC_SPARE0r", 14295 },
    { "XLMAC_SPARE1r", 14296 },
    { "XLMAC_TIMESTAMP_ADJUSTr", 14297 },
    { "XLMAC_TIMESTAMP_BYTE_ADJUSTr", 14298 },
    { "XLMAC_TXFIFO_CELL_CNTr", 14299 },
    { "XLMAC_TXFIFO_CELL_REQ_CNTr", 14300 },
    { "XLMAC_TX_CDC_ECC_STATUSr", 14301 },
    { "XLMAC_TX_CRC_CORRUPT_CTRLr", 14302 },
    { "XLMAC_TX_CTRLr", 14303 },
    { "XLMAC_TX_LLFC_MSG_FIELDSr", 14304 },
    { "XLMAC_TX_MAC_SAr", 14305 },
    { "XLMAC_TX_TIMESTAMP_FIFO_DATAr", 14306 },
    { "XLMAC_TX_TIMESTAMP_FIFO_STATUSr", 14307 },
    { "XLMAC_VERSION_IDr", 14308 },
    { "XLMIB_R1023r", 14309 },
    { "XLMIB_R127r", 14310 },
    { "XLMIB_R1518r", 14311 },
    { "XLMIB_R16383r", 14312 },
    { "XLMIB_R2047r", 14313 },
    { "XLMIB_R255r", 14314 },
    { "XLMIB_R4095r", 14315 },
    { "XLMIB_R511r", 14316 },
    { "XLMIB_R64r", 14317 },
    { "XLMIB_R9216r", 14318 },
    { "XLMIB_RALNr", 14319 },
    { "XLMIB_RBCAr", 14320 },
    { "XLMIB_RBYTr", 14321 },
    { "XLMIB_RDVLNr", 14322 },
    { "XLMIB_RERPKTr", 14323 },
    { "XLMIB_RFCRr", 14324 },
    { "XLMIB_RFCSr", 14325 },
    { "XLMIB_RFLRr", 14326 },
    { "XLMIB_RFRGr", 14327 },
    { "XLMIB_RJBRr", 14328 },
    { "XLMIB_RMCAr", 14329 },
    { "XLMIB_RMCRCr", 14330 },
    { "XLMIB_RMGVr", 14331 },
    { "XLMIB_RMTUEr", 14332 },
    { "XLMIB_ROVRr", 14333 },
    { "XLMIB_RPFC0r", 14334 },
    { "XLMIB_RPFC1r", 14335 },
    { "XLMIB_RPFC2r", 14336 },
    { "XLMIB_RPFC3r", 14337 },
    { "XLMIB_RPFC4r", 14338 },
    { "XLMIB_RPFC5r", 14339 },
    { "XLMIB_RPFC6r", 14340 },
    { "XLMIB_RPFC7r", 14341 },
    { "XLMIB_RPFCOFF0r", 14342 },
    { "XLMIB_RPFCOFF1r", 14343 },
    { "XLMIB_RPFCOFF2r", 14344 },
    { "XLMIB_RPFCOFF3r", 14345 },
    { "XLMIB_RPFCOFF4r", 14346 },
    { "XLMIB_RPFCOFF5r", 14347 },
    { "XLMIB_RPFCOFF6r", 14348 },
    { "XLMIB_RPFCOFF7r", 14349 },
    { "XLMIB_RPKTr", 14350 },
    { "XLMIB_RPOKr", 14351 },
    { "XLMIB_RPRMr", 14352 },
    { "XLMIB_RPROG0r", 14353 },
    { "XLMIB_RPROG1r", 14354 },
    { "XLMIB_RPROG2r", 14355 },
    { "XLMIB_RPROG3r", 14356 },
    { "XLMIB_RRBYTr", 14357 },
    { "XLMIB_RRPKTr", 14358 },
    { "XLMIB_RSCHCRCr", 14359 },
    { "XLMIB_RTRFUr", 14360 },
    { "XLMIB_RUCAr", 14361 },
    { "XLMIB_RUNDr", 14362 },
    { "XLMIB_RVLNr", 14363 },
    { "XLMIB_RXCFr", 14364 },
    { "XLMIB_RXPFr", 14365 },
    { "XLMIB_RXPPr", 14366 },
    { "XLMIB_RXUDAr", 14367 },
    { "XLMIB_RXUOr", 14368 },
    { "XLMIB_RXWSAr", 14369 },
    { "XLMIB_RX_EEE_LPI_DURATION_COUNTERr", 14370 },
    { "XLMIB_RX_EEE_LPI_EVENT_COUNTERr", 14371 },
    { "XLMIB_RX_HCFC_COUNTERr", 14372 },
    { "XLMIB_RX_HCFC_CRC_COUNTERr", 14373 },
    { "XLMIB_RX_LLFC_CRC_COUNTERr", 14374 },
    { "XLMIB_RX_LLFC_LOG_COUNTERr", 14375 },
    { "XLMIB_RX_LLFC_PHY_COUNTERr", 14376 },
    { "XLMIB_T1023r", 14377 },
    { "XLMIB_T127r", 14378 },
    { "XLMIB_T1518r", 14379 },
    { "XLMIB_T16383r", 14380 },
    { "XLMIB_T2047r", 14381 },
    { "XLMIB_T255r", 14382 },
    { "XLMIB_T4095r", 14383 },
    { "XLMIB_T511r", 14384 },
    { "XLMIB_T64r", 14385 },
    { "XLMIB_T9216r", 14386 },
    { "XLMIB_TBCAr", 14387 },
    { "XLMIB_TBYTr", 14388 },
    { "XLMIB_TDFRr", 14389 },
    { "XLMIB_TDVLNr", 14390 },
    { "XLMIB_TEDFr", 14391 },
    { "XLMIB_TERRr", 14392 },
    { "XLMIB_TFCSr", 14393 },
    { "XLMIB_TFRGr", 14394 },
    { "XLMIB_TJBRr", 14395 },
    { "XLMIB_TLCLr", 14396 },
    { "XLMIB_TMCAr", 14397 },
    { "XLMIB_TMCLr", 14398 },
    { "XLMIB_TMGVr", 14399 },
    { "XLMIB_TNCLr", 14400 },
    { "XLMIB_TOVRr", 14401 },
    { "XLMIB_TPFC0r", 14402 },
    { "XLMIB_TPFC1r", 14403 },
    { "XLMIB_TPFC2r", 14404 },
    { "XLMIB_TPFC3r", 14405 },
    { "XLMIB_TPFC4r", 14406 },
    { "XLMIB_TPFC5r", 14407 },
    { "XLMIB_TPFC6r", 14408 },
    { "XLMIB_TPFC7r", 14409 },
    { "XLMIB_TPFCOFF0r", 14410 },
    { "XLMIB_TPFCOFF1r", 14411 },
    { "XLMIB_TPFCOFF2r", 14412 },
    { "XLMIB_TPFCOFF3r", 14413 },
    { "XLMIB_TPFCOFF4r", 14414 },
    { "XLMIB_TPFCOFF5r", 14415 },
    { "XLMIB_TPFCOFF6r", 14416 },
    { "XLMIB_TPFCOFF7r", 14417 },
    { "XLMIB_TPKTr", 14418 },
    { "XLMIB_TPOKr", 14419 },
    { "XLMIB_TRPKTr", 14420 },
    { "XLMIB_TSCLr", 14421 },
    { "XLMIB_TSPARE0r", 14422 },
    { "XLMIB_TSPARE1r", 14423 },
    { "XLMIB_TSPARE2r", 14424 },
    { "XLMIB_TSPARE3r", 14425 },
    { "XLMIB_TUCAr", 14426 },
    { "XLMIB_TUFLr", 14427 },
    { "XLMIB_TVLNr", 14428 },
    { "XLMIB_TXCFr", 14429 },
    { "XLMIB_TXCLr", 14430 },
    { "XLMIB_TXPFr", 14431 },
    { "XLMIB_TXPPr", 14432 },
    { "XLMIB_TX_EEE_LPI_DURATION_COUNTERr", 14433 },
    { "XLMIB_TX_EEE_LPI_EVENT_COUNTERr", 14434 },
    { "XLMIB_TX_HCFC_COUNTERr", 14435 },
    { "XLMIB_TX_LLFC_LOG_COUNTERr", 14436 },
    { "XLMIB_XTHOLr", 14437 },
    { "XLPORT_CNTMAXSIZEr", 14438 },
    { "XLPORT_CONFIGr", 14439 },
    { "XLPORT_ECC_CONTROLr", 14440 },
    { "XLPORT_EEE_CLOCK_GATEr", 14441 },
    { "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr", 14442 },
    { "XLPORT_EEE_COUNTER_MODEr", 14443 },
    { "XLPORT_EEE_DURATION_TIMER_PULSEr", 14444 },
    { "XLPORT_ENABLE_REGr", 14445 },
    { "XLPORT_FAULT_LINK_STATUSr", 14446 },
    { "XLPORT_FLOW_CONTROL_CONFIGr", 14447 },
    { "XLPORT_FORCE_DOUBLE_BIT_ERRORr", 14448 },
    { "XLPORT_FORCE_SINGLE_BIT_ERRORr", 14449 },
    { "XLPORT_GENERAL_SPARE1_REGr", 14450 },
    { "XLPORT_GENERAL_SPARE2_REGr", 14451 },
    { "XLPORT_GENERAL_SPARE3_REGr", 14452 },
    { "XLPORT_INTR_ENABLEr", 14453 },
    { "XLPORT_INTR_STATUSr", 14454 },
    { "XLPORT_LAG_FAILOVER_CONFIGr", 14455 },
    { "XLPORT_LED_CHAIN_CONFIGr", 14456 },
    { "XLPORT_LINKSTATUS_DOWN_CLEARr", 14457 },
    { "XLPORT_LINKSTATUS_DOWNr", 14458 },
    { "XLPORT_MAC_CONTROLr", 14459 },
    { "XLPORT_MAC_RSV_MASKr", 14460 },
    { "XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr", 14461 },
    { "XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr", 14462 },
    { "XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr", 14463 },
    { "XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr", 14464 },
    { "XLPORT_MIB_RESETr", 14465 },
    { "XLPORT_MIB_RSC0_ECC_STATUSr", 14466 },
    { "XLPORT_MIB_RSC1_ECC_STATUSr", 14467 },
    { "XLPORT_MIB_RSC_ECC_STATUSr", 14468 },
    { "XLPORT_MIB_RSC_RAM_CONTROLr", 14469 },
    { "XLPORT_MIB_TSC0_ECC_STATUSr", 14470 },
    { "XLPORT_MIB_TSC1_ECC_STATUSr", 14471 },
    { "XLPORT_MIB_TSC_ECC_STATUSr", 14472 },
    { "XLPORT_MIB_TSC_RAM_CONTROLr", 14473 },
    { "XLPORT_MODE_REGr", 14474 },
    { "XLPORT_PMD_PLL_CTRL_CONFIGr", 14475 },
    { "XLPORT_PM_VERSION_IDr", 14476 },
    { "XLPORT_POWER_SAVEr", 14477 },
    { "XLPORT_SBUS_CONTROLr", 14478 },
    { "XLPORT_SGNDET_EARLYCRSr", 14479 },
    { "XLPORT_SOFT_RESETr", 14480 },
    { "XLPORT_SPARE0_REGr", 14481 },
    { "XLPORT_SW_FLOW_CONTROLr", 14482 },
    { "XLPORT_TSC_PLL_LOCK_STATUSr", 14483 },
    { "XLPORT_TS_TIMER_31_0_REGr", 14484 },
    { "XLPORT_TS_TIMER_47_32_REGr", 14485 },
    { "XLPORT_WC_UCMEM_CTRLr", 14486 },
    { "XLPORT_WC_UCMEM_DATAm", 14487 },
    { "XLPORT_XGXS0_CTRL_REGr", 14488 },
    { "XLPORT_XGXS0_LN0_STATUS0_REGr", 14489 },
    { "XLPORT_XGXS0_LN1_STATUS0_REGr", 14490 },
    { "XLPORT_XGXS0_LN2_STATUS0_REGr", 14491 },
    { "XLPORT_XGXS0_LN3_STATUS0_REGr", 14492 },
    { "XLPORT_XGXS0_STATUS0_REGr", 14493 },
    { "XLPORT_XGXS_COUNTER_MODEr", 14494 },
    { "XOFF_TIMER", 14495 },
    { "XOR", 14496 },
    { "XOR16", 14497 },
    { "XOR_BANK", 14498 },
    { "YELLOW", 14499 },
    { "YELLOW_DROP", 14500 },
    { "YELLOW_LIMIT_CELLS_STATIC", 14501 },
    { "YELLOW_LIMIT_CELLS_STATIC_OPER", 14502 },
    { "YELLOW_LIMIT_DYNAMIC", 14503 },
    { "YELLOW_OFFSET_CELLS", 14504 },
    { "YELLOW_PKT", 14505 },
    { "YELLOW_SHARED_LIMIT_CELLS", 14506 },
    { "YELLOW_SHARED_LIMIT_CELLS_OPER", 14507 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS", 14508 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS_OPER", 14509 },
    { "ZERO", 14510 },
    { "ZEROES", 14511 },
    { "ZONE", 14512 },
};

/* enum ETRAP_CRITICAL_T */
static const shr_enum_map_t bcm56990_a0_lrd_etrap_critical_t_enum[BCM56990_A0_LRD_ETRAP_CRITICAL_T_ENUM_COUNT] = {
    { "TIME_50US", 0 },
    { "TIME_100US", 1 },
    { "TIME_150US", 2 },
    { "TIME_200US", 3 },
    { "TIME_250US", 4 },
    { "TIME_500US", 5 },
};

/* enum ETRAP_HASH_SEL_T */
static const shr_enum_map_t bcm56990_a0_lrd_etrap_hash_sel_t_enum[BCM56990_A0_LRD_ETRAP_HASH_SEL_T_ENUM_COUNT] = {
    { "HASH0_INSTANCE0", 0 },
    { "HASH0_INSTANCE1", 1 },
    { "HASH1_INSTANCE0", 2 },
    { "HASH1_INSTANCE1", 3 },
};

/* enum ETRAP_INTERVAL_T */
static const shr_enum_map_t bcm56990_a0_lrd_etrap_interval_t_enum[BCM56990_A0_LRD_ETRAP_INTERVAL_T_ENUM_COUNT] = {
    { "TIME_1MS", 0 },
    { "TIME_2MS", 1 },
    { "TIME_5MS", 2 },
    { "TIME_10MS", 3 },
};

/* enum EVICTION_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_eviction_mode_t_enum[BCM56990_A0_LRD_EVICTION_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "RANDOM", 1 },
    { "THRESHOLD", 2 },
    { "CONDITIONAL", 3 },
};

/* enum FORWARDING_BEHAVIOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_forwarding_behavior_t_enum[BCM56990_A0_LRD_FORWARDING_BEHAVIOR_T_ENUM_COUNT] = {
    { "BRIDGE", 0 },
    { "SINGLE_XCONNECT", 1 },
};

/* enum FP_CLASS_ID_SEL_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_class_id_sel_t_enum[BCM56990_A0_LRD_FP_CLASS_ID_SEL_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PORT", 1 },
    { "ALPM_COMPRESSION_SRC", 2 },
    { "L3_IIF", 3 },
    { "VFP_HI", 4 },
    { "VFP_LO", 5 },
    { "L2_SRC", 6 },
    { "L2_DST", 7 },
    { "L3_SRC", 8 },
    { "L3_DST", 9 },
    { "VLAN", 10 },
    { "VRF", 11 },
    { "ALPM_COMPRESSION_DST", 12 },
    { "EM", 13 },
    { "IFP", 15 },
};

/* enum FP_EGR_ENTRY_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_entry_state_t_enum[BCM56990_A0_LRD_FP_EGR_ENTRY_STATE_T_ENUM_COUNT] = {
    { "SUCCESS", 0 },
    { "GRP_TEMPLATE_NOT_EXISTS", 1 },
    { "RULE_TEMPLATE_NOT_EXISTS", 2 },
    { "POLICY_TEMPLATE_NOT_EXISTS", 3 },
    { "RULE_QSET_NOT_IN_GRP", 4 },
    { "RULE_QSET_WIDTH_EXCEEDS", 5 },
    { "METER_TEMPLATE_NOT_EXISTS", 6 },
    { "COUNTER_TEMPLATE_NOT_EXISTS", 7 },
    { "BCMFP_ENTRY_METER_PIPE_ID_MISMATCH", 11 },
    { "GROUP_TEMPLATE_NOT_OPERATIONAL", 19 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_POLICY", 20 },
    { "GROUP_QSET_DOESNT_FIT", 28 },
    { "GROUP_CTR_PROFILES_MISSING", 43 },
    { "SHARED_GROUP_AUTOEXPAND_FLAG_MISMATCH", 44 },
};

/* enum FP_EGR_GRP_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_grp_mode_t_enum[BCM56990_A0_LRD_FP_EGR_GRP_MODE_T_ENUM_COUNT] = {
    { "L2_SINGLE_WIDE", 0 },
    { "L3_SINGLE_WIDE", 1 },
    { "L3_DOUBLE_WIDE", 2 },
    { "L3_ANY_SINGLE_WIDE", 3 },
    { "L3_ANY_DOUBLE_WIDE", 4 },
    { "L3_ALT_DOUBLE_WIDE", 5 },
};

/* enum FP_EGR_PORT_PKT_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_port_pkt_type_t_enum[BCM56990_A0_LRD_FP_EGR_PORT_PKT_TYPE_T_ENUM_COUNT] = {
    { "PORT_ANY_PACKET_ANY", 0 },
    { "PORT_ANY_PACKET_IPV4", 1 },
    { "PORT_ANY_PACKET_IPV6", 2 },
    { "PORT_ANY_PACKET_IP", 3 },
    { "PORT_ANY_PACKET_NONIP", 4 },
    { "PORT_HIGIG_PACKET_ANY", 5 },
    { "PORT_FRONT_PACKET_ANY", 6 },
    { "PORT_LOOPBACK_PACKET_ANY", 7 },
};

/* enum FP_EGR_QUAL_COLOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_qual_color_t_enum[BCM56990_A0_LRD_FP_EGR_QUAL_COLOR_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "GREEN", 1 },
    { "YELLOW", 2 },
    { "RED", 3 },
};

/* enum FP_EGR_QUAL_FWD_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_qual_fwd_type_t_enum[BCM56990_A0_LRD_FP_EGR_QUAL_FWD_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L3", 2 },
    { "L2_INDEPENDENT", 4 },
    { "INVALID", 23 },
};

/* enum FP_EGR_QUAL_IFP_CLASS_ID_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_qual_ifp_class_id_type_t_enum[BCM56990_A0_LRD_FP_EGR_QUAL_IFP_CLASS_ID_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "PORT_SYSTEM", 1 },
    { "SVP", 2 },
    { "L3_IIF", 3 },
    { "FP_VLAN_CLASS_1", 4 },
    { "FP_VLAN_CLASS_0", 5 },
    { "L2_SRC", 6 },
    { "L2_DST", 7 },
    { "L3_SRC", 8 },
    { "L3_DST", 9 },
    { "VLAN", 10 },
    { "VRF", 11 },
    { "FP_ING", 15 },
    { "INVALID", 16 },
};

/* enum FP_EGR_QUAL_IP_FRAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_qual_ip_frag_t_enum[BCM56990_A0_LRD_FP_EGR_QUAL_IP_FRAG_T_ENUM_COUNT] = {
    { "NON_OR_ANY", 0 },
    { "NON", 1 },
    { "FIRST", 2 },
    { "NON_OR_FIRST", 3 },
    { "NOT_FIRST", 4 },
    { "ANY", 5 },
};

/* enum FP_EGR_QUAL_IP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_qual_ip_type_t_enum[BCM56990_A0_LRD_FP_EGR_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPL", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
};

/* enum FP_EGR_QUAL_L2_FORMAT_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_egr_qual_l2_format_t_enum[BCM56990_A0_LRD_FP_EGR_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
};

/* enum FP_EM_ACTION_COLOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_action_color_t_enum[BCM56990_A0_LRD_FP_EM_ACTION_COLOR_T_ENUM_COUNT] = {
    { "NO_OP", 0 },
    { "GREEN", 1 },
    { "YELLOW", 2 },
    { "RED", 3 },
};

/* enum FP_EM_ACTION_HIGIG_CLASS_ID_SELECT_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_action_higig_class_id_select_t_enum[BCM56990_A0_LRD_FP_EM_ACTION_HIGIG_CLASS_ID_SELECT_T_ENUM_COUNT] = {
    { "NO_ASSIGNED", 0 },
    { "ING_CLASS_ID", 1 },
    { "USE_PORT", 4 },
};

/* enum FP_EM_ENTRY_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_entry_state_t_enum[BCM56990_A0_LRD_FP_EM_ENTRY_STATE_T_ENUM_COUNT] = {
    { "SUCCESS", 0 },
    { "GRP_TEMPLATE_NOT_EXISTS", 1 },
    { "RULE_TEMPLATE_NOT_EXISTS", 2 },
    { "POLICY_TEMPLATE_NOT_EXISTS", 3 },
    { "RULE_QSET_NOT_IN_GRP", 4 },
    { "RULE_QSET_WIDTH_EXCEEDS", 5 },
    { "METER_TEMPLATE_NOT_EXISTS", 6 },
    { "PDD_TEMPLATE_NOT_EXISTS", 8 },
    { "GRP_MASKED_BY_ANOTHER", 9 },
    { "PRESEL_ENTRY_NOT_EXISTS", 10 },
    { "BCMFP_ENTRY_METER_PIPE_ID_MISMATCH", 11 },
    { "DEFAULT_PDD_TEMPLATE_NOT_EXISTS", 14 },
    { "DEFAULT_POLICY_TEMPLATE_NOT_EXISTS", 15 },
    { "POLICY_EXISTS_PDD_NOT_EXISTS", 16 },
    { "DEFAULT_POLICY_EXISTS_DEFAULT_PDD_NOT_EXISTS", 17 },
    { "GROUP_TEMPLATE_NOT_OPERATIONAL", 19 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_POLICY", 20 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_DEFAULT_POLICY", 21 },
    { "POLICY_ASET_NOT_IN_PDD", 22 },
    { "DEFAULT_POLICY_ASET_NOT_IN_DEFAULT_PDD", 23 },
    { "GROUP_ASET_DOESNT_FIT", 27 },
    { "GROUP_QSET_DOESNT_FIT", 28 },
    { "GROUP_DEFAULT_ASET_DOESNT_FIT", 29 },
};

/* enum FP_EM_GRP_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_grp_mode_t_enum[BCM56990_A0_LRD_FP_EM_GRP_MODE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "SINGLE", 1 },
    { "DBLINTER", 3 },
};

/* enum FP_EM_PRESEL_QUAL_FWD_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_presel_qual_fwd_type_t_enum[BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_FWD_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L3_DIRECT", 7 },
    { "MPLS", 12 },
    { "UNKNOWN", 22 },
};

/* enum FP_EM_PRESEL_QUAL_ING_STP_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_presel_qual_ing_stp_state_t_enum[BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "DISABLE", 1 },
    { "BLOCK", 2 },
    { "LEARN", 4 },
    { "FORWARD", 5 },
    { "LEARN_FORWARD", 6 },
    { "LEARN_DISABLE", 7 },
    { "FORWARD_BLOCK", 8 },
    { "DISABLE_BLOCK", 9 },
};

/* enum FP_EM_PRESEL_QUAL_IP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_presel_qual_ip_type_t_enum[BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
};

/* enum FP_EM_PRESEL_QUAL_LOOPBACK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_presel_qual_loopback_type_t_enum[BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "ANY", 1 },
};

/* enum FP_EM_PRESEL_QUAL_TNL_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_presel_qual_tnl_type_t_enum[BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "VXLAN", 7 },
    { "SRV6", 8 },
    { "NONE", 9 },
};

/* enum FP_EM_PRESEL_QUAL_VXLT_LOOKUP_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_presel_qual_vxlt_lookup_t_enum[BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_VXLT_LOOKUP_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NO_HIT", 1 },
    { "FIRST_LOOKUP_HIT", 2 },
    { "SECOND_LOOKUP_HIT", 3 },
    { "ANY_LOOKUP_HIT", 4 },
};

/* enum FP_EM_QUAL_FWD_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_fwd_type_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_FWD_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L3_DIRECT", 7 },
    { "MPLS", 12 },
    { "UNKNOWN", 22 },
};

/* enum FP_EM_QUAL_ING_STP_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_ing_stp_state_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "DISABLE", 1 },
    { "BLOCK", 2 },
    { "LEARN", 4 },
    { "FORWARD", 5 },
};

/* enum FP_EM_QUAL_INNER_TPID_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_inner_tpid_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_INNER_TPID_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "TPID_8100", 1 },
    { "TPID_9100", 2 },
    { "TPID_88A8", 3 },
    { "TPID_OTHER", 4 },
};

/* enum FP_EM_QUAL_IP_FRAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_ip_frag_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_IP_FRAG_T_ENUM_COUNT] = {
    { "NON_OR_ANY", 0 },
    { "NON", 1 },
    { "FIRST", 2 },
    { "NON_OR_FIRST", 3 },
    { "NOT_FIRST", 4 },
    { "ANY", 5 },
};

/* enum FP_EM_QUAL_IP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_ip_type_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
};

/* enum FP_EM_QUAL_L2_FORMAT_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_l2_format_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
};

/* enum FP_EM_QUAL_LOOPBACK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_loopback_type_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "ANY", 1 },
};

/* enum FP_EM_QUAL_MPLS_FWD_LABEL_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_mpls_fwd_label_action_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_MPLS_FWD_LABEL_ACTION_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PHP", 1 },
    { "SWAP", 2 },
    { "POP", 3 },
    { "POP_USE_L3_VPN", 5 },
};

/* enum FP_EM_QUAL_OUTER_TPID_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_outer_tpid_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_OUTER_TPID_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "TPID_8100", 1 },
    { "TPID_9100", 2 },
    { "TPID_88A8", 3 },
    { "TPID_OTHER", 4 },
};

/* enum FP_EM_QUAL_TNL_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_em_qual_tnl_type_t_enum[BCM56990_A0_LRD_FP_EM_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "VXLAN", 7 },
    { "SRV6", 8 },
    { "NONE", 9 },
};

/* enum FP_ING_ACTION_CLASS_ID_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_action_class_id_type_t_enum[BCM56990_A0_LRD_FP_ING_ACTION_CLASS_ID_TYPE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PORT_SYSTEM", 1 },
    { "COMPRESSION_ID_A", 2 },
    { "L3_IIF", 3 },
    { "FP_VLAN_CLASS_1", 4 },
    { "FP_VLAN_CLASS_0", 5 },
    { "L2_SRC", 6 },
    { "L2_DST", 7 },
    { "L3_SRC", 8 },
    { "L3_DST", 9 },
    { "VLAN", 10 },
    { "VRF", 11 },
    { "COMPRESSION_ID_B", 12 },
    { "EM_CLASS_ID", 13 },
    { "FP_ING", 15 },
};

/* enum FP_ING_ACTION_COLOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_action_color_t_enum[BCM56990_A0_LRD_FP_ING_ACTION_COLOR_T_ENUM_COUNT] = {
    { "NO_OP", 0 },
    { "GREEN", 1 },
    { "YELLOW", 2 },
    { "RED", 3 },
};

/* enum FP_ING_ACTION_HIGIG_CLASS_ID_SELECT_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_action_higig_class_id_select_t_enum[BCM56990_A0_LRD_FP_ING_ACTION_HIGIG_CLASS_ID_SELECT_T_ENUM_COUNT] = {
    { "NO_ASSIGNED", 0 },
    { "ING_CLASS_ID", 1 },
    { "USE_PORT", 4 },
};

/* enum FP_ING_ENTRY_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_entry_state_t_enum[BCM56990_A0_LRD_FP_ING_ENTRY_STATE_T_ENUM_COUNT] = {
    { "SUCCESS", 0 },
    { "GRP_TEMPLATE_NOT_EXISTS", 1 },
    { "RULE_TEMPLATE_NOT_EXISTS", 2 },
    { "POLICY_TEMPLATE_NOT_EXISTS", 3 },
    { "RULE_QSET_NOT_IN_GRP", 4 },
    { "RULE_QSET_WIDTH_EXCEEDS", 5 },
    { "METER_TEMPLATE_NOT_EXISTS", 6 },
    { "COUNTER_TEMPLATE_NOT_EXISTS", 7 },
    { "PDD_TEMPLATE_NOT_EXISTS", 8 },
    { "GRP_MASKED_BY_ANOTHER", 9 },
    { "PRESEL_ENTRY_NOT_EXISTS", 10 },
    { "BCMFP_ENTRY_METER_PIPE_ID_MISMATCH", 11 },
    { "SBR_TEMPLATE_NOT_EXISTS", 12 },
    { "PRESEL_GROUP_NOT_EXISTS", 13 },
    { "DEFAULT_PDD_TEMPLATE_NOT_EXISTS", 14 },
    { "DEFAULT_POLICY_TEMPLATE_NOT_EXISTS", 15 },
    { "POLICY_EXISTS_PDD_NOT_EXISTS", 16 },
    { "DEFAULT_POLICY_EXISTS_DEFAULT_PDD_NOT_EXISTS", 17 },
    { "GROUP_TEMPLATE_NOT_OPERATIONAL", 19 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_POLICY", 20 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_DEFAULT_POLICY", 21 },
    { "PRESEL_ENTRY_QSET_NOT_IN_PRESEL_GROUP", 22 },
    { "POLICY_ASET_NOT_IN_PDD", 23 },
    { "DEFAULT_POLICY_ASET_NOT_IN_DEFAULT_PDD", 24 },
    { "PRESEL_ENTRY_QSET_WIDTH_EXCEEDS", 25 },
    { "PRESEL_ENTRIES_EXISTS_PRESEL_GROUP_NOT_EXISTS", 26 },
    { "GROUP_QSET_DOESNT_FIT", 28 },
    { "NON_LPM_COMPRESS_MASK_IN_RULE", 35 },
    { "COMPRESSION_OFF_IN_GROUP_ON_IN_RULE", 36 },
    { "COMPRESS_KEYS_NOT_MATCHED_IN_RULE", 37 },
    { "PARTIAL_COMPRESS_QUAL_BITMAP_IN_GROUP", 38 },
    { "GROUP_MULTIMODE_CHECK_FAILED", 42 },
    { "SHARED_GROUP_AUTOEXPAND_FLAG_MISMATCH", 44 },
};

/* enum FP_ING_GRP_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_grp_mode_t_enum[BCM56990_A0_LRD_FP_ING_GRP_MODE_T_ENUM_COUNT] = {
    { "SINGLE", 1 },
    { "DBLINTRA", 2 },
    { "DBLINTER", 3 },
    { "TRIPLE", 4 },
};

/* enum FP_ING_GRP_SLICE_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_grp_slice_type_t_enum[BCM56990_A0_LRD_FP_ING_GRP_SLICE_TYPE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "SMALL", 1 },
    { "LARGE", 2 },
};

/* enum FP_ING_GRP_STATUS_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_grp_status_t_enum[BCM56990_A0_LRD_FP_ING_GRP_STATUS_T_ENUM_COUNT] = {
    { "SUCCESS", 0 },
    { "FP_ING_GRP_STATUS_QUALIFIERS_OFFSETS_CHANGE", 1 },
    { "FP_ING_GRP_STATUS_ACTION_OFFSETS_CHANGE", 2 },
};

/* enum FP_ING_PRESEL_QUAL_FWD_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_presel_qual_fwd_type_t_enum[BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_FWD_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L3_DIRECT", 7 },
    { "MPLS", 12 },
    { "UNKNOWN", 22 },
};

/* enum FP_ING_PRESEL_QUAL_ING_STP_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_presel_qual_ing_stp_state_t_enum[BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "DISABLE", 1 },
    { "BLOCK", 2 },
    { "LEARN", 4 },
    { "FORWARD", 5 },
    { "LEARN_FORWARD", 6 },
    { "LEARN_DISABLE", 7 },
    { "FORWARD_BLOCK", 8 },
    { "DISABLE_BLOCK", 9 },
};

/* enum FP_ING_PRESEL_QUAL_IP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_presel_qual_ip_type_t_enum[BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
};

/* enum FP_ING_PRESEL_QUAL_LOOPBACK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_presel_qual_loopback_type_t_enum[BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "ANY", 1 },
};

/* enum FP_ING_PRESEL_QUAL_TNL_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_presel_qual_tnl_type_t_enum[BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "VXLAN", 7 },
    { "SRV6", 8 },
    { "NONE", 9 },
};

/* enum FP_ING_PRESEL_QUAL_VXLT_LOOKUP_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_presel_qual_vxlt_lookup_t_enum[BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_VXLT_LOOKUP_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NO_HIT", 1 },
    { "FIRST_LOOKUP_HIT", 2 },
    { "SECOND_LOOKUP_HIT", 3 },
    { "ANY_LOOKUP_HIT", 4 },
};

/* enum FP_ING_QUAL_COLOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_color_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_COLOR_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "GREEN", 1 },
    { "YELLOW", 2 },
    { "RED", 3 },
};

/* enum FP_ING_QUAL_FWD_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_fwd_type_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_FWD_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L3_DIRECT", 7 },
    { "MPLS", 12 },
    { "UNKNOWN", 22 },
};

/* enum FP_ING_QUAL_ING_STP_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_ing_stp_state_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "DISABLE", 1 },
    { "BLOCK", 2 },
    { "LEARN", 4 },
    { "FORWARD", 5 },
    { "LEARN_FORWARD", 6 },
    { "LEARN_DISABLE", 7 },
    { "FORWARD_BLOCK", 8 },
    { "DISABLE_BLOCK", 9 },
};

/* enum FP_ING_QUAL_INNER_TPID_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_inner_tpid_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_INNER_TPID_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "TPID_8100", 1 },
    { "TPID_9100", 2 },
    { "TPID_88A8", 3 },
    { "TPID_OTHER", 4 },
};

/* enum FP_ING_QUAL_IP_FRAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_ip_frag_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_IP_FRAG_T_ENUM_COUNT] = {
    { "NON_OR_ANY", 0 },
    { "NON", 1 },
    { "FIRST", 2 },
    { "NON_OR_FIRST", 3 },
    { "NOT_FIRST", 4 },
    { "ANY", 5 },
};

/* enum FP_ING_QUAL_IP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_ip_type_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
};

/* enum FP_ING_QUAL_L2_FORMAT_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_l2_format_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
    { "OTHER", 8 },
};

/* enum FP_ING_QUAL_LOOPBACK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_loopback_type_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "ANY", 1 },
};

/* enum FP_ING_QUAL_MPLS_FWD_LABEL_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_mpls_fwd_label_action_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_MPLS_FWD_LABEL_ACTION_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PHP", 1 },
    { "SWAP", 2 },
    { "POP", 3 },
    { "POP_USE_L2_VPN", 4 },
    { "POP_USE_L3_VPN", 5 },
};

/* enum FP_ING_QUAL_OUTER_TPID_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_outer_tpid_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_OUTER_TPID_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "TPID_8100", 1 },
    { "TPID_9100", 2 },
    { "TPID_88A8", 3 },
    { "TPID_OTHER", 4 },
};

/* enum FP_ING_QUAL_TNL_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_ing_qual_tnl_type_t_enum[BCM56990_A0_LRD_FP_ING_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "VXLAN", 7 },
    { "SRV6", 8 },
    { "NONE", 9 },
};

/* enum FP_LOOPBACK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_loopback_type_t_enum[BCM56990_A0_LRD_FP_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "TUNNEL", 1 },
    { "TRILL_NETWORK", 2 },
    { "TRILL_ACCESS", 3 },
    { "TRILL_MASQUERADE", 4 },
};

/* enum FP_SRC_CLASS_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_src_class_mode_t_enum[BCM56990_A0_LRD_FP_SRC_CLASS_MODE_T_ENUM_COUNT] = {
    { "LEGACY", 0 },
    { "SDN", 1 },
    { "BALANCED", 2 },
    { "OVERLAY", 3 },
};

/* enum FP_VLAN_ACTION_COLOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_action_color_t_enum[BCM56990_A0_LRD_FP_VLAN_ACTION_COLOR_T_ENUM_COUNT] = {
    { "NO_OP", 0 },
    { "GREEN", 1 },
    { "YELLOW", 2 },
    { "RED", 3 },
};

/* enum FP_VLAN_ACTION_TNL_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_action_tnl_type_t_enum[BCM56990_A0_LRD_FP_VLAN_ACTION_TNL_TYPE_T_ENUM_COUNT] = {
    { "IP6TOIP4", 0 },
    { "ISATAP", 1 },
    { "IP6TOIP4SECURE", 2 },
};

/* enum FP_VLAN_ENTRY_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_entry_state_t_enum[BCM56990_A0_LRD_FP_VLAN_ENTRY_STATE_T_ENUM_COUNT] = {
    { "SUCCESS", 0 },
    { "GRP_TEMPLATE_NOT_EXISTS", 1 },
    { "RULE_TEMPLATE_NOT_EXISTS", 2 },
    { "POLICY_TEMPLATE_NOT_EXISTS", 3 },
    { "RULE_QSET_NOT_IN_GRP", 4 },
    { "RULE_QSET_WIDTH_EXCEEDS", 5 },
    { "GROUP_TEMPLATE_NOT_OPERATIONAL", 19 },
    { "CONFLICTING_ACTIONS_PRESENT_IN_POLICY", 20 },
    { "GROUP_QSET_DOESNT_FIT", 28 },
    { "SHARED_GROUP_AUTOEXPAND_FLAG_MISMATCH", 44 },
};

/* enum FP_VLAN_GRP_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_grp_mode_t_enum[BCM56990_A0_LRD_FP_VLAN_GRP_MODE_T_ENUM_COUNT] = {
    { "SINGLE", 1 },
    { "DBLINTRA", 2 },
    { "DBLINTER", 3 },
    { "QUAD", 5 },
};

/* enum FP_VLAN_PRIORITY_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_priority_t_enum[BCM56990_A0_LRD_FP_VLAN_PRIORITY_T_ENUM_COUNT] = {
    { "PRIORITY_STRENGTH_HIGHEST", 0 },
    { "PRIORITY_STRENGTH_HIGH", 1 },
    { "PRIORITY_STRENGTH_LOW", 2 },
};

/* enum FP_VLAN_QUAL_IP_FRAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_qual_ip_frag_t_enum[BCM56990_A0_LRD_FP_VLAN_QUAL_IP_FRAG_T_ENUM_COUNT] = {
    { "NON_OR_ANY", 0 },
    { "NON", 1 },
    { "FIRST", 2 },
    { "NON_OR_FIRST", 3 },
    { "NOT_FIRST", 4 },
    { "ANY", 5 },
};

/* enum FP_VLAN_QUAL_IP_PROTO_COMMON_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_qual_ip_proto_common_t_enum[BCM56990_A0_LRD_FP_VLAN_QUAL_IP_PROTO_COMMON_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "TCP", 1 },
    { "UDP", 2 },
    { "IGMP", 3 },
    { "ICMP", 4 },
    { "IP6_ICMP", 5 },
    { "IP6_HOP_BY_HOP", 6 },
    { "IP_IN_IP", 7 },
    { "TCP_UDP", 8 },
    { "UNKNOWN", 9 },
};

/* enum FP_VLAN_QUAL_IP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_qual_ip_type_t_enum[BCM56990_A0_LRD_FP_VLAN_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
};

/* enum FP_VLAN_QUAL_L2_FORMAT_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_qual_l2_format_t_enum[BCM56990_A0_LRD_FP_VLAN_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
};

/* enum FP_VLAN_QUAL_OUTER_TPID_T */
static const shr_enum_map_t bcm56990_a0_lrd_fp_vlan_qual_outer_tpid_t_enum[BCM56990_A0_LRD_FP_VLAN_QUAL_OUTER_TPID_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "TPID_8100", 1 },
    { "TPID_9100", 2 },
    { "TPID_88A8", 3 },
    { "TPID_OTHER", 4 },
};

/* enum IGMP_MLD_FWD_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_igmp_mld_fwd_action_t_enum[BCM56990_A0_LRD_IGMP_MLD_FWD_ACTION_T_ENUM_COUNT] = {
    { "FORWARD", 0 },
    { "DROP", 1 },
    { "FLOOD", 2 },
};

/* enum INBAND_TELEMETRY_METADATA_FIELD_T */
static const shr_enum_map_t bcm56990_a0_lrd_inband_telemetry_metadata_field_t_enum[BCM56990_A0_LRD_INBAND_TELEMETRY_METADATA_FIELD_T_ENUM_COUNT] = {
    { "PAD_ONES", 0 },
    { "PAD_ZEROS", 1 },
    { "OPAQUE_DATA_2", 2 },
    { "OPAQUE_DATA_1", 3 },
    { "OPAQUE_DATA_0", 4 },
    { "SWITCH_ID", 5 },
    { "TRANSIT_DELAY_SUBSECONDS", 6 },
    { "TM_STAT_1", 7 },
    { "TM_STAT_0", 8 },
    { "ING_TIMESTAMP_SUB_SECONDS", 9 },
    { "EGR_TIMESTAMP_SUB_SECONDS", 10 },
    { "ING_TIMESTAMP_SECONDS_LO", 11 },
    { "EGR_TIMESTAMP_SECONDS_LO", 12 },
    { "ING_TIMESTAMP_SECONDS_HI", 13 },
    { "EGR_TIMESTAMP_SECONDS_HI", 14 },
    { "TRANSIT_DELAY_SECONDS", 15 },
    { "L3_EIF", 16 },
    { "L3_IIF", 17 },
    { "ING_PORT", 18 },
    { "EGR_PORT", 19 },
    { "CONGESTION", 20 },
    { "QUEUE_ID", 21 },
    { "METADATA_PROFILE_ID", 22 },
    { "CUT_THROUGH", 23 },
};

/* enum INBAND_TELEMETRY_METADATA_INSERT_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_inband_telemetry_metadata_insert_mode_t_enum[BCM56990_A0_LRD_INBAND_TELEMETRY_METADATA_INSERT_MODE_T_ENUM_COUNT] = {
    { "INSERT_NONE", 0 },
    { "INSERT_METADATA_ONLY", 3 },
};

/* enum INBAND_TELEMETRY_O_BIT_UPDATE_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_inband_telemetry_o_bit_update_mode_t_enum[BCM56990_A0_LRD_INBAND_TELEMETRY_O_BIT_UPDATE_MODE_T_ENUM_COUNT] = {
    { "SKIP_UPDATE", 0 },
    { "SET_IF_OVERFLOW", 2 },
};

/* enum INBAND_TELEMETRY_RESIDENCE_TIME_FORMAT_T */
static const shr_enum_map_t bcm56990_a0_lrd_inband_telemetry_residence_time_format_t_enum[BCM56990_A0_LRD_INBAND_TELEMETRY_RESIDENCE_TIME_FORMAT_T_ENUM_COUNT] = {
    { "FMT_48_BITS", 0 },
    { "FMT_32_BITS", 1 },
};

/* enum INBAND_TELEMETRY_TIMESTAMP_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_inband_telemetry_timestamp_mode_t_enum[BCM56990_A0_LRD_INBAND_TELEMETRY_TIMESTAMP_MODE_T_ENUM_COUNT] = {
    { "PTP", 0 },
    { "NTP", 1 },
};

/* enum INBAND_TELEMETRY_USAGE_CELL_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_inband_telemetry_usage_cell_mode_t_enum[BCM56990_A0_LRD_INBAND_TELEMETRY_USAGE_CELL_MODE_T_ENUM_COUNT] = {
    { "QUEUE_BASED", 0 },
    { "PORT_BASED", 1 },
};

/* enum INBAND_TELEMETRY_VECTOR_MATCH_MISS_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_inband_telemetry_vector_match_miss_action_t_enum[BCM56990_A0_LRD_INBAND_TELEMETRY_VECTOR_MATCH_MISS_ACTION_T_ENUM_COUNT] = {
    { "DROP", 0 },
    { "FORWARD", 1 },
};

/* enum INT_MMU_REQ_T */
static const shr_enum_map_t bcm56990_a0_lrd_int_mmu_req_t_enum[BCM56990_A0_LRD_INT_MMU_REQ_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "BUS_USAGE", 1 },
    { "WATER_MARK", 2 },
    { "BUFFER_AVAILABLE", 3 },
    { "MIN_BUFFER_AVAILABLE", 4 },
};

/* enum IOAM_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ioam_type_t_enum[BCM56990_A0_LRD_IOAM_TYPE_T_ENUM_COUNT] = {
    { "INCREMENTAL_TRACE", 1 },
};

/* enum IPV4_IN_IPV4_DF_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ipv4_in_ipv4_df_mode_t_enum[BCM56990_A0_LRD_IPV4_IN_IPV4_DF_MODE_T_ENUM_COUNT] = {
    { "CLEAR", 0 },
    { "SET", 1 },
    { "USE_INNER_DF", 2 },
};

/* enum IPV4_MC_FLOOD_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ipv4_mc_flood_mode_t_enum[BCM56990_A0_LRD_IPV4_MC_FLOOD_MODE_T_ENUM_COUNT] = {
    { "FLOOD_ALL", 0 },
    { "FLOOD_UMC", 1 },
    { "FLOOD_NONE", 2 },
};

/* enum IPV6_FLOW_LABEL_SELECT_T */
static const shr_enum_map_t bcm56990_a0_lrd_ipv6_flow_label_select_t_enum[BCM56990_A0_LRD_IPV6_FLOW_LABEL_SELECT_T_ENUM_COUNT] = {
    { "FLOW_LABEL", 0 },
    { "HASH_ENTROPY", 1 },
};

/* enum IPV6_IN_IPV4_DF_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ipv6_in_ipv4_df_mode_t_enum[BCM56990_A0_LRD_IPV6_IN_IPV4_DF_MODE_T_ENUM_COUNT] = {
    { "CLEAR", 0 },
    { "SET", 1 },
};

/* enum IPV6_MC_FLOOD_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ipv6_mc_flood_mode_t_enum[BCM56990_A0_LRD_IPV6_MC_FLOOD_MODE_T_ENUM_COUNT] = {
    { "FLOOD_ALL", 0 },
    { "FLOOD_UMC", 1 },
    { "FLOOD_NONE", 2 },
};

/* enum L2_DEST_T */
static const shr_enum_map_t bcm56990_a0_lrd_l2_dest_t_enum[BCM56990_A0_LRD_L2_DEST_T_ENUM_COUNT] = {
    { "PORT", 0 },
    { "L2_MC_GRP", 1 },
    { "TRUNK", 2 },
};

/* enum L2_LEARN_SRC_T */
static const shr_enum_map_t bcm56990_a0_lrd_l2_learn_src_t_enum[BCM56990_A0_LRD_L2_LEARN_SRC_T_ENUM_COUNT] = {
    { "PORT", 0 },
    { "TRUNK", 1 },
};

/* enum L2_MC_FLOOD_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_l2_mc_flood_mode_t_enum[BCM56990_A0_LRD_L2_MC_FLOOD_MODE_T_ENUM_COUNT] = {
    { "FLOOD_ALL", 0 },
    { "FLOOD_UMC", 1 },
    { "FLOOD_NONE", 2 },
};

/* enum L3_TNL_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_l3_tnl_type_t_enum[BCM56990_A0_LRD_L3_TNL_TYPE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "IPV4", 1 },
    { "IPV6", 2 },
    { "MPLS", 3 },
};

/* enum LB_HASH_ALGORITHM_T */
static const shr_enum_map_t bcm56990_a0_lrd_lb_hash_algorithm_t_enum[BCM56990_A0_LRD_LB_HASH_ALGORITHM_T_ENUM_COUNT] = {
    { "RESERVED", 0 },
    { "VERSATILE_HASH_0", 1 },
    { "VERSATILE_HASH_1", 2 },
    { "CRC16_BISYNC", 3 },
    { "CRC16_BISYNC_AND_XOR1", 4 },
    { "CRC16_BISYNC_AND_XOR2", 5 },
    { "CRC16_BISYNC_AND_XOR4", 6 },
    { "CRC16_BISYNC_AND_XOR8", 7 },
    { "XOR16", 8 },
    { "CRC16_CCITT", 9 },
    { "CRC32_LO", 10 },
    { "CRC32_HI", 11 },
    { "CRC32_ETH_LO", 12 },
    { "CRC32_ETH_HI", 13 },
    { "CRC32_KOOPMAN_LO", 14 },
    { "CRC32_KOOPMAN_HI", 15 },
};

/* enum LB_HASH_FLEX_FIELDS_SELECT_T */
static const shr_enum_map_t bcm56990_a0_lrd_lb_hash_flex_fields_select_t_enum[BCM56990_A0_LRD_LB_HASH_FLEX_FIELDS_SELECT_T_ENUM_COUNT] = {
    { "L4_DATA", 0 },
    { "UDF", 1 },
};

/* enum LB_HASH_IPSEC_SELECT_T */
static const shr_enum_map_t bcm56990_a0_lrd_lb_hash_ipsec_select_t_enum[BCM56990_A0_LRD_LB_HASH_IPSEC_SELECT_T_ENUM_COUNT] = {
    { "USE_L4_PORT", 0 },
    { "USE_SPI", 2 },
};

/* enum LB_HASH_IPV6_COLLAPSE_T */
static const shr_enum_map_t bcm56990_a0_lrd_lb_hash_ipv6_collapse_t_enum[BCM56990_A0_LRD_LB_HASH_IPV6_COLLAPSE_T_ENUM_COUNT] = {
    { "FOLD_AND_XOR", 0 },
    { "USE_LSB", 1 },
};

/* enum LB_HASH_SUBSET_SELECT_T */
static const shr_enum_map_t bcm56990_a0_lrd_lb_hash_subset_select_t_enum[BCM56990_A0_LRD_LB_HASH_SUBSET_SELECT_T_ENUM_COUNT] = {
    { "USE_0_0", 0 },
    { "USE_1_0", 1 },
    { "USE_PORT_LBN", 2 },
    { "USE_DEST_PORT", 3 },
    { "USE_0_1", 6 },
    { "USE_1_1", 7 },
};

/* enum LB_HASH_TUNNEL_PAYLOAD_T */
static const shr_enum_map_t bcm56990_a0_lrd_lb_hash_tunnel_payload_t_enum[BCM56990_A0_LRD_LB_HASH_TUNNEL_PAYLOAD_T_ENUM_COUNT] = {
    { "INNER_L2", 0 },
    { "INNER_L3", 1 },
};

/* enum LDH_COUNT_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ldh_count_mode_t_enum[BCM56990_A0_LRD_LDH_COUNT_MODE_T_ENUM_COUNT] = {
    { "COUNT_ALL", 0 },
    { "CUT_THROUGH", 1 },
    { "STORE_AND_FORWARD", 2 },
    { "INVALID", 3 },
};

/* enum LFID_T */
static const shr_enum_map_t bcm56990_a0_lrd_lfid_t_enum[BCM56990_A0_LRD_LFID_T_ENUM_COUNT] = {
    { "INVALID_FIELD", -1 },
    { "ABILITY_TYPE", 0 },
    { "ACTION", 1 },
    { "ACTION_ADD_INNER_TAG", 2 },
    { "ACTION_ADD_OUTER_TAG", 3 },
    { "ACTION_ARP_RARP_TERMINATION", 4 },
    { "ACTION_BFD_ENABLE", 5 },
    { "ACTION_CHANGE_LOOPBACK_SRC_PORT", 6 },
    { "ACTION_CHANGE_PKT_L2_FIELDS", 7 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL", 8 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_OFFSET", 9 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_ORDER", 10 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_WIDTH", 11 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_OFFSET", 12 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_ORDER", 13 },
    { "ACTION_CHANGE_PKT_L2_FIELDS_WIDTH", 14 },
    { "ACTION_COPY_TO_CPU", 15 },
    { "ACTION_COPY_TO_CPU_CANCEL", 16 },
    { "ACTION_CTR_ENABLE", 17 },
    { "ACTION_CTR_ENABLE_OFFSET", 18 },
    { "ACTION_CTR_ENABLE_ORDER", 19 },
    { "ACTION_CTR_ENABLE_WIDTH", 20 },
    { "ACTION_DCN_DISABLE", 21 },
    { "ACTION_DCN_DISABLE_OFFSET", 22 },
    { "ACTION_DCN_DISABLE_ORDER", 23 },
    { "ACTION_DCN_DISABLE_WIDTH", 24 },
    { "ACTION_DCN_ENABLE", 25 },
    { "ACTION_DCN_ENABLE_OFFSET", 26 },
    { "ACTION_DCN_ENABLE_ORDER", 27 },
    { "ACTION_DCN_ENABLE_WIDTH", 28 },
    { "ACTION_DELAYED_DROP_ENABLE", 29 },
    { "ACTION_DELAYED_DROP_ENABLE_OFFSET", 30 },
    { "ACTION_DELAYED_DROP_ENABLE_ORDER", 31 },
    { "ACTION_DELAYED_DROP_ENABLE_WIDTH", 32 },
    { "ACTION_DELAYED_REDIRECT_ENABLE", 33 },
    { "ACTION_DELAYED_REDIRECT_ENABLE_OFFSET", 34 },
    { "ACTION_DELAYED_REDIRECT_ENABLE_ORDER", 35 },
    { "ACTION_DELAYED_REDIRECT_ENABLE_WIDTH", 36 },
    { "ACTION_DELAYED_REDIRECT_PORT", 37 },
    { "ACTION_DELAYED_REDIRECT_PORT_OFFSET", 38 },
    { "ACTION_DELAYED_REDIRECT_PORT_ORDER", 39 },
    { "ACTION_DELAYED_REDIRECT_PORT_WIDTH", 40 },
    { "ACTION_DELETE_INNER_TAG", 41 },
    { "ACTION_DGM", 42 },
    { "ACTION_DGM_BIAS", 43 },
    { "ACTION_DGM_BIAS_OFFSET", 44 },
    { "ACTION_DGM_BIAS_ORDER", 45 },
    { "ACTION_DGM_BIAS_WIDTH", 46 },
    { "ACTION_DGM_COST", 47 },
    { "ACTION_DGM_COST_OFFSET", 48 },
    { "ACTION_DGM_COST_ORDER", 49 },
    { "ACTION_DGM_COST_WIDTH", 50 },
    { "ACTION_DGM_OFFSET", 51 },
    { "ACTION_DGM_ORDER", 52 },
    { "ACTION_DGM_THRESHOLD", 53 },
    { "ACTION_DGM_THRESHOLD_OFFSET", 54 },
    { "ACTION_DGM_THRESHOLD_ORDER", 55 },
    { "ACTION_DGM_THRESHOLD_WIDTH", 56 },
    { "ACTION_DGM_WIDTH", 57 },
    { "ACTION_DISABLE_SRC_PRUNING", 58 },
    { "ACTION_DISABLE_SRC_PRUNING_OFFSET", 59 },
    { "ACTION_DISABLE_SRC_PRUNING_ORDER", 60 },
    { "ACTION_DISABLE_SRC_PRUNING_WIDTH", 61 },
    { "ACTION_DISABLE_VLAN_CHECK", 62 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE", 63 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE_OFFSET", 64 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE_ORDER", 65 },
    { "ACTION_DLB_ECMP_MONITOR_DISABLE_WIDTH", 66 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE", 67 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE_OFFSET", 68 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE_ORDER", 69 },
    { "ACTION_DLB_ECMP_MONITOR_ENABLE_WIDTH", 70 },
    { "ACTION_DO_NOT_CHANGE_TTL", 71 },
    { "ACTION_DO_NOT_CHANGE_TTL_OFFSET", 72 },
    { "ACTION_DO_NOT_CHANGE_TTL_ORDER", 73 },
    { "ACTION_DO_NOT_CHANGE_TTL_WIDTH", 74 },
    { "ACTION_DO_NOT_CUT_THROUGH", 75 },
    { "ACTION_DO_NOT_CUT_THROUGH_OFFSET", 76 },
    { "ACTION_DO_NOT_CUT_THROUGH_ORDER", 77 },
    { "ACTION_DO_NOT_CUT_THROUGH_WIDTH", 78 },
    { "ACTION_DO_NOT_LEARN", 79 },
    { "ACTION_DO_NOT_NAT", 80 },
    { "ACTION_DO_NOT_NAT_OFFSET", 81 },
    { "ACTION_DO_NOT_NAT_ORDER", 82 },
    { "ACTION_DO_NOT_NAT_WIDTH", 83 },
    { "ACTION_DO_NOT_URPF", 84 },
    { "ACTION_DO_NOT_URPF_OFFSET", 85 },
    { "ACTION_DO_NOT_URPF_ORDER", 86 },
    { "ACTION_DO_NOT_URPF_WIDTH", 87 },
    { "ACTION_DROP", 88 },
    { "ACTION_DROP_CANCEL", 89 },
    { "ACTION_DSCP_MASK", 90 },
    { "ACTION_DYNAMIC_ECMP_CANCEL", 91 },
    { "ACTION_DYNAMIC_ECMP_CANCEL_OFFSET", 92 },
    { "ACTION_DYNAMIC_ECMP_CANCEL_ORDER", 93 },
    { "ACTION_DYNAMIC_ECMP_CANCEL_WIDTH", 94 },
    { "ACTION_DYNAMIC_ECMP_ENABLE", 95 },
    { "ACTION_DYNAMIC_ECMP_ENABLE_OFFSET", 96 },
    { "ACTION_DYNAMIC_ECMP_ENABLE_ORDER", 97 },
    { "ACTION_DYNAMIC_ECMP_ENABLE_WIDTH", 98 },
    { "ACTION_ECMP_HASH", 99 },
    { "ACTION_ECMP_HASH_OFFSET", 100 },
    { "ACTION_ECMP_HASH_ORDER", 101 },
    { "ACTION_ECMP_HASH_WIDTH", 102 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL", 103 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL_OFFSET", 104 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL_ORDER", 105 },
    { "ACTION_ECMP_SPRAY_HASH_CANCEL_WIDTH", 106 },
    { "ACTION_ECN_MASK", 107 },
    { "ACTION_EGR_TIMESTAMP_INSERT", 108 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL", 109 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL_OFFSET", 110 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL_ORDER", 111 },
    { "ACTION_EGR_TIMESTAMP_INSERT_CANCEL_WIDTH", 112 },
    { "ACTION_EGR_TIMESTAMP_INSERT_OFFSET", 113 },
    { "ACTION_EGR_TIMESTAMP_INSERT_ORDER", 114 },
    { "ACTION_EGR_TIMESTAMP_INSERT_WIDTH", 115 },
    { "ACTION_ENABLE_VLAN_CHECK", 116 },
    { "ACTION_ETRAP_COLOR_DISABLE", 117 },
    { "ACTION_ETRAP_COLOR_DISABLE_OFFSET", 118 },
    { "ACTION_ETRAP_COLOR_DISABLE_ORDER", 119 },
    { "ACTION_ETRAP_COLOR_DISABLE_WIDTH", 120 },
    { "ACTION_ETRAP_COLOR_ENABLE", 121 },
    { "ACTION_ETRAP_COLOR_ENABLE_OFFSET", 122 },
    { "ACTION_ETRAP_COLOR_ENABLE_ORDER", 123 },
    { "ACTION_ETRAP_COLOR_ENABLE_WIDTH", 124 },
    { "ACTION_ETRAP_LOOKUP_DISABLE", 125 },
    { "ACTION_ETRAP_LOOKUP_DISABLE_OFFSET", 126 },
    { "ACTION_ETRAP_LOOKUP_DISABLE_ORDER", 127 },
    { "ACTION_ETRAP_LOOKUP_DISABLE_WIDTH", 128 },
    { "ACTION_ETRAP_LOOKUP_ENABLE", 129 },
    { "ACTION_ETRAP_LOOKUP_ENABLE_OFFSET", 130 },
    { "ACTION_ETRAP_LOOKUP_ENABLE_ORDER", 131 },
    { "ACTION_ETRAP_LOOKUP_ENABLE_WIDTH", 132 },
    { "ACTION_ETRAP_QUEUE_DISABLE", 133 },
    { "ACTION_ETRAP_QUEUE_DISABLE_OFFSET", 134 },
    { "ACTION_ETRAP_QUEUE_DISABLE_ORDER", 135 },
    { "ACTION_ETRAP_QUEUE_DISABLE_WIDTH", 136 },
    { "ACTION_ETRAP_QUEUE_ENABLE", 137 },
    { "ACTION_ETRAP_QUEUE_ENABLE_OFFSET", 138 },
    { "ACTION_ETRAP_QUEUE_ENABLE_ORDER", 139 },
    { "ACTION_ETRAP_QUEUE_ENABLE_WIDTH", 140 },
    { "ACTION_EXACT_MATCH_CLASS_ID", 141 },
    { "ACTION_EXACT_MATCH_CLASS_ID_OFFSET", 142 },
    { "ACTION_EXACT_MATCH_CLASS_ID_ORDER", 143 },
    { "ACTION_EXACT_MATCH_CLASS_ID_WIDTH", 144 },
    { "ACTION_FLEX_CTR_G_COUNT", 145 },
    { "ACTION_FLEX_CTR_G_COUNT_OFFSET", 146 },
    { "ACTION_FLEX_CTR_G_COUNT_ORDER", 147 },
    { "ACTION_FLEX_CTR_G_COUNT_WIDTH", 148 },
    { "ACTION_FLEX_CTR_R_COUNT", 149 },
    { "ACTION_FLEX_CTR_R_COUNT_OFFSET", 150 },
    { "ACTION_FLEX_CTR_R_COUNT_ORDER", 151 },
    { "ACTION_FLEX_CTR_R_COUNT_WIDTH", 152 },
    { "ACTION_FLEX_CTR_Y_COUNT", 153 },
    { "ACTION_FLEX_CTR_Y_COUNT_OFFSET", 154 },
    { "ACTION_FLEX_CTR_Y_COUNT_ORDER", 155 },
    { "ACTION_FLEX_CTR_Y_COUNT_WIDTH", 156 },
    { "ACTION_FP_DELAYED_DROP_ID", 157 },
    { "ACTION_FP_DELAYED_DROP_ID_OFFSET", 158 },
    { "ACTION_FP_DELAYED_DROP_ID_ORDER", 159 },
    { "ACTION_FP_DELAYED_DROP_ID_WIDTH", 160 },
    { "ACTION_FP_DELAYED_REDIRECT_ID", 161 },
    { "ACTION_FP_DELAYED_REDIRECT_ID_OFFSET", 162 },
    { "ACTION_FP_DELAYED_REDIRECT_ID_ORDER", 163 },
    { "ACTION_FP_DELAYED_REDIRECT_ID_WIDTH", 164 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID", 165 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID_OFFSET", 166 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID_ORDER", 167 },
    { "ACTION_FP_ING_ADD_REDIRECT_DATA_ID_WIDTH", 168 },
    { "ACTION_FP_ING_CLASS_ID", 169 },
    { "ACTION_FP_ING_CLASS_ID_OFFSET", 170 },
    { "ACTION_FP_ING_CLASS_ID_ORDER", 171 },
    { "ACTION_FP_ING_CLASS_ID_WIDTH", 172 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID", 173 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID_OFFSET", 174 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID_ORDER", 175 },
    { "ACTION_FP_ING_REDIRECT_DATA_ID_WIDTH", 176 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID", 177 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_OFFSET", 178 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_ORDER", 179 },
    { "ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_WIDTH", 180 },
    { "ACTION_FP_VLAN_HASH_TABLE_A_ID", 181 },
    { "ACTION_FP_VLAN_HASH_TABLE_B_ID", 182 },
    { "ACTION_GREEN_TO_PID", 183 },
    { "ACTION_GREEN_TO_PID_OFFSET", 184 },
    { "ACTION_GREEN_TO_PID_ORDER", 185 },
    { "ACTION_GREEN_TO_PID_WIDTH", 186 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL", 187 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_OFFSET", 188 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_ORDER", 189 },
    { "ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_WIDTH", 190 },
    { "ACTION_G_COPY_TO_CPU", 191 },
    { "ACTION_G_COPY_TO_CPU_CANCEL", 192 },
    { "ACTION_G_COPY_TO_CPU_CANCEL_OFFSET", 193 },
    { "ACTION_G_COPY_TO_CPU_CANCEL_ORDER", 194 },
    { "ACTION_G_COPY_TO_CPU_CANCEL_WIDTH", 195 },
    { "ACTION_G_COPY_TO_CPU_OFFSET", 196 },
    { "ACTION_G_COPY_TO_CPU_ORDER", 197 },
    { "ACTION_G_COPY_TO_CPU_WIDTH", 198 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP", 199 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_OFFSET", 200 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_ORDER", 201 },
    { "ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_WIDTH", 202 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL", 203 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL_OFFSET", 204 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL_ORDER", 205 },
    { "ACTION_G_DOT1P_UPDATES_CANCEL_WIDTH", 206 },
    { "ACTION_G_DROP", 207 },
    { "ACTION_G_DROP_CANCEL", 208 },
    { "ACTION_G_DROP_CANCEL_OFFSET", 209 },
    { "ACTION_G_DROP_CANCEL_ORDER", 210 },
    { "ACTION_G_DROP_CANCEL_WIDTH", 211 },
    { "ACTION_G_DROP_OFFSET", 212 },
    { "ACTION_G_DROP_ORDER", 213 },
    { "ACTION_G_DROP_WIDTH", 214 },
    { "ACTION_G_DSCP_UPDATES_CANCEL", 215 },
    { "ACTION_G_DSCP_UPDATES_CANCEL_OFFSET", 216 },
    { "ACTION_G_DSCP_UPDATES_CANCEL_ORDER", 217 },
    { "ACTION_G_DSCP_UPDATES_CANCEL_WIDTH", 218 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID", 219 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_OFFSET", 220 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_ORDER", 221 },
    { "ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_WIDTH", 222 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P", 223 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P_OFFSET", 224 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P_ORDER", 225 },
    { "ACTION_G_INTPRI_TO_INNER_DOT1P_WIDTH", 226 },
    { "ACTION_G_INTPRI_TO_TOS", 227 },
    { "ACTION_G_INTPRI_TO_TOS_OFFSET", 228 },
    { "ACTION_G_INTPRI_TO_TOS_ORDER", 229 },
    { "ACTION_G_INTPRI_TO_TOS_WIDTH", 230 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL", 231 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL_OFFSET", 232 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL_ORDER", 233 },
    { "ACTION_G_INTPRI_UPDATES_CANCEL_WIDTH", 234 },
    { "ACTION_G_NEW_COLOR", 235 },
    { "ACTION_G_NEW_COLOR_OFFSET", 236 },
    { "ACTION_G_NEW_COLOR_ORDER", 237 },
    { "ACTION_G_NEW_COLOR_WIDTH", 238 },
    { "ACTION_G_NEW_COS", 239 },
    { "ACTION_G_NEW_COS_OFFSET", 240 },
    { "ACTION_G_NEW_COS_ORDER", 241 },
    { "ACTION_G_NEW_COS_WIDTH", 242 },
    { "ACTION_G_NEW_DSCP", 243 },
    { "ACTION_G_NEW_DSCP_OFFSET", 244 },
    { "ACTION_G_NEW_DSCP_ORDER", 245 },
    { "ACTION_G_NEW_DSCP_WIDTH", 246 },
    { "ACTION_G_NEW_ECN", 247 },
    { "ACTION_G_NEW_ECN_OFFSET", 248 },
    { "ACTION_G_NEW_ECN_ORDER", 249 },
    { "ACTION_G_NEW_ECN_WIDTH", 250 },
    { "ACTION_G_NEW_INNER_CFI", 251 },
    { "ACTION_G_NEW_INNER_PRI", 252 },
    { "ACTION_G_NEW_INTCN", 253 },
    { "ACTION_G_NEW_INTCN_OFFSET", 254 },
    { "ACTION_G_NEW_INTCN_ORDER", 255 },
    { "ACTION_G_NEW_INTCN_WIDTH", 256 },
    { "ACTION_G_NEW_INTPRI", 257 },
    { "ACTION_G_NEW_INTPRI_OFFSET", 258 },
    { "ACTION_G_NEW_INTPRI_ORDER", 259 },
    { "ACTION_G_NEW_INTPRI_WIDTH", 260 },
    { "ACTION_G_NEW_MC_COS", 261 },
    { "ACTION_G_NEW_MC_COS_OFFSET", 262 },
    { "ACTION_G_NEW_MC_COS_ORDER", 263 },
    { "ACTION_G_NEW_MC_COS_WIDTH", 264 },
    { "ACTION_G_NEW_OUTER_CFI", 265 },
    { "ACTION_G_NEW_OUTER_DOT1P", 266 },
    { "ACTION_G_NEW_OUTER_DOT1P_OFFSET", 267 },
    { "ACTION_G_NEW_OUTER_DOT1P_ORDER", 268 },
    { "ACTION_G_NEW_OUTER_DOT1P_WIDTH", 269 },
    { "ACTION_G_NEW_TOS", 270 },
    { "ACTION_G_NEW_TOS_OFFSET", 271 },
    { "ACTION_G_NEW_TOS_ORDER", 272 },
    { "ACTION_G_NEW_TOS_WIDTH", 273 },
    { "ACTION_G_NEW_UC_COS", 274 },
    { "ACTION_G_NEW_UC_COS_OFFSET", 275 },
    { "ACTION_G_NEW_UC_COS_ORDER", 276 },
    { "ACTION_G_NEW_UC_COS_WIDTH", 277 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P", 278 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_OFFSET", 279 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_ORDER", 280 },
    { "ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_WIDTH", 281 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS", 282 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS_OFFSET", 283 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS_ORDER", 284 },
    { "ACTION_G_OUTER_DOT1P_TO_TOS_WIDTH", 285 },
    { "ACTION_G_PRESERVE_DOT1P", 286 },
    { "ACTION_G_PRESERVE_DOT1P_OFFSET", 287 },
    { "ACTION_G_PRESERVE_DOT1P_ORDER", 288 },
    { "ACTION_G_PRESERVE_DOT1P_WIDTH", 289 },
    { "ACTION_G_PRESERVE_DSCP", 290 },
    { "ACTION_G_PRESERVE_DSCP_OFFSET", 291 },
    { "ACTION_G_PRESERVE_DSCP_ORDER", 292 },
    { "ACTION_G_PRESERVE_DSCP_WIDTH", 293 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL", 294 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL_OFFSET", 295 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL_ORDER", 296 },
    { "ACTION_G_SWITCH_TO_CPU_CANCEL_WIDTH", 297 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE", 298 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE_OFFSET", 299 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE_ORDER", 300 },
    { "ACTION_G_SWITCH_TO_CPU_REINSATE_WIDTH", 301 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P", 302 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_OFFSET", 303 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_ORDER", 304 },
    { "ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_WIDTH", 305 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL", 306 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL_OFFSET", 307 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL_ORDER", 308 },
    { "ACTION_HGT_SPRAY_HASH_CANCEL_WIDTH", 309 },
    { "ACTION_HIGIG_CLASS_ID_SELECT", 310 },
    { "ACTION_HIGIG_CLASS_ID_SELECT_OFFSET", 311 },
    { "ACTION_HIGIG_CLASS_ID_SELECT_ORDER", 312 },
    { "ACTION_HIGIG_CLASS_ID_SELECT_WIDTH", 313 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID", 314 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID_OFFSET", 315 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID_ORDER", 316 },
    { "ACTION_HIGIG_EH_MASK_PROFILE_ID_WIDTH", 317 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX", 318 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_OFFSET", 319 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_ORDER", 320 },
    { "ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_WIDTH", 321 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE", 322 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_OFFSET", 323 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_ORDER", 324 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_WIDTH", 325 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE", 326 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_OFFSET", 327 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_ORDER", 328 },
    { "ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_WIDTH", 329 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID", 330 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_OFFSET", 331 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_ORDER", 332 },
    { "ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_WIDTH", 333 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0", 334 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_OFFSET", 335 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_ORDER", 336 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_WIDTH", 337 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1", 338 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_OFFSET", 339 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_ORDER", 340 },
    { "ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_WIDTH", 341 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX", 342 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX_OFFSET", 343 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX_ORDER", 344 },
    { "ACTION_INBAND_TELEMETRY_PROFILE_IDX_WIDTH", 345 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE", 346 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_OFFSET", 347 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_ORDER", 348 },
    { "ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_WIDTH", 349 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX", 350 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_OFFSET", 351 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_ORDER", 352 },
    { "ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_WIDTH", 353 },
    { "ACTION_ING_CLASS_ID_SELECT", 354 },
    { "ACTION_ING_CLASS_ID_SELECT_OFFSET", 355 },
    { "ACTION_ING_CLASS_ID_SELECT_ORDER", 356 },
    { "ACTION_ING_CLASS_ID_SELECT_WIDTH", 357 },
    { "ACTION_ING_TIMESTAMP_INSERT", 358 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL", 359 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL_OFFSET", 360 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL_ORDER", 361 },
    { "ACTION_ING_TIMESTAMP_INSERT_CANCEL_WIDTH", 362 },
    { "ACTION_ING_TIMESTAMP_INSERT_OFFSET", 363 },
    { "ACTION_ING_TIMESTAMP_INSERT_ORDER", 364 },
    { "ACTION_ING_TIMESTAMP_INSERT_WIDTH", 365 },
    { "ACTION_INNER_CFI_TO_OUTER_CFI", 366 },
    { "ACTION_INNER_DOT1P_TO_OUTER_DOT1P", 367 },
    { "ACTION_INNER_HDR_DSCP_CHANGE_DISABLE", 368 },
    { "ACTION_INNER_VLANID_TO_OUTER_VLANID", 369 },
    { "ACTION_IPV4_MC_TERMINATION", 370 },
    { "ACTION_IPV4_TERMINATION", 371 },
    { "ACTION_IPV6_MC_TERMINATION", 372 },
    { "ACTION_IPV6_TERMINATION", 373 },
    { "ACTION_L3_IIF_SET", 374 },
    { "ACTION_L3_SWITCH_CANCEL", 375 },
    { "ACTION_L3_SWITCH_CANCEL_OFFSET", 376 },
    { "ACTION_L3_SWITCH_CANCEL_ORDER", 377 },
    { "ACTION_L3_SWITCH_CANCEL_WIDTH", 378 },
    { "ACTION_L3_TNL_TERMINATION", 379 },
    { "ACTION_L3_TNL_TYPE", 380 },
    { "ACTION_LATENCY_MONITOR_DISABLE", 381 },
    { "ACTION_LATENCY_MONITOR_ENABLE", 382 },
    { "ACTION_MATCH_ID", 383 },
    { "ACTION_MATCH_ID_OFFSET", 384 },
    { "ACTION_MATCH_ID_ORDER", 385 },
    { "ACTION_MATCH_ID_WIDTH", 386 },
    { "ACTION_METER_ENABLE", 387 },
    { "ACTION_METER_ENABLE_OFFSET", 388 },
    { "ACTION_METER_ENABLE_ORDER", 389 },
    { "ACTION_METER_ENABLE_WIDTH", 390 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID", 391 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_OFFSET", 392 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_ORDER", 393 },
    { "ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_WIDTH", 394 },
    { "ACTION_MIRROR_FLOW_CLASS", 395 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE", 396 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE_OFFSET", 397 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE_ORDER", 398 },
    { "ACTION_MIRROR_FLOW_CLASS_ENABLE_WIDTH", 399 },
    { "ACTION_MIRROR_FLOW_CLASS_OFFSET", 400 },
    { "ACTION_MIRROR_FLOW_CLASS_ORDER", 401 },
    { "ACTION_MIRROR_FLOW_CLASS_WIDTH", 402 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID", 403 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID_OFFSET", 404 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID_ORDER", 405 },
    { "ACTION_MIRROR_ING_FLEX_SFLOW_ID_WIDTH", 406 },
    { "ACTION_MIRROR_INSTANCE_ENABLE", 407 },
    { "ACTION_MIRROR_INSTANCE_ENABLE_OFFSET", 408 },
    { "ACTION_MIRROR_INSTANCE_ENABLE_ORDER", 409 },
    { "ACTION_MIRROR_INSTANCE_ENABLE_WIDTH", 410 },
    { "ACTION_MIRROR_INSTANCE_ID", 411 },
    { "ACTION_MIRROR_INSTANCE_ID_OFFSET", 412 },
    { "ACTION_MIRROR_INSTANCE_ID_ORDER", 413 },
    { "ACTION_MIRROR_INSTANCE_ID_WIDTH", 414 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE", 415 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE_OFFSET", 416 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE_ORDER", 417 },
    { "ACTION_MIRROR_ON_DROP_TM_DISABLE_WIDTH", 418 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE", 419 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE_OFFSET", 420 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE_ORDER", 421 },
    { "ACTION_MIRROR_ON_DROP_TM_ENABLE_WIDTH", 422 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID", 423 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_OFFSET", 424 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_ORDER", 425 },
    { "ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_WIDTH", 426 },
    { "ACTION_MIRROR_OVERRIDE", 427 },
    { "ACTION_MIRROR_OVERRIDE_OFFSET", 428 },
    { "ACTION_MIRROR_OVERRIDE_ORDER", 429 },
    { "ACTION_MIRROR_OVERRIDE_WIDTH", 430 },
    { "ACTION_MISCONFIG", 431 },
    { "ACTION_MPLS_DISABLE", 432 },
    { "ACTION_MPLS_ENABLE", 433 },
    { "ACTION_MPLS_TERMINATION", 434 },
    { "ACTION_NAT_EGR_OVERRIDE", 435 },
    { "ACTION_NAT_EGR_OVERRIDE_OFFSET", 436 },
    { "ACTION_NAT_EGR_OVERRIDE_ORDER", 437 },
    { "ACTION_NAT_EGR_OVERRIDE_WIDTH", 438 },
    { "ACTION_NEW_BFD_SEESSION_IDX", 439 },
    { "ACTION_NEW_CLASSIFICATION_TAG", 440 },
    { "ACTION_NEW_CLASSIFICATION_TAG_OFFSET", 441 },
    { "ACTION_NEW_CLASSIFICATION_TAG_ORDER", 442 },
    { "ACTION_NEW_CLASSIFICATION_TAG_WIDTH", 443 },
    { "ACTION_NEW_COLOR", 444 },
    { "ACTION_NEW_CPU_COS", 445 },
    { "ACTION_NEW_CPU_COS_OFFSET", 446 },
    { "ACTION_NEW_CPU_COS_ORDER", 447 },
    { "ACTION_NEW_CPU_COS_WIDTH", 448 },
    { "ACTION_NEW_DSCP", 449 },
    { "ACTION_NEW_ECN", 450 },
    { "ACTION_NEW_HIGIG_EH", 451 },
    { "ACTION_NEW_HIGIG_EH_OFFSET", 452 },
    { "ACTION_NEW_HIGIG_EH_ORDER", 453 },
    { "ACTION_NEW_HIGIG_EH_WIDTH", 454 },
    { "ACTION_NEW_INNER_CFI", 455 },
    { "ACTION_NEW_INNER_DOT1P", 456 },
    { "ACTION_NEW_INNER_VLANID", 457 },
    { "ACTION_NEW_INTPRI", 458 },
    { "ACTION_NEW_LOOPBACK_PACKET_PROFILE", 459 },
    { "ACTION_NEW_LOOPBACK_PP_PORT", 460 },
    { "ACTION_NEW_LOOPBACK_SRC_PORT", 461 },
    { "ACTION_NEW_LOOPBACK_TYPE", 462 },
    { "ACTION_NEW_MPLS_EXP", 463 },
    { "ACTION_NEW_OUTER_CFI", 464 },
    { "ACTION_NEW_OUTER_DOT1P", 465 },
    { "ACTION_NEW_OUTER_TPID", 466 },
    { "ACTION_NEW_OUTER_VLANID", 467 },
    { "ACTION_NEW_SERVICE_POOL_ID", 468 },
    { "ACTION_NEW_SERVICE_POOL_ID_OFFSET", 469 },
    { "ACTION_NEW_SERVICE_POOL_ID_ORDER", 470 },
    { "ACTION_NEW_SERVICE_POOL_ID_WIDTH", 471 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE", 472 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE_OFFSET", 473 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE_ORDER", 474 },
    { "ACTION_NEW_SERVICE_POOL_PRECEDENCE_WIDTH", 475 },
    { "ACTION_NEW_SVP", 476 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY", 477 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY_OFFSET", 478 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY_ORDER", 479 },
    { "ACTION_NEW_UNTAG_PKT_PRIORITY_WIDTH", 480 },
    { "ACTION_NEW_VFI", 481 },
    { "ACTION_NEW_VRF", 482 },
    { "ACTION_OUTER_CFI_TO_INNER_CFI", 483 },
    { "ACTION_OUTER_DOT1P_TO_INNER_DOT1P", 484 },
    { "ACTION_OUTER_VLANID_TO_INNER_VLANID", 485 },
    { "ACTION_PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_ID", 486 },
    { "ACTION_PRI_MODIFIER", 487 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE", 488 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_OFFSET", 489 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_ORDER", 490 },
    { "ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_WIDTH", 491 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST", 492 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST_OFFSET", 493 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST_ORDER", 494 },
    { "ACTION_REDIRECT_ADD_PORTS_BROADCAST_WIDTH", 495 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID", 496 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID_OFFSET", 497 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID_ORDER", 498 },
    { "ACTION_REDIRECT_L2_MC_GROUP_ID_WIDTH", 499 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID", 500 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID_OFFSET", 501 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID_ORDER", 502 },
    { "ACTION_REDIRECT_L3_MC_NHOP_ID_WIDTH", 503 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT", 504 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT_OFFSET", 505 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT_ORDER", 506 },
    { "ACTION_REDIRECT_PORTS_BROADCAST_PKT_WIDTH", 507 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST", 508 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING", 509 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_OFFSET", 510 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_ORDER", 511 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_WIDTH", 512 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_OFFSET", 513 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_ORDER", 514 },
    { "ACTION_REDIRECT_PORTS_VLAN_BROADCAST_WIDTH", 515 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST", 516 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_OFFSET", 517 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_ORDER", 518 },
    { "ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_WIDTH", 519 },
    { "ACTION_REDIRECT_TO_DVP", 520 },
    { "ACTION_REDIRECT_TO_DVP_OFFSET", 521 },
    { "ACTION_REDIRECT_TO_DVP_ORDER", 522 },
    { "ACTION_REDIRECT_TO_DVP_WIDTH", 523 },
    { "ACTION_REDIRECT_TO_ECMP", 524 },
    { "ACTION_REDIRECT_TO_ECMP_OFFSET", 525 },
    { "ACTION_REDIRECT_TO_ECMP_ORDER", 526 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID", 527 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_OFFSET", 528 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_ORDER", 529 },
    { "ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_WIDTH", 530 },
    { "ACTION_REDIRECT_TO_ECMP_WIDTH", 531 },
    { "ACTION_REDIRECT_TO_MODULE", 532 },
    { "ACTION_REDIRECT_TO_MODULE_OFFSET", 533 },
    { "ACTION_REDIRECT_TO_MODULE_ORDER", 534 },
    { "ACTION_REDIRECT_TO_MODULE_WIDTH", 535 },
    { "ACTION_REDIRECT_TO_NHOP", 536 },
    { "ACTION_REDIRECT_TO_NHOP_OFFSET", 537 },
    { "ACTION_REDIRECT_TO_NHOP_ORDER", 538 },
    { "ACTION_REDIRECT_TO_NHOP_WIDTH", 539 },
    { "ACTION_REDIRECT_TO_PORT", 540 },
    { "ACTION_REDIRECT_TO_PORT_OFFSET", 541 },
    { "ACTION_REDIRECT_TO_PORT_ORDER", 542 },
    { "ACTION_REDIRECT_TO_PORT_WIDTH", 543 },
    { "ACTION_REDIRECT_TO_TRUNK", 544 },
    { "ACTION_REDIRECT_TO_TRUNK_OFFSET", 545 },
    { "ACTION_REDIRECT_TO_TRUNK_ORDER", 546 },
    { "ACTION_REDIRECT_TO_TRUNK_WIDTH", 547 },
    { "ACTION_REDIRECT_UC_CANCEL", 548 },
    { "ACTION_REDIRECT_UC_CANCEL_OFFSET", 549 },
    { "ACTION_REDIRECT_UC_CANCEL_ORDER", 550 },
    { "ACTION_REDIRECT_UC_CANCEL_WIDTH", 551 },
    { "ACTION_REPLACE_INNER_TAG", 552 },
    { "ACTION_REPLACE_OUTER_TAG", 553 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL", 554 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_OFFSET", 555 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_ORDER", 556 },
    { "ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_WIDTH", 557 },
    { "ACTION_R_COPY_TO_CPU", 558 },
    { "ACTION_R_COPY_TO_CPU_CANCEL", 559 },
    { "ACTION_R_COPY_TO_CPU_CANCEL_OFFSET", 560 },
    { "ACTION_R_COPY_TO_CPU_CANCEL_ORDER", 561 },
    { "ACTION_R_COPY_TO_CPU_CANCEL_WIDTH", 562 },
    { "ACTION_R_COPY_TO_CPU_OFFSET", 563 },
    { "ACTION_R_COPY_TO_CPU_ORDER", 564 },
    { "ACTION_R_COPY_TO_CPU_WIDTH", 565 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP", 566 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_OFFSET", 567 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_ORDER", 568 },
    { "ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_WIDTH", 569 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL", 570 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL_OFFSET", 571 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL_ORDER", 572 },
    { "ACTION_R_DOT1P_UPDATES_CANCEL_WIDTH", 573 },
    { "ACTION_R_DROP", 574 },
    { "ACTION_R_DROP_CANCEL", 575 },
    { "ACTION_R_DROP_CANCEL_OFFSET", 576 },
    { "ACTION_R_DROP_CANCEL_ORDER", 577 },
    { "ACTION_R_DROP_CANCEL_WIDTH", 578 },
    { "ACTION_R_DROP_OFFSET", 579 },
    { "ACTION_R_DROP_ORDER", 580 },
    { "ACTION_R_DROP_WIDTH", 581 },
    { "ACTION_R_DSCP_UPDATES_CANCEL", 582 },
    { "ACTION_R_DSCP_UPDATES_CANCEL_OFFSET", 583 },
    { "ACTION_R_DSCP_UPDATES_CANCEL_ORDER", 584 },
    { "ACTION_R_DSCP_UPDATES_CANCEL_WIDTH", 585 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID", 586 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_OFFSET", 587 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_ORDER", 588 },
    { "ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_WIDTH", 589 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P", 590 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P_OFFSET", 591 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P_ORDER", 592 },
    { "ACTION_R_INTPRI_TO_INNER_DOT1P_WIDTH", 593 },
    { "ACTION_R_INTPRI_TO_TOS", 594 },
    { "ACTION_R_INTPRI_TO_TOS_OFFSET", 595 },
    { "ACTION_R_INTPRI_TO_TOS_ORDER", 596 },
    { "ACTION_R_INTPRI_TO_TOS_WIDTH", 597 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL", 598 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL_OFFSET", 599 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL_ORDER", 600 },
    { "ACTION_R_INTPRI_UPDATES_CANCEL_WIDTH", 601 },
    { "ACTION_R_NEW_COLOR", 602 },
    { "ACTION_R_NEW_COLOR_OFFSET", 603 },
    { "ACTION_R_NEW_COLOR_ORDER", 604 },
    { "ACTION_R_NEW_COLOR_WIDTH", 605 },
    { "ACTION_R_NEW_COS", 606 },
    { "ACTION_R_NEW_COS_OFFSET", 607 },
    { "ACTION_R_NEW_COS_ORDER", 608 },
    { "ACTION_R_NEW_COS_WIDTH", 609 },
    { "ACTION_R_NEW_DSCP", 610 },
    { "ACTION_R_NEW_DSCP_OFFSET", 611 },
    { "ACTION_R_NEW_DSCP_ORDER", 612 },
    { "ACTION_R_NEW_DSCP_WIDTH", 613 },
    { "ACTION_R_NEW_ECN", 614 },
    { "ACTION_R_NEW_ECN_OFFSET", 615 },
    { "ACTION_R_NEW_ECN_ORDER", 616 },
    { "ACTION_R_NEW_ECN_WIDTH", 617 },
    { "ACTION_R_NEW_INNER_CFI", 618 },
    { "ACTION_R_NEW_INNER_PRI", 619 },
    { "ACTION_R_NEW_INTCN", 620 },
    { "ACTION_R_NEW_INTCN_OFFSET", 621 },
    { "ACTION_R_NEW_INTCN_ORDER", 622 },
    { "ACTION_R_NEW_INTCN_WIDTH", 623 },
    { "ACTION_R_NEW_INTPRI", 624 },
    { "ACTION_R_NEW_INTPRI_OFFSET", 625 },
    { "ACTION_R_NEW_INTPRI_ORDER", 626 },
    { "ACTION_R_NEW_INTPRI_WIDTH", 627 },
    { "ACTION_R_NEW_MC_COS", 628 },
    { "ACTION_R_NEW_MC_COS_OFFSET", 629 },
    { "ACTION_R_NEW_MC_COS_ORDER", 630 },
    { "ACTION_R_NEW_MC_COS_WIDTH", 631 },
    { "ACTION_R_NEW_OUTER_CFI", 632 },
    { "ACTION_R_NEW_OUTER_DOT1P", 633 },
    { "ACTION_R_NEW_OUTER_DOT1P_OFFSET", 634 },
    { "ACTION_R_NEW_OUTER_DOT1P_ORDER", 635 },
    { "ACTION_R_NEW_OUTER_DOT1P_WIDTH", 636 },
    { "ACTION_R_NEW_UC_COS", 637 },
    { "ACTION_R_NEW_UC_COS_OFFSET", 638 },
    { "ACTION_R_NEW_UC_COS_ORDER", 639 },
    { "ACTION_R_NEW_UC_COS_WIDTH", 640 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P", 641 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_OFFSET", 642 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_ORDER", 643 },
    { "ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_WIDTH", 644 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS", 645 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS_OFFSET", 646 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS_ORDER", 647 },
    { "ACTION_R_OUTER_DOT1P_TO_TOS_WIDTH", 648 },
    { "ACTION_R_PRESERVE_DOT1P", 649 },
    { "ACTION_R_PRESERVE_DOT1P_OFFSET", 650 },
    { "ACTION_R_PRESERVE_DOT1P_ORDER", 651 },
    { "ACTION_R_PRESERVE_DOT1P_WIDTH", 652 },
    { "ACTION_R_PRESERVE_DSCP", 653 },
    { "ACTION_R_PRESERVE_DSCP_OFFSET", 654 },
    { "ACTION_R_PRESERVE_DSCP_ORDER", 655 },
    { "ACTION_R_PRESERVE_DSCP_WIDTH", 656 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL", 657 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL_OFFSET", 658 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL_ORDER", 659 },
    { "ACTION_R_SWITCH_TO_CPU_CANCEL_WIDTH", 660 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE", 661 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE_OFFSET", 662 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE_ORDER", 663 },
    { "ACTION_R_SWITCH_TO_CPU_REINSATE_WIDTH", 664 },
    { "ACTION_SET_FWD_VLAN_TAG", 665 },
    { "ACTION_SET_VXLAN_FLAGS", 666 },
    { "ACTION_SET_VXLAN_HEADER_56_63", 667 },
    { "ACTION_SET_VXLAN_HEADER_8_31", 668 },
    { "ACTION_SET_VXLAN_RESERVED_1", 669 },
    { "ACTION_SET_VXLAN_RESERVED_2", 670 },
    { "ACTION_SFLOW_ENABLE", 671 },
    { "ACTION_SFLOW_ENABLE_OFFSET", 672 },
    { "ACTION_SFLOW_ENABLE_ORDER", 673 },
    { "ACTION_SFLOW_ENABLE_WIDTH", 674 },
    { "ACTION_SWITCH_TO_ECMP", 675 },
    { "ACTION_SWITCH_TO_ECMP_OFFSET", 676 },
    { "ACTION_SWITCH_TO_ECMP_ORDER", 677 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID", 678 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_OFFSET", 679 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_ORDER", 680 },
    { "ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_WIDTH", 681 },
    { "ACTION_SWITCH_TO_ECMP_WIDTH", 682 },
    { "ACTION_SWITCH_TO_L3UC", 683 },
    { "ACTION_SWITCH_TO_L3UC_OFFSET", 684 },
    { "ACTION_SWITCH_TO_L3UC_ORDER", 685 },
    { "ACTION_SWITCH_TO_L3UC_WIDTH", 686 },
    { "ACTION_TNL_AUTO", 687 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL", 688 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL_OFFSET", 689 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL_ORDER", 690 },
    { "ACTION_TRUNK_SPRAY_HASH_CANCEL_WIDTH", 691 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE", 692 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE_OFFSET", 693 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE_ORDER", 694 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_MODULE_WIDTH", 695 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT", 696 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT_OFFSET", 697 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT_ORDER", 698 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_PORT_WIDTH", 699 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK", 700 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_OFFSET", 701 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_ORDER", 702 },
    { "ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_WIDTH", 703 },
    { "ACTION_USE_OUTER_HDR_DSCP", 704 },
    { "ACTION_USE_OUTER_HDR_TTL", 705 },
    { "ACTION_VISIBILITY_ENABLE", 706 },
    { "ACTION_VISIBILITY_ENABLE_OFFSET", 707 },
    { "ACTION_VISIBILITY_ENABLE_ORDER", 708 },
    { "ACTION_VISIBILITY_ENABLE_WIDTH", 709 },
    { "ACTION_VLAN_CLASS_0", 710 },
    { "ACTION_VLAN_CLASS_1", 711 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL", 712 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_OFFSET", 713 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_ORDER", 714 },
    { "ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_WIDTH", 715 },
    { "ACTION_Y_COPY_TO_CPU", 716 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL", 717 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL_OFFSET", 718 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL_ORDER", 719 },
    { "ACTION_Y_COPY_TO_CPU_CANCEL_WIDTH", 720 },
    { "ACTION_Y_COPY_TO_CPU_OFFSET", 721 },
    { "ACTION_Y_COPY_TO_CPU_ORDER", 722 },
    { "ACTION_Y_COPY_TO_CPU_WIDTH", 723 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP", 724 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_OFFSET", 725 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_ORDER", 726 },
    { "ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_WIDTH", 727 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL", 728 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL_OFFSET", 729 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL_ORDER", 730 },
    { "ACTION_Y_DOT1P_UPDATES_CANCEL_WIDTH", 731 },
    { "ACTION_Y_DROP", 732 },
    { "ACTION_Y_DROP_CANCEL", 733 },
    { "ACTION_Y_DROP_CANCEL_OFFSET", 734 },
    { "ACTION_Y_DROP_CANCEL_ORDER", 735 },
    { "ACTION_Y_DROP_CANCEL_WIDTH", 736 },
    { "ACTION_Y_DROP_OFFSET", 737 },
    { "ACTION_Y_DROP_ORDER", 738 },
    { "ACTION_Y_DROP_WIDTH", 739 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL", 740 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL_OFFSET", 741 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL_ORDER", 742 },
    { "ACTION_Y_DSCP_UPDATES_CANCEL_WIDTH", 743 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID", 744 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_OFFSET", 745 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_ORDER", 746 },
    { "ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_WIDTH", 747 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P", 748 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P_OFFSET", 749 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P_ORDER", 750 },
    { "ACTION_Y_INTPRI_TO_INNER_DOT1P_WIDTH", 751 },
    { "ACTION_Y_INTPRI_TO_TOS", 752 },
    { "ACTION_Y_INTPRI_TO_TOS_OFFSET", 753 },
    { "ACTION_Y_INTPRI_TO_TOS_ORDER", 754 },
    { "ACTION_Y_INTPRI_TO_TOS_WIDTH", 755 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL", 756 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL_OFFSET", 757 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL_ORDER", 758 },
    { "ACTION_Y_INTPRI_UPDATES_CANCEL_WIDTH", 759 },
    { "ACTION_Y_NEW_COLOR", 760 },
    { "ACTION_Y_NEW_COLOR_OFFSET", 761 },
    { "ACTION_Y_NEW_COLOR_ORDER", 762 },
    { "ACTION_Y_NEW_COLOR_WIDTH", 763 },
    { "ACTION_Y_NEW_COS", 764 },
    { "ACTION_Y_NEW_COS_OFFSET", 765 },
    { "ACTION_Y_NEW_COS_ORDER", 766 },
    { "ACTION_Y_NEW_COS_WIDTH", 767 },
    { "ACTION_Y_NEW_DSCP", 768 },
    { "ACTION_Y_NEW_DSCP_OFFSET", 769 },
    { "ACTION_Y_NEW_DSCP_ORDER", 770 },
    { "ACTION_Y_NEW_DSCP_WIDTH", 771 },
    { "ACTION_Y_NEW_ECN", 772 },
    { "ACTION_Y_NEW_ECN_OFFSET", 773 },
    { "ACTION_Y_NEW_ECN_ORDER", 774 },
    { "ACTION_Y_NEW_ECN_WIDTH", 775 },
    { "ACTION_Y_NEW_INNER_CFI", 776 },
    { "ACTION_Y_NEW_INNER_PRI", 777 },
    { "ACTION_Y_NEW_INTCN", 778 },
    { "ACTION_Y_NEW_INTCN_OFFSET", 779 },
    { "ACTION_Y_NEW_INTCN_ORDER", 780 },
    { "ACTION_Y_NEW_INTCN_WIDTH", 781 },
    { "ACTION_Y_NEW_INTPRI", 782 },
    { "ACTION_Y_NEW_INTPRI_OFFSET", 783 },
    { "ACTION_Y_NEW_INTPRI_ORDER", 784 },
    { "ACTION_Y_NEW_INTPRI_WIDTH", 785 },
    { "ACTION_Y_NEW_MC_COS", 786 },
    { "ACTION_Y_NEW_MC_COS_OFFSET", 787 },
    { "ACTION_Y_NEW_MC_COS_ORDER", 788 },
    { "ACTION_Y_NEW_MC_COS_WIDTH", 789 },
    { "ACTION_Y_NEW_OUTER_CFI", 790 },
    { "ACTION_Y_NEW_OUTER_DOT1P", 791 },
    { "ACTION_Y_NEW_OUTER_DOT1P_OFFSET", 792 },
    { "ACTION_Y_NEW_OUTER_DOT1P_ORDER", 793 },
    { "ACTION_Y_NEW_OUTER_DOT1P_WIDTH", 794 },
    { "ACTION_Y_NEW_UC_COS", 795 },
    { "ACTION_Y_NEW_UC_COS_OFFSET", 796 },
    { "ACTION_Y_NEW_UC_COS_ORDER", 797 },
    { "ACTION_Y_NEW_UC_COS_WIDTH", 798 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P", 799 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_OFFSET", 800 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_ORDER", 801 },
    { "ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_WIDTH", 802 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS", 803 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS_OFFSET", 804 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS_ORDER", 805 },
    { "ACTION_Y_OUTER_DOT1P_TO_TOS_WIDTH", 806 },
    { "ACTION_Y_PRESERVE_DOT1P", 807 },
    { "ACTION_Y_PRESERVE_DOT1P_OFFSET", 808 },
    { "ACTION_Y_PRESERVE_DOT1P_ORDER", 809 },
    { "ACTION_Y_PRESERVE_DOT1P_WIDTH", 810 },
    { "ACTION_Y_PRESERVE_DSCP", 811 },
    { "ACTION_Y_PRESERVE_DSCP_OFFSET", 812 },
    { "ACTION_Y_PRESERVE_DSCP_ORDER", 813 },
    { "ACTION_Y_PRESERVE_DSCP_WIDTH", 814 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL", 815 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL_OFFSET", 816 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL_ORDER", 817 },
    { "ACTION_Y_SWITCH_TO_CPU_CANCEL_WIDTH", 818 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE", 819 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE_OFFSET", 820 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE_ORDER", 821 },
    { "ACTION_Y_SWITCH_TO_CPU_REINSATE_WIDTH", 822 },
    { "ACTIVE_LANE_MASK", 823 },
    { "ADAPTIVE_DYNAMIC", 824 },
    { "ADAPT_LOOKUP_MISS", 825 },
    { "ADJUST", 826 },
    { "ADJUST_METERS", 827 },
    { "ADJUST_OPER", 828 },
    { "ADVERT_SPEED", 829 },
    { "AGG_LIST_MEMBER", 830 },
    { "ALL", 831 },
    { "ALLOW_GLOBAL_ROUTE", 832 },
    { "ALPM_MODE", 833 },
    { "ALTERNATE_NHOP_ID", 834 },
    { "ALTERNATE_NUM_PATHS", 835 },
    { "ALTERNATE_PATH_BIAS", 836 },
    { "ALTERNATE_PATH_COST", 837 },
    { "ALTERNATE_PORT_ID", 838 },
    { "AMT_CONTROL", 839 },
    { "AMT_CONTROL_MASK", 840 },
    { "AN_PARALLEL_DETECT", 841 },
    { "ARP_PROTOCOL", 842 },
    { "ARP_PROTOCOL_MASK", 843 },
    { "ARP_RARP_TERMINATION", 844 },
    { "ARP_REPLY_DROP", 845 },
    { "ARP_REPLY_TO_CPU", 846 },
    { "ARP_REQUEST_DROP", 847 },
    { "ARP_REQUEST_TO_CPU", 848 },
    { "ARRAY_DEPTH", 849 },
    { "ASSIGNMENT_MODE", 850 },
    { "ASSIGN_DEFAULT_NETWORK_SVP", 851 },
    { "ASSIGN_INT_PRI", 852 },
    { "ATTRIBUTES", 853 },
    { "AUTONEG", 854 },
    { "AUTONEG_DONE", 855 },
    { "AUTONEG_FEC_OVERRIDE", 856 },
    { "AUTONEG_FEC_OVERRIDE_AUTO", 857 },
    { "AUTONEG_MODE", 858 },
    { "AUTO_EXPAND", 859 },
    { "BANDWIDTH_KBPS", 860 },
    { "BANDWIDTH_KBPS_OPER", 861 },
    { "BASE_BUCKET_WIDTH", 862 },
    { "BASE_ECMP_ID", 863 },
    { "BASE_ENTRY_WIDTH", 864 },
    { "BASE_INDEX", 865 },
    { "BASE_INDEX_AUTO", 866 },
    { "BASE_INDEX_OPER", 867 },
    { "BASE_MC_Q", 868 },
    { "BASE_UC_Q", 869 },
    { "BC", 870 },
    { "BC_MASK_MODE", 871 },
    { "BFD", 872 },
    { "BFD_ERROR", 873 },
    { "BFD_ERROR_MASK", 874 },
    { "BFD_SLOWPATH", 875 },
    { "BFD_SLOWPATH_MASK", 876 },
    { "BFD_TERMINATED", 877 },
    { "BFD_TERMINATED_DROP", 878 },
    { "BFD_UNKNOWN_ACH_ERR", 879 },
    { "BFD_UNKNOWN_CTRL_PKT", 880 },
    { "BFD_UNKNOWN_VER_OR_DISCARD", 881 },
    { "BIN2_FIELD_MASK", 882 },
    { "BIN2_FIELD_SELECT", 883 },
    { "BIN2_L4_OFFSET", 884 },
    { "BIN2_UDF_CHUNK", 885 },
    { "BIN3_FIELD_MASK", 886 },
    { "BIN3_FIELD_SELECT", 887 },
    { "BIN3_L4_OFFSET", 888 },
    { "BIN3_UDF_CHUNK", 889 },
    { "BIN_FIELD_MASK", 890 },
    { "BIN_FIELD_SELECT", 891 },
    { "BIN_UDF_CHUNK", 892 },
    { "BLK_TYPE", 893 },
    { "BLOCKED_EGR_PORTS", 894 },
    { "BLOCK_MASK_A", 895 },
    { "BLOCK_MASK_B", 896 },
    { "BLOCK_MASK_DROP", 897 },
    { "BLOCK_PFC_QUEUE_UPDATES", 898 },
    { "BOS_ACTIONS", 899 },
    { "BPDU", 900 },
    { "BPDU_PROTOCOL", 901 },
    { "BPDU_PROTOCOL_MASK", 902 },
    { "BRIDGE", 903 },
    { "BS_PLL_0_CLK_SEL", 904 },
    { "BS_PLL_1_CLK_SEL", 905 },
    { "BUFFER_POOL", 906 },
    { "BURST_SIZE_AUTO", 907 },
    { "BURST_SIZE_KBITS", 908 },
    { "BURST_SIZE_KBITS_OPER", 909 },
    { "BYPASS", 910 },
    { "BYTE", 911 },
    { "BYTE_COUNT_EGR", 912 },
    { "BYTE_COUNT_ING", 913 },
    { "CANDIDATE_BYTES", 914 },
    { "CANDIDATE_FILTER_EXCEEDED", 915 },
    { "CAP_PORT_LOAD", 916 },
    { "CAP_PORT_QUEUE_SIZE", 917 },
    { "CAP_TM_QUEUE_SIZE", 918 },
    { "CBSM_PREVENTED", 919 },
    { "CBSM_PREVENTED_MASK", 920 },
    { "CELLS", 921 },
    { "CELL_SIZE", 922 },
    { "CELL_TOO_SMALL", 923 },
    { "CELL_USAGE", 924 },
    { "CE_LATENCY", 925 },
    { "CFI", 926 },
    { "CFI_DROP", 927 },
    { "CFI_OR_L3_DISABLE", 928 },
    { "CF_UPDATE_MODE", 929 },
    { "CHANGE_EXP", 930 },
    { "CHANGE_INT_ECN_CNG", 931 },
    { "CHANGE_PAYLOAD_ECN", 932 },
    { "CHANNEL_TYPE", 933 },
    { "CHIP_DEBUG", 934 },
    { "CHUNK_INDEX", 935 },
    { "CL72_RESTART_TIMEOUT_EN", 936 },
    { "CL72_RESTART_TIMEOUT_EN_AUTO", 937 },
    { "CLASS", 938 },
    { "CLASS_BASED_LEARN_DROP", 939 },
    { "CLASS_ID", 940 },
    { "CLEAR_ON_READ", 941 },
    { "CLK_DIVISOR", 942 },
    { "CLK_DIVISOR_OPER", 943 },
    { "CLK_RECOVERY", 944 },
    { "CNG", 945 },
    { "CNTAG", 946 },
    { "CNTAG_DELETE_ON_PRI_MATCH", 947 },
    { "CNTAG_MASK", 948 },
    { "CODE_WORDS", 949 },
    { "CODE_WORD_S0_ERRORS", 950 },
    { "CODE_WORD_S1_ERRORS", 951 },
    { "CODE_WORD_S2_ERRORS", 952 },
    { "CODE_WORD_S3_ERRORS", 953 },
    { "CODE_WORD_S4_ERRORS", 954 },
    { "CODE_WORD_S5_ERRORS", 955 },
    { "CODE_WORD_S6_ERRORS", 956 },
    { "CODE_WORD_S7_ERRORS", 957 },
    { "CODE_WORD_S8_ERRORS", 958 },
    { "COLLECTION_ENABLE", 959 },
    { "COLLECTION_MODE", 960 },
    { "COLOR_MODE", 961 },
    { "COLOR_SPECIFIC_DYNAMIC_LIMITS", 962 },
    { "COLOR_SPECIFIC_LIMITS", 963 },
    { "COMPARE_START", 964 },
    { "COMPARE_STOP", 965 },
    { "COMPOSITE_ERROR", 966 },
    { "COMPRESSED_ETHERTYPE", 967 },
    { "COMPRESSED_IP_PROTOCOL", 968 },
    { "COMPRESSED_IP_TOS_0", 969 },
    { "COMPRESSED_IP_TOS_1", 970 },
    { "COMPRESSED_IP_TTL_0", 971 },
    { "COMPRESSED_IP_TTL_1", 972 },
    { "COMPRESSED_TCP_FLAGS_0", 973 },
    { "COMPRESSED_TCP_FLAGS_1", 974 },
    { "COMPRESSED_TTL", 975 },
    { "COMPRESSION_TYPE", 976 },
    { "COMP_KEY_TYPE", 977 },
    { "CONCAT", 978 },
    { "CONCAT_SUB_FIELD_WIDTH", 979 },
    { "COND_MASK", 980 },
    { "CONGESTION_MARKED", 981 },
    { "CONTROL_PASS", 982 },
    { "COPY_TO_CPU", 983 },
    { "CORE_CLK_FREQ", 984 },
    { "CORE_INDEX", 985 },
    { "CORRECTION_FIELD", 986 },
    { "COS", 987 },
    { "COS_BMAP_LOSSLESS0", 988 },
    { "COS_BMAP_LOSSLESS1", 989 },
    { "COS_LIST", 990 },
    { "COUNTER_INCREMENT", 991 },
    { "COUNT_MODE", 992 },
    { "COUNT_ON_HW_EXCP_DROP", 993 },
    { "COUNT_ON_MIRROR", 994 },
    { "COUNT_ON_RULE_DROP", 995 },
    { "CPU", 996 },
    { "CPU_COS", 997 },
    { "CPU_COS_STRENGTH", 998 },
    { "CPU_MANAGED_LEARNING", 999 },
    { "CPU_OVERRIDE", 1000 },
    { "CPU_Q_CELLS", 1001 },
    { "CPU_Q_HI_PRI", 1002 },
    { "CPU_REASON", 1003 },
    { "CPU_REASON_MASK", 1004 },
    { "CPU_SERVICE_POOL", 1005 },
    { "CTRL_PKTS_TO_CPU", 1006 },
    { "CTR_A_LOWER", 1007 },
    { "CTR_A_UPPER", 1008 },
    { "CTR_B", 1009 },
    { "CTR_ECN", 1010 },
    { "CTR_EFLEX_INDEX", 1011 },
    { "CTR_EGR_DEBUG_SELECT_ID", 1012 },
    { "CTR_EGR_EFLEX_ACTION", 1013 },
    { "CTR_EGR_EFLEX_ACTION_COUNT", 1014 },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_ID", 1015 },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 1016 },
    { "CTR_EGR_EFLEX_OBJECT", 1017 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 1018 },
    { "CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE", 1019 },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE_ID", 1020 },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT_ID", 1021 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_ID", 1022 },
    { "CTR_EGR_FLEX_BASE_INDEX", 1023 },
    { "CTR_EGR_FLEX_OFFSET_MODE", 1024 },
    { "CTR_EGR_FLEX_POOL_ID", 1025 },
    { "CTR_EGR_FLEX_POOL_INFO_ID", 1026 },
    { "CTR_EGR_FLEX_POOL_NUMBER", 1027 },
    { "CTR_EGR_FP_ENTRY_ID", 1028 },
    { "CTR_EVENT_SYNC_STATE_CONTROL_ID", 1029 },
    { "CTR_EVENT_SYNC_STATE_ID", 1030 },
    { "CTR_ING_DEBUG_SELECT_ID", 1031 },
    { "CTR_ING_EFLEX_ACTION", 1032 },
    { "CTR_ING_EFLEX_ACTION_PROFILE_ID", 1033 },
    { "CTR_ING_EFLEX_CONTAINER_ID", 1034 },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 1035 },
    { "CTR_ING_EFLEX_OBJECT", 1036 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_ID", 1037 },
    { "CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE", 1038 },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE_ID", 1039 },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT_ID", 1040 },
    { "CTR_ING_EFLEX_PKT_RESOLUTION_INFO_ID", 1041 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_ID", 1042 },
    { "CTR_ING_FLEX_BASE_INDEX", 1043 },
    { "CTR_ING_FLEX_OFFSET_MODE", 1044 },
    { "CTR_ING_FLEX_POOL_ID", 1045 },
    { "CTR_ING_FLEX_POOL_INFO_ID", 1046 },
    { "CTR_ING_FLEX_POOL_NUMBER", 1047 },
    { "CTR_MIRROR_ING_FLEX_SFLOW_ID", 1048 },
    { "CTR_SRC_A", 1049 },
    { "CTR_SRC_B", 1050 },
    { "CTR_TM_CUT_THROUGH_ID", 1051 },
    { "CTR_TM_STORE_AND_FORWARD_ID", 1052 },
    { "CTR_VAL_DATA", 1053 },
    { "CURRENT_AVAILABLE_CELLS", 1054 },
    { "CURRENT_Q_SIZE", 1055 },
    { "CURRENT_USAGE_CELLS", 1056 },
    { "CUT_THROUGH", 1057 },
    { "CUT_THROUGH_CLASS", 1058 },
    { "CW_LOWER_CLEAR", 1059 },
    { "CW_UPPER_CLEAR", 1060 },
    { "DATA_TYPE", 1061 },
    { "DB", 1062 },
    { "DB_LEVEL_1_BLOCK_0", 1063 },
    { "DB_LEVEL_1_BLOCK_1", 1064 },
    { "DB_LEVEL_1_BLOCK_2", 1065 },
    { "DB_LEVEL_1_BLOCK_3", 1066 },
    { "DB_LEVEL_1_BLOCK_4", 1067 },
    { "DB_LEVEL_1_BLOCK_5", 1068 },
    { "DB_LEVEL_1_BLOCK_6", 1069 },
    { "DB_LEVEL_1_BLOCK_7", 1070 },
    { "DB_LEVEL_1_BLOCK_8", 1071 },
    { "DB_LEVEL_1_BLOCK_9", 1072 },
    { "DEADLOCK_RECOVERY", 1073 },
    { "DEBUG_0", 1074 },
    { "DEBUG_1", 1075 },
    { "DEBUG_10", 1076 },
    { "DEBUG_11", 1077 },
    { "DEBUG_12", 1078 },
    { "DEBUG_13", 1079 },
    { "DEBUG_14", 1080 },
    { "DEBUG_15", 1081 },
    { "DEBUG_2", 1082 },
    { "DEBUG_3", 1083 },
    { "DEBUG_4", 1084 },
    { "DEBUG_5", 1085 },
    { "DEBUG_6", 1086 },
    { "DEBUG_7", 1087 },
    { "DEBUG_8", 1088 },
    { "DEBUG_9", 1089 },
    { "DECAP_PORTS", 1090 },
    { "DEFAULT", 1091 },
    { "DEFAULT_CTR_ING_EFLEX_ACTION", 1092 },
    { "DEFAULT_FP_EM_PDD_TEMPLATE_ID", 1093 },
    { "DEFAULT_FP_EM_POLICY_TEMPLATE_ID", 1094 },
    { "DEFAULT_METER_ING_FP_TEMPLATE_ID", 1095 },
    { "DEFAULT_MTU", 1096 },
    { "DEFAULT_PKT_PRI", 1097 },
    { "DELAY_REQ_DROP", 1098 },
    { "DELAY_REQ_TO_CPU", 1099 },
    { "DELAY_RESP_DROP", 1100 },
    { "DELAY_RESP_TO_CPU", 1101 },
    { "DELETE_OPCODE", 1102 },
    { "DESTINATION", 1103 },
    { "DESTINATION_MASK", 1104 },
    { "DESTINATION_TYPE", 1105 },
    { "DESTINATION_TYPE_MATCH", 1106 },
    { "DESTINATION_TYPE_NON_MATCH", 1107 },
    { "DEST_ADDR", 1108 },
    { "DEST_INDEX_SEL", 1109 },
    { "DEST_TYPE", 1110 },
    { "DETECTION_TIMER", 1111 },
    { "DETECTION_TIMER_GRANULARITY", 1112 },
    { "DEVICE_EM_BANK_ID", 1113 },
    { "DEVICE_EM_GROUP_ID", 1114 },
    { "DEVICE_TS_PTP_MSG_CONTROL_PROFILE_ID", 1115 },
    { "DEV_ID", 1116 },
    { "DFE", 1117 },
    { "DFE_AUTO", 1118 },
    { "DHCP_DROP", 1119 },
    { "DHCP_PROTOCOL", 1120 },
    { "DHCP_PROTOCOL_MASK", 1121 },
    { "DHCP_TO_CPU", 1122 },
    { "DLB_ECMP_ETHERTYPE_ID", 1123 },
    { "DLB_ID", 1124 },
    { "DLB_MONITOR", 1125 },
    { "DLB_MONITOR_MASK", 1126 },
    { "DLB_QUALITY_MAP_ID", 1127 },
    { "DLB_QUANTIZATION_THRESHOLD_ID", 1128 },
    { "DMA_READ_OP_THRESHOLD", 1129 },
    { "DMA_WRITE_OP_THRESHOLD", 1130 },
    { "DOS_ATTACK", 1131 },
    { "DOS_ATTACK_MASK", 1132 },
    { "DOS_ATTACK_TO_CPU", 1133 },
    { "DOS_FRAGMENT", 1134 },
    { "DOS_ICMP", 1135 },
    { "DOS_L2", 1136 },
    { "DOS_L3_ATTACK", 1137 },
    { "DOS_L3_HDR_ERR", 1138 },
    { "DOS_L4_ATTACK", 1139 },
    { "DOS_L4_HDR_ERR", 1140 },
    { "DOT1P_MAPPING_ID", 1141 },
    { "DO_NOT_COPY_FROM_CPU_TO_CPU", 1142 },
    { "DO_NOT_CUT_THROUGH", 1143 },
    { "DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCAL", 1144 },
    { "DO_NOT_FRAGMENT", 1145 },
    { "DROP", 1146 },
    { "DROP_ALL_ZERO_SRC_MAC", 1147 },
    { "DROP_BPDU", 1148 },
    { "DROP_INVALID_IEEE1588_PKT", 1149 },
    { "DROP_INVALID_VLAN_BPDU", 1150 },
    { "DROP_L2", 1151 },
    { "DROP_L3", 1152 },
    { "DROP_MAC_MOVE_FAILURE", 1153 },
    { "DROP_ON_DIP_MATCH", 1154 },
    { "DROP_ON_GROUP_MATCH", 1155 },
    { "DROP_ON_PRI", 1156 },
    { "DROP_ON_PRI_TO_CPU", 1157 },
    { "DROP_PKT", 1158 },
    { "DROP_SRC_IPV6_LINK_LOCAL", 1159 },
    { "DROP_TAG", 1160 },
    { "DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 1161 },
    { "DROP_UNTAG", 1162 },
    { "DSCP", 1163 },
    { "DSCP_MAP", 1164 },
    { "DSCP_PRESERVE_OVERRIDE", 1165 },
    { "DSCP_VALID", 1166 },
    { "DST_1_IS_TRUNK", 1167 },
    { "DST_1_MODPORT", 1168 },
    { "DST_1_TRUNK_ID", 1169 },
    { "DST_2_IS_TRUNK", 1170 },
    { "DST_2_MODPORT", 1171 },
    { "DST_2_TRUNK_ID", 1172 },
    { "DST_BLOCK_MASK", 1173 },
    { "DST_DISCARD", 1174 },
    { "DST_DROP", 1175 },
    { "DST_IPV4", 1176 },
    { "DST_IPV4_MASK", 1177 },
    { "DST_IPV6_LOWER", 1178 },
    { "DST_IPV6_LOWER_MASK", 1179 },
    { "DST_IPV6_MASK_LOWER", 1180 },
    { "DST_IPV6_MASK_UPPER", 1181 },
    { "DST_IPV6_UPPER", 1182 },
    { "DST_IPV6_UPPER_MASK", 1183 },
    { "DST_IP_EQUAL_TO_SRC_IP", 1184 },
    { "DST_L2_DISCARD", 1185 },
    { "DST_L3_DISCARD", 1186 },
    { "DST_L3_LOOKUP_MISS", 1187 },
    { "DST_L4_PORT", 1188 },
    { "DST_L4_PORT_MASK", 1189 },
    { "DST_L4_PORT_OFFSET", 1190 },
    { "DST_MAC", 1191 },
    { "DST_MAC_EQUAL_TO_SRC_MAC", 1192 },
    { "DST_NIV_VIF", 1193 },
    { "DT_ICFI", 1194 },
    { "DT_IPRI", 1195 },
    { "DT_ITAG", 1196 },
    { "DT_OCFI", 1197 },
    { "DT_OPRI", 1198 },
    { "DT_OTAG", 1199 },
    { "DT_PITAG", 1200 },
    { "DT_POTAG", 1201 },
    { "DVP", 1202 },
    { "DYNAMIC_GROUP", 1203 },
    { "DYNAMIC_SHARED_LIMITS", 1204 },
    { "EBST", 1205 },
    { "ECC_DBE_CTR_CNT", 1206 },
    { "ECC_DBE_MEM_CNT", 1207 },
    { "ECC_DBE_REG_CNT", 1208 },
    { "ECC_PARITY_CHECK", 1209 },
    { "ECC_PARITY_ERR_INT_BUS_CNT", 1210 },
    { "ECC_PARITY_ERR_INT_MEM_CNT", 1211 },
    { "ECC_SBE_CTR_CNT", 1212 },
    { "ECC_SBE_MEM_CNT", 1213 },
    { "ECC_SBE_REG_CNT", 1214 },
    { "ECMP_CTR_ING_EFLEX_ACTION_ID", 1215 },
    { "ECMP_ID", 1216 },
    { "ECMP_NHOP", 1217 },
    { "ECMP_NOT_RESOLVED", 1218 },
    { "ECMP_RESOLUTION_ERR", 1219 },
    { "ECN", 1220 },
    { "ECN_CNG_TO_MPLS_EXP_ID", 1221 },
    { "ECN_CNG_TO_MPLS_EXP_PRIORITY", 1222 },
    { "ECN_GREEN_DROP_MAX_THD_CELLS", 1223 },
    { "ECN_GREEN_DROP_MIN_THD_CELLS", 1224 },
    { "ECN_GREEN_DROP_PERCENTAGE", 1225 },
    { "ECN_IP_TO_CNG_ID", 1226 },
    { "ECN_IP_TO_MPLS_EXP_ID", 1227 },
    { "ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE_ID", 1228 },
    { "ECN_IP_TO_MPLS_EXP_PRIORITY", 1229 },
    { "ECN_IP_TO_MPLS_EXP_RESPONSIVE_ID", 1230 },
    { "ECN_LATENCY_PROFILE_ID", 1231 },
    { "ECN_MODE", 1232 },
    { "ECN_MPLS_EXP_TO_IP_ECN_ID", 1233 },
    { "ECN_RED_DROP_MAX_THD_CELLS", 1234 },
    { "ECN_RED_DROP_MIN_THD_CELLS", 1235 },
    { "ECN_RED_DROP_PERCENTAGE", 1236 },
    { "ECN_TNL_DECAP", 1237 },
    { "ECN_TNL_DECAP_ID", 1238 },
    { "ECN_TNL_DECAP_IP_PAYLOAD_ID", 1239 },
    { "ECN_TNL_DECAP_MASK", 1240 },
    { "ECN_TNL_ENCAP_ID", 1241 },
    { "ECN_TNL_ENCAP_IP_PAYLOAD_ID", 1242 },
    { "ECN_TNL_ENCAP_NON_IP_PAYLOAD_ID", 1243 },
    { "ECN_YELLOW_DROP_MAX_THD_CELLS", 1244 },
    { "ECN_YELLOW_DROP_MIN_THD_CELLS", 1245 },
    { "ECN_YELLOW_DROP_PERCENTAGE", 1246 },
    { "EGR_ADAPT_LOOKUP_KEY_MODE", 1247 },
    { "EGR_ADAPT_PORT_GRP_MODE", 1248 },
    { "EGR_ASSIGN_IPRI", 1249 },
    { "EGR_ASSIGN_OPRI", 1250 },
    { "EGR_BLOCK_L2", 1251 },
    { "EGR_BLOCK_L3", 1252 },
    { "EGR_BLOCK_UCAST", 1253 },
    { "EGR_CFI_AS_CNG", 1254 },
    { "EGR_COLOR_UPDATE", 1255 },
    { "EGR_ENCAP", 1256 },
    { "EGR_ICFI", 1257 },
    { "EGR_IPRI", 1258 },
    { "EGR_IPV6_EXT_HDR_PROTO", 1259 },
    { "EGR_IVID", 1260 },
    { "EGR_LATENCY_ADJUST", 1261 },
    { "EGR_MASK", 1262 },
    { "EGR_MEMBER_PORTS", 1263 },
    { "EGR_OBJ_LATENCY_ADJUST", 1264 },
    { "EGR_OBJ_LATENCY_SHIFT", 1265 },
    { "EGR_OCFI", 1266 },
    { "EGR_OPAQUE_TAG", 1267 },
    { "EGR_OPRI", 1268 },
    { "EGR_OVID", 1269 },
    { "EGR_PORTS_TURNAROUND", 1270 },
    { "EGR_PORT_ID", 1271 },
    { "EGR_PORT_ID_MATCH", 1272 },
    { "EGR_PRI", 1273 },
    { "EGR_PURGE_CELL_ERR_DROP", 1274 },
    { "EGR_PVLAN", 1275 },
    { "EGR_REPLACE_PRI", 1276 },
    { "EGR_SERVICE_POOL_MC_CELLS", 1277 },
    { "EGR_SERVICE_POOL_UC_CELLS", 1278 },
    { "EGR_STG_CHECK", 1279 },
    { "EGR_TM_PIPE_ID_MATCH", 1280 },
    { "EGR_TPID", 1281 },
    { "EGR_UNDERLAY_NHOP_ID", 1282 },
    { "EGR_UNDERLAY_NHOP_VALID", 1283 },
    { "EGR_UNTAG", 1284 },
    { "EGR_VID", 1285 },
    { "EGR_VLAN_MEMBERSHIP_CHECK", 1286 },
    { "EGR_WESP", 1287 },
    { "EGR_WESP_IP_PROTO", 1288 },
    { "EGR_XMIT_START_COUNT_BYTES", 1289 },
    { "ELEMENTS", 1290 },
    { "ELEPHANT_GREEN_BYTES", 1291 },
    { "ELEPHANT_PKT", 1292 },
    { "ELEPHANT_RED_BYTES", 1293 },
    { "ELEPHANT_YELLOW_BYTES", 1294 },
    { "ELI_LABEL", 1295 },
    { "EM_KEY_ATTRIBUTE_INDEX", 1296 },
    { "ENABLE", 1297 },
    { "ENABLE_RX", 1298 },
    { "ENABLE_STATS", 1299 },
    { "ENABLE_TX", 1300 },
    { "ENCAP", 1301 },
    { "ENCAP_INDEX", 1302 },
    { "ENQUEUE_TIME_OUT", 1303 },
    { "ENTROPY_LABEL_FLOW_BASED", 1304 },
    { "ENTRY_INUSE_CNT", 1305 },
    { "ENTRY_LIMIT", 1306 },
    { "ENTRY_MAXIMUM", 1307 },
    { "ENTRY_PRIORITY", 1308 },
    { "ENTRY_UTILIZATION", 1309 },
    { "ENUM_VALUE", 1310 },
    { "ERRONEOUS_ENTRIES_LOGGING", 1311 },
    { "ERROR_CONTROL_MAP", 1312 },
    { "ERROR_MASK_127_64", 1313 },
    { "ERROR_MASK_63_0", 1314 },
    { "ERR_ENTRY_CONTENT", 1315 },
    { "ERR_PKT", 1316 },
    { "ERSPAN3_SUB_HDR_DIRECTION", 1317 },
    { "ERSPAN3_SUB_HDR_FRAME_TYPE", 1318 },
    { "ERSPAN3_SUB_HDR_HW_ID", 1319 },
    { "ERSPAN3_SUB_HDR_OPT_SUB_HDR", 1320 },
    { "ERSPAN3_SUB_HDR_PDU_FRAME", 1321 },
    { "ERSPAN3_SUB_HDR_TS_GRA", 1322 },
    { "ETAG", 1323 },
    { "ETAG_ETHERTYPE", 1324 },
    { "ETAG_MAP", 1325 },
    { "ETAG_MASK", 1326 },
    { "ETAG_PARSE", 1327 },
    { "ETHERNET_AV", 1328 },
    { "ETHERTYPE", 1329 },
    { "ETHERTYPE_ELIGIBILITY", 1330 },
    { "ETHERTYPE_MASK", 1331 },
    { "ETH_TYPE", 1332 },
    { "ETRAP", 1333 },
    { "ETRAP_COLOR", 1334 },
    { "ETRAP_CRITICAL_TIME", 1335 },
    { "ETRAP_INTERVAL", 1336 },
    { "ETRAP_MONITOR", 1337 },
    { "ETRAP_MONITOR_MASK", 1338 },
    { "EVENT_GROUP_0", 1339 },
    { "EVENT_GROUP_0_MASK", 1340 },
    { "EVENT_GROUP_1", 1341 },
    { "EVENT_GROUP_1_MASK", 1342 },
    { "EVENT_GROUP_2", 1343 },
    { "EVENT_GROUP_2_MASK", 1344 },
    { "EVENT_GROUP_3", 1345 },
    { "EVENT_GROUP_3_MASK", 1346 },
    { "EVENT_GROUP_4", 1347 },
    { "EVENT_GROUP_4_MASK", 1348 },
    { "EVENT_GROUP_5", 1349 },
    { "EVENT_GROUP_5_MASK", 1350 },
    { "EVENT_GROUP_6", 1351 },
    { "EVENT_GROUP_6_MASK", 1352 },
    { "EVENT_GROUP_7", 1353 },
    { "EVENT_GROUP_7_MASK", 1354 },
    { "EVICTION_MODE", 1355 },
    { "EVICTION_SEED", 1356 },
    { "EVICTION_THD_BYTES", 1357 },
    { "EVICTION_THD_CTR_A", 1358 },
    { "EVICTION_THD_CTR_B", 1359 },
    { "EVICTION_THD_PKTS", 1360 },
    { "EVICTION_THRESHOLD", 1361 },
    { "EVICT_COMPARE", 1362 },
    { "EVICT_RESET", 1363 },
    { "EXP", 1364 },
    { "EXPECTED_L3_MC_IIF_ID", 1365 },
    { "EXP_MAP_ACTION", 1366 },
    { "EXP_MODE", 1367 },
    { "EXTENDED_REACH_PAM4", 1368 },
    { "EXTENDED_REACH_PAM4_AUTO", 1369 },
    { "FAILOVER_CNT", 1370 },
    { "FAILOVER_LOOPBACK", 1371 },
    { "FAILOVER_MODID", 1372 },
    { "FAILOVER_MODPORT", 1373 },
    { "FAILOVER_PORT_SYSTEM", 1374 },
    { "FAIL_CNT", 1375 },
    { "FAST_BER", 1376 },
    { "FDR_END_TIME", 1377 },
    { "FDR_START_TIME", 1378 },
    { "FEC_BYPASS_INDICATION", 1379 },
    { "FEC_BYPASS_INDICATION_AUTO", 1380 },
    { "FEC_CORRECTED_BLOCKS", 1381 },
    { "FEC_CORRECTED_CODEWORDS", 1382 },
    { "FEC_MODE", 1383 },
    { "FEC_SYMBOL_ERRORS", 1384 },
    { "FEC_UNCORRECTED_BLOCKS", 1385 },
    { "FEC_UNCORRECTED_CODEWORDS", 1386 },
    { "FID", 1387 },
    { "FIELD_ID", 1388 },
    { "FIELD_LIST_ERROR_CNT", 1389 },
    { "FIELD_SIZE_ERROR_CNT", 1390 },
    { "FIELD_WIDTH", 1391 },
    { "FIFO_CHANNELS_DMA", 1392 },
    { "FIFO_CHANNELS_MAX_POLLS", 1393 },
    { "FIFO_CHANNELS_MAX_POLLS_OVERRIDE", 1394 },
    { "FIFO_CHANNELS_MODE", 1395 },
    { "FIFO_CHANNELS_POLL", 1396 },
    { "FIFO_FULL", 1397 },
    { "FIFO_THD_CELLS", 1398 },
    { "FILTER_HASH_ROTATE_BITS", 1399 },
    { "FILTER_HASH_SELECT", 1400 },
    { "FIXED_DEVICE_EM_BANK_ID", 1401 },
    { "FLEX_HASH", 1402 },
    { "FLOW_CTRL", 1403 },
    { "FLOW_CTRL_EVENTS", 1404 },
    { "FLOW_CTRL_TYPE", 1405 },
    { "FLOW_CTRL_UC", 1406 },
    { "FLOW_ELEPHANT", 1407 },
    { "FLOW_HASH_ROTATE_BITS", 1408 },
    { "FLOW_HASH_SELECT", 1409 },
    { "FLOW_INSERT_FAILURE", 1410 },
    { "FLOW_INSERT_SUCCESS", 1411 },
    { "FLOW_LABEL", 1412 },
    { "FLOW_LABEL_SELECT", 1413 },
    { "FLOW_SET_SIZE", 1414 },
    { "FOLLOW_UP_DROP", 1415 },
    { "FOLLOW_UP_TO_CPU", 1416 },
    { "FORWARDING_BEHAVIOR", 1417 },
    { "FP_COMPRESSION_ETHERTYPE_ID", 1418 },
    { "FP_COMPRESSION_OPERMODE_PIPEUNIQUE", 1419 },
    { "FP_DELAYED_DROP_ID", 1420 },
    { "FP_DELAYED_REDIRECT_ID", 1421 },
    { "FP_DROP", 1422 },
    { "FP_EGR", 1423 },
    { "FP_EGR_CLASS_ID_SELECT", 1424 },
    { "FP_EGR_DROP", 1425 },
    { "FP_EGR_ENTRY_ID", 1426 },
    { "FP_EGR_GRP_TEMPLATE_ID", 1427 },
    { "FP_EGR_GRP_TEMPLATE_PARTITION_INFO_ID", 1428 },
    { "FP_EGR_OPERMODE_PIPEUNIQUE", 1429 },
    { "FP_EGR_POLICY_TEMPLATE_ID", 1430 },
    { "FP_EGR_PORT_GRP", 1431 },
    { "FP_EGR_RULE_TEMPLATE_ID", 1432 },
    { "FP_EGR_SLICE_ID", 1433 },
    { "FP_EM_ENTRY_ID", 1434 },
    { "FP_EM_GRP_TEMPLATE_ID", 1435 },
    { "FP_EM_GRP_TEMPLATE_PARTITION_INFO_ID", 1436 },
    { "FP_EM_OPERMODE_PIPEUNIQUE", 1437 },
    { "FP_EM_PDD_TEMPLATE_ID", 1438 },
    { "FP_EM_PDD_TEMPLATE_PARTITION_INFO_ID", 1439 },
    { "FP_EM_POLICY_TEMPLATE_ID", 1440 },
    { "FP_EM_PRESEL_ENTRY_COUNT", 1441 },
    { "FP_EM_PRESEL_ENTRY_TEMPLATE_ID", 1442 },
    { "FP_EM_RULE_TEMPLATE_ID", 1443 },
    { "FP_ING", 1444 },
    { "FP_ING_ADD_REDIRECT_DATA_ID", 1445 },
    { "FP_ING_ARP_AS_IP", 1446 },
    { "FP_ING_COMP_DST_IP4_ONLY", 1447 },
    { "FP_ING_COMP_DST_IP6_ONLY", 1448 },
    { "FP_ING_COMP_SRC_IP4_ONLY", 1449 },
    { "FP_ING_COMP_SRC_IP6_ONLY", 1450 },
    { "FP_ING_COS_Q_INT_PRI_MAP_ID", 1451 },
    { "FP_ING_DELAYED_DROP", 1452 },
    { "FP_ING_DROP", 1453 },
    { "FP_ING_ECMP_HASH_ENABLE", 1454 },
    { "FP_ING_ECMP_HASH_OFFSET", 1455 },
    { "FP_ING_ECMP_HASH_USE_CRC", 1456 },
    { "FP_ING_ECMP_USE_UPPER_5_BITS", 1457 },
    { "FP_ING_ENTRY_ID", 1458 },
    { "FP_ING_GRP_SEL_CLASS_ID", 1459 },
    { "FP_ING_GRP_TEMPLATE_ID", 1460 },
    { "FP_ING_GRP_TEMPLATE_PARTITION_INFO_ID", 1461 },
    { "FP_ING_MANUAL_COMP", 1462 },
    { "FP_ING_MASK", 1463 },
    { "FP_ING_OPERMODE", 1464 },
    { "FP_ING_PDD_TEMPLATE_ID", 1465 },
    { "FP_ING_POLICY_TEMPLATE_ID", 1466 },
    { "FP_ING_PRESEL_ENTRY_COUNT", 1467 },
    { "FP_ING_PRESEL_ENTRY_TEMPLATE_ID", 1468 },
    { "FP_ING_PRESEL_GRP_TEMPLATE_ID", 1469 },
    { "FP_ING_RANGE_CHECK_GROUP_ID", 1470 },
    { "FP_ING_RANGE_CHECK_ID", 1471 },
    { "FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUE", 1472 },
    { "FP_ING_RANGE_GROUP", 1473 },
    { "FP_ING_RARP_AS_IP", 1474 },
    { "FP_ING_REDIRECT_EXCLUDE_HGSRCPORT", 1475 },
    { "FP_ING_REDIRECT_EXCLUDE_SRCPORT", 1476 },
    { "FP_ING_REDIRECT_ING_VLANCHECKS", 1477 },
    { "FP_ING_REDIRECT_NHI_EXCLUDE_SRCPORT", 1478 },
    { "FP_ING_REDIRECT_NONUC_HGTRUNKRESOLVE", 1479 },
    { "FP_ING_REDIRECT_NONUC_TRUNKRESOLVE", 1480 },
    { "FP_ING_REDIRECT_PORT_FLOODBLOCK", 1481 },
    { "FP_ING_REDIRECT_VLAN_FLOODBLOCK", 1482 },
    { "FP_ING_REMOVE_REDIRECT_DATA_ID", 1483 },
    { "FP_ING_RULE_TEMPLATE_ID", 1484 },
    { "FP_ING_SBR_TEMPLATE_ID", 1485 },
    { "FP_ING_SEED", 1486 },
    { "FP_ING_SLICE_ID", 1487 },
    { "FP_METER_ACTION_SET", 1488 },
    { "FP_REDIRECT_DROP", 1489 },
    { "FP_REDIRECT_MASK", 1490 },
    { "FP_VLAN", 1491 },
    { "FP_VLAN_DROP", 1492 },
    { "FP_VLAN_ENTRY_ID", 1493 },
    { "FP_VLAN_GRP_TEMPLATE_ID", 1494 },
    { "FP_VLAN_GRP_TEMPLATE_PARTITION_INFO_ID", 1495 },
    { "FP_VLAN_HASH_TABLE_A_ID", 1496 },
    { "FP_VLAN_HASH_TABLE_B_ID", 1497 },
    { "FP_VLAN_OPERMODE_PIPEUNIQUE", 1498 },
    { "FP_VLAN_OVERRIDE_PHB", 1499 },
    { "FP_VLAN_POLICY_TEMPLATE_ID", 1500 },
    { "FP_VLAN_PORT_GRP", 1501 },
    { "FP_VLAN_RULE_TEMPLATE_ID", 1502 },
    { "FP_VLAN_SLICE_ID", 1503 },
    { "FRACTIONAL_DIVISOR", 1504 },
    { "FRAGMENT_ID", 1505 },
    { "FRAGMENT_ID_MASK", 1506 },
    { "FW_CRC_VERIFY", 1507 },
    { "FW_LOAD_METHOD", 1508 },
    { "FW_LOAD_VERIFY", 1509 },
    { "GAL_LABEL", 1510 },
    { "GLOBAL_FID", 1511 },
    { "GLOBAL_HEADROOM", 1512 },
    { "GLOBAL_KEY_MASK", 1513 },
    { "GLOBAL_KEY_MASK_ENABLE", 1514 },
    { "GLOBAL_SHARED_VLAN", 1515 },
    { "GNS", 1516 },
    { "GNS_MASK", 1517 },
    { "GREEN_DROP", 1518 },
    { "GRE_ENCAP", 1519 },
    { "GRE_HEADER", 1520 },
    { "GRE_PROTO", 1521 },
    { "GROUP", 1522 },
    { "GROUP_CNT", 1523 },
    { "GROUP_MAP", 1524 },
    { "GRP_SLICE_TYPE", 1525 },
    { "GTP_HDR_FIRST_BYTE", 1526 },
    { "GTP_HDR_FIRST_BYTE_MASK", 1527 },
    { "HASH", 1528 },
    { "HASH0_ALL_BINS_PRE_PROCESSING_EN", 1529 },
    { "HASH0_BIN0", 1530 },
    { "HASH0_BIN1", 1531 },
    { "HASH0_BIN12_SEED_OVERLAY_EN", 1532 },
    { "HASH0_BIN2_FLEX_EN", 1533 },
    { "HASH0_BIN2_UDF_EN", 1534 },
    { "HASH0_BIN3_FLEX_EN", 1535 },
    { "HASH0_BIN3_UDF_EN", 1536 },
    { "HASH0_BIN5_6_IPSEC_SELECT", 1537 },
    { "HASH0_BIN5_6_L2GRE_MASK", 1538 },
    { "HASH0_BINS0_1_IPV6_FLOW_LABEL_EN", 1539 },
    { "HASH0_BINS0_3_EGR_PORT_ID_EN", 1540 },
    { "HASH0_BINS5_6_GTP_EN", 1541 },
    { "HASH0_BINS5_6_L2GRE_KEY_EN", 1542 },
    { "HASH0_BIN_EXT_FLEX_FIELD_SELECT", 1543 },
    { "HASH0_BIN_FLEX_FIELD_SELECT", 1544 },
    { "HASH0_CNTAG_RPID", 1545 },
    { "HASH0_DST_IP_LOWER", 1546 },
    { "HASH0_DST_IP_UPPER", 1547 },
    { "HASH0_DST_MODID", 1548 },
    { "HASH0_DST_PORT", 1549 },
    { "HASH0_ETH_TYPE", 1550 },
    { "HASH0_EXT_DST_IP_15_0", 1551 },
    { "HASH0_EXT_DST_IP_31_15", 1552 },
    { "HASH0_EXT_DST_IP_47_32", 1553 },
    { "HASH0_EXT_DST_IP_63_48", 1554 },
    { "HASH0_EXT_EGR_PORT_ID_LOWER", 1555 },
    { "HASH0_EXT_ETHERTYPE", 1556 },
    { "HASH0_EXT_FLOW_LABEL_15_0", 1557 },
    { "HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 1558 },
    { "HASH0_EXT_L2GRE_KEY_LOWER", 1559 },
    { "HASH0_EXT_L2GRE_KEY_UPPER", 1560 },
    { "HASH0_EXT_L4_DST_PORT", 1561 },
    { "HASH0_EXT_L4_SRC_PORT", 1562 },
    { "HASH0_EXT_MAC_DA_15_0", 1563 },
    { "HASH0_EXT_MAC_DA_31_16", 1564 },
    { "HASH0_EXT_MAC_DA_47_32", 1565 },
    { "HASH0_EXT_MAC_SA_15_0", 1566 },
    { "HASH0_EXT_MAC_SA_31_16", 1567 },
    { "HASH0_EXT_MAC_SA_47_32", 1568 },
    { "HASH0_EXT_MPLS_2ND_LABEL_15_0", 1569 },
    { "HASH0_EXT_MPLS_3RD_LABEL_15_0", 1570 },
    { "HASH0_EXT_MPLS_LABELS_19_16", 1571 },
    { "HASH0_EXT_MPLS_TOP_LABEL_15_0", 1572 },
    { "HASH0_EXT_PROTOCOL_EGR_PORT_ID_LOWER", 1573 },
    { "HASH0_EXT_SRC_IP_15_0", 1574 },
    { "HASH0_EXT_SRC_IP_31_15", 1575 },
    { "HASH0_EXT_SRC_IP_47_32", 1576 },
    { "HASH0_EXT_SRC_IP_63_48", 1577 },
    { "HASH0_EXT_UDF_1", 1578 },
    { "HASH0_EXT_UDF_2", 1579 },
    { "HASH0_EXT_UDF_3", 1580 },
    { "HASH0_EXT_UDF_4", 1581 },
    { "HASH0_EXT_UDF_5", 1582 },
    { "HASH0_EXT_UDF_6", 1583 },
    { "HASH0_EXT_UDF_7", 1584 },
    { "HASH0_EXT_UDF_8", 1585 },
    { "HASH0_EXT_VLAN_ID", 1586 },
    { "HASH0_EXT_VLAN_ID_FLOW_LABEL_19_16", 1587 },
    { "HASH0_EXT_VRF_ID", 1588 },
    { "HASH0_FLOW_ID_HI", 1589 },
    { "HASH0_FLOW_ID_LO", 1590 },
    { "HASH0_IGNORE_FCOE", 1591 },
    { "HASH0_IGNORE_INNER_4OVER4_GRE_TUNNEL", 1592 },
    { "HASH0_IGNORE_INNER_4OVER4_IP_TUNNEL", 1593 },
    { "HASH0_IGNORE_INNER_4OVER6_GRE_TUNNEL", 1594 },
    { "HASH0_IGNORE_INNER_4OVER6_IP_TUNNEL", 1595 },
    { "HASH0_IGNORE_INNER_6OVER4_GRE_TUNNEL", 1596 },
    { "HASH0_IGNORE_INNER_6OVER4_IP_TUNNEL", 1597 },
    { "HASH0_IGNORE_INNER_6OVER6_GRE_TUNNEL", 1598 },
    { "HASH0_IGNORE_INNER_6OVER6_IP_TUNNEL", 1599 },
    { "HASH0_IGNORE_IPV4", 1600 },
    { "HASH0_IGNORE_IPV6", 1601 },
    { "HASH0_IGNORE_L2GRE", 1602 },
    { "HASH0_IGNORE_MIM", 1603 },
    { "HASH0_IGNORE_MPLS", 1604 },
    { "HASH0_IGNORE_VXLAN", 1605 },
    { "HASH0_INITIAL_VALUE_0", 1606 },
    { "HASH0_INITIAL_VALUE_1", 1607 },
    { "HASH0_INSTANCE0_ALG", 1608 },
    { "HASH0_INSTANCE1_ALG", 1609 },
    { "HASH0_IP_TUNNEL_TERM", 1610 },
    { "HASH0_L2GRE_TERM", 1611 },
    { "HASH0_L4_DST", 1612 },
    { "HASH0_L4_SRC", 1613 },
    { "HASH0_MAC_DA_HI", 1614 },
    { "HASH0_MAC_DA_LO", 1615 },
    { "HASH0_MAC_DA_MED", 1616 },
    { "HASH0_MAC_SA_HI", 1617 },
    { "HASH0_MAC_SA_LO", 1618 },
    { "HASH0_MAC_SA_MED", 1619 },
    { "HASH0_MIM_TERM", 1620 },
    { "HASH0_MIM_USE_TUNNEL_HEADER", 1621 },
    { "HASH0_MPLS_2ND_LABEL", 1622 },
    { "HASH0_MPLS_3RD_LABEL", 1623 },
    { "HASH0_MPLS_LABELS_4MSB", 1624 },
    { "HASH0_MPLS_TERM", 1625 },
    { "HASH0_MPLS_TOP_LABEL", 1626 },
    { "HASH0_NEXT_HEADER", 1627 },
    { "HASH0_PROTOCOL", 1628 },
    { "HASH0_SEED", 1629 },
    { "HASH0_SELECTION", 1630 },
    { "HASH0_SPI_LOWER", 1631 },
    { "HASH0_SPI_UPPER", 1632 },
    { "HASH0_SRC_IP_LOWER", 1633 },
    { "HASH0_SRC_IP_UPPER", 1634 },
    { "HASH0_SRC_MODID", 1635 },
    { "HASH0_SRC_PORT", 1636 },
    { "HASH0_SYMMETRIC_FCOE", 1637 },
    { "HASH0_SYMMETRIC_IPV4", 1638 },
    { "HASH0_SYMMETRIC_IPV6", 1639 },
    { "HASH0_SYMMETRIC_SUPPRESS_UNIDIR_FIELD", 1640 },
    { "HASH0_TEID_LOWER", 1641 },
    { "HASH0_TEID_UPPER", 1642 },
    { "HASH0_TRILL_TERM", 1643 },
    { "HASH0_TRILL_TRANSIT", 1644 },
    { "HASH0_TUNNEL_VID", 1645 },
    { "HASH0_VID", 1646 },
    { "HASH0_VNTAG_DST_VIF", 1647 },
    { "HASH0_VNTAG_SRC_VIF", 1648 },
    { "HASH0_VXLAN_TERM", 1649 },
    { "HASH1_ALL_BINS_PRE_PROCESSING_EN", 1650 },
    { "HASH1_BIN0", 1651 },
    { "HASH1_BIN1", 1652 },
    { "HASH1_BIN12_SEED_OVERLAY_EN", 1653 },
    { "HASH1_BIN2_FLEX_EN", 1654 },
    { "HASH1_BIN2_UDF_EN", 1655 },
    { "HASH1_BIN3_FLEX_EN", 1656 },
    { "HASH1_BIN3_UDF_EN", 1657 },
    { "HASH1_BIN5_6_IPSEC_SELECT", 1658 },
    { "HASH1_BIN5_6_L2GRE_MASK", 1659 },
    { "HASH1_BINS0_1_IPV6_FLOW_LABEL_EN", 1660 },
    { "HASH1_BINS0_3_EGR_PORT_ID_EN", 1661 },
    { "HASH1_BINS5_6_GTP_EN", 1662 },
    { "HASH1_BINS5_6_L2GRE_KEY_EN", 1663 },
    { "HASH1_BIN_EXT_FLEX_FIELD_SELECT", 1664 },
    { "HASH1_BIN_FLEX_FIELD_SELECT", 1665 },
    { "HASH1_CNTAG_RPID", 1666 },
    { "HASH1_DST_IP_LOWER", 1667 },
    { "HASH1_DST_IP_UPPER", 1668 },
    { "HASH1_DST_MODID", 1669 },
    { "HASH1_DST_PORT", 1670 },
    { "HASH1_ETH_TYPE", 1671 },
    { "HASH1_EXT_DST_IP_15_0", 1672 },
    { "HASH1_EXT_DST_IP_31_15", 1673 },
    { "HASH1_EXT_DST_IP_47_32", 1674 },
    { "HASH1_EXT_DST_IP_63_48", 1675 },
    { "HASH1_EXT_EGR_PORT_ID_LOWER", 1676 },
    { "HASH1_EXT_ETHERTYPE", 1677 },
    { "HASH1_EXT_FLOW_LABEL_15_0", 1678 },
    { "HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 1679 },
    { "HASH1_EXT_L2GRE_KEY_LOWER", 1680 },
    { "HASH1_EXT_L2GRE_KEY_UPPER", 1681 },
    { "HASH1_EXT_L4_DST_PORT", 1682 },
    { "HASH1_EXT_L4_SRC_PORT", 1683 },
    { "HASH1_EXT_MAC_DA_15_0", 1684 },
    { "HASH1_EXT_MAC_DA_31_16", 1685 },
    { "HASH1_EXT_MAC_DA_47_32", 1686 },
    { "HASH1_EXT_MAC_SA_15_0", 1687 },
    { "HASH1_EXT_MAC_SA_31_16", 1688 },
    { "HASH1_EXT_MAC_SA_47_32", 1689 },
    { "HASH1_EXT_MPLS_2ND_LABEL_15_0", 1690 },
    { "HASH1_EXT_MPLS_3RD_LABEL_15_0", 1691 },
    { "HASH1_EXT_MPLS_LABELS_19_16", 1692 },
    { "HASH1_EXT_MPLS_TOP_LABEL_15_0", 1693 },
    { "HASH1_EXT_PROTOCOL_EGR_PORT_ID_LOWER", 1694 },
    { "HASH1_EXT_SRC_IP_15_0", 1695 },
    { "HASH1_EXT_SRC_IP_31_15", 1696 },
    { "HASH1_EXT_SRC_IP_47_32", 1697 },
    { "HASH1_EXT_SRC_IP_63_48", 1698 },
    { "HASH1_EXT_UDF_1", 1699 },
    { "HASH1_EXT_UDF_2", 1700 },
    { "HASH1_EXT_UDF_3", 1701 },
    { "HASH1_EXT_UDF_4", 1702 },
    { "HASH1_EXT_UDF_5", 1703 },
    { "HASH1_EXT_UDF_6", 1704 },
    { "HASH1_EXT_UDF_7", 1705 },
    { "HASH1_EXT_UDF_8", 1706 },
    { "HASH1_EXT_VLAN_ID", 1707 },
    { "HASH1_EXT_VLAN_ID_FLOW_LABEL_19_16", 1708 },
    { "HASH1_EXT_VRF_ID", 1709 },
    { "HASH1_FLOW_ID_HI", 1710 },
    { "HASH1_FLOW_ID_LO", 1711 },
    { "HASH1_IGNORE_FCOE", 1712 },
    { "HASH1_IGNORE_INNER_4OVER4_GRE_TUNNEL", 1713 },
    { "HASH1_IGNORE_INNER_4OVER4_IP_TUNNEL", 1714 },
    { "HASH1_IGNORE_INNER_4OVER6_GRE_TUNNEL", 1715 },
    { "HASH1_IGNORE_INNER_4OVER6_IP_TUNNEL", 1716 },
    { "HASH1_IGNORE_INNER_6OVER4_GRE_TUNNEL", 1717 },
    { "HASH1_IGNORE_INNER_6OVER4_IP_TUNNEL", 1718 },
    { "HASH1_IGNORE_INNER_6OVER6_GRE_TUNNEL", 1719 },
    { "HASH1_IGNORE_INNER_6OVER6_IP_TUNNEL", 1720 },
    { "HASH1_IGNORE_IPV4", 1721 },
    { "HASH1_IGNORE_IPV6", 1722 },
    { "HASH1_IGNORE_L2GRE", 1723 },
    { "HASH1_IGNORE_MIM", 1724 },
    { "HASH1_IGNORE_MPLS", 1725 },
    { "HASH1_IGNORE_VXLAN", 1726 },
    { "HASH1_INITIAL_VALUE_0", 1727 },
    { "HASH1_INITIAL_VALUE_1", 1728 },
    { "HASH1_INSTANCE0_ALG", 1729 },
    { "HASH1_INSTANCE1_ALG", 1730 },
    { "HASH1_IP_TUNNEL_TERM", 1731 },
    { "HASH1_L2GRE_TERM", 1732 },
    { "HASH1_L4_DST", 1733 },
    { "HASH1_L4_SRC", 1734 },
    { "HASH1_MAC_DA_HI", 1735 },
    { "HASH1_MAC_DA_LO", 1736 },
    { "HASH1_MAC_DA_MED", 1737 },
    { "HASH1_MAC_SA_HI", 1738 },
    { "HASH1_MAC_SA_LO", 1739 },
    { "HASH1_MAC_SA_MED", 1740 },
    { "HASH1_MIM_TERM", 1741 },
    { "HASH1_MIM_USE_TUNNEL_HEADER", 1742 },
    { "HASH1_MPLS_2ND_LABEL", 1743 },
    { "HASH1_MPLS_3RD_LABEL", 1744 },
    { "HASH1_MPLS_LABELS_4MSB", 1745 },
    { "HASH1_MPLS_TERM", 1746 },
    { "HASH1_MPLS_TOP_LABEL", 1747 },
    { "HASH1_NEXT_HEADER", 1748 },
    { "HASH1_PROTOCOL", 1749 },
    { "HASH1_SEED", 1750 },
    { "HASH1_SELECTION", 1751 },
    { "HASH1_SPI_LOWER", 1752 },
    { "HASH1_SPI_UPPER", 1753 },
    { "HASH1_SRC_IP_LOWER", 1754 },
    { "HASH1_SRC_IP_UPPER", 1755 },
    { "HASH1_SRC_MODID", 1756 },
    { "HASH1_SRC_PORT", 1757 },
    { "HASH1_SYMMETRIC_FCOE", 1758 },
    { "HASH1_SYMMETRIC_IPV4", 1759 },
    { "HASH1_SYMMETRIC_IPV6", 1760 },
    { "HASH1_SYMMETRIC_SUPPRESS_UNIDIR_FIELD", 1761 },
    { "HASH1_TEID_LOWER", 1762 },
    { "HASH1_TEID_UPPER", 1763 },
    { "HASH1_TRILL_TERM", 1764 },
    { "HASH1_TRILL_TRANSIT", 1765 },
    { "HASH1_TUNNEL_VID", 1766 },
    { "HASH1_VID", 1767 },
    { "HASH1_VNTAG_DST_VIF", 1768 },
    { "HASH1_VNTAG_SRC_VIF", 1769 },
    { "HASH1_VXLAN_TERM", 1770 },
    { "HASH_ALG", 1771 },
    { "HASH_BUCKET_BITMAP", 1772 },
    { "HASH_MASK", 1773 },
    { "HASH_USE_MPLS_STACK", 1774 },
    { "HEADER_TYPE", 1775 },
    { "HEADROOM_CELLS", 1776 },
    { "HEADROOM_LIMIT_AUTO", 1777 },
    { "HEADROOM_LIMIT_CELLS", 1778 },
    { "HEADROOM_LIMIT_CELLS_OPER", 1779 },
    { "HEADROOM_POOL", 1780 },
    { "HEADROOM_POOL_INDEX", 1781 },
    { "HEADROOM_USAGE_CELLS", 1782 },
    { "HIGHEST_DROP_CODE", 1783 },
    { "HIGHEST_DROP_CODE_MASK", 1784 },
    { "HIGH_CNG_LIMIT_CELLS", 1785 },
    { "HIGH_SEVERITY_ERR", 1786 },
    { "HIGH_SEVERITY_ERR_CNT", 1787 },
    { "HIGH_SEVERITY_ERR_INTERVAL", 1788 },
    { "HIGH_SEVERITY_ERR_SUPPRESSION", 1789 },
    { "HIGH_SEVERITY_ERR_THRESHOLD", 1790 },
    { "HIGH_WATERMARK_CELL_USAGE", 1791 },
    { "HIGH_WATERMARK_CLEAR_ON_READ", 1792 },
    { "HIGIG", 1793 },
    { "HIGIG3", 1794 },
    { "HIGIG3_BASE_HDR", 1795 },
    { "HIGIG3_ETHERTYPE", 1796 },
    { "HIGIG3_ETHERTYPE_MASK", 1797 },
    { "HIGIG_ERR", 1798 },
    { "HIGIG_MASK", 1799 },
    { "HIGIG_MC", 1800 },
    { "HIGIG_MIRROR", 1801 },
    { "HIGIG_UC", 1802 },
    { "HIGIG_UNKNOWN_HDR_TYPE", 1803 },
    { "HIT", 1804 },
    { "HIT_DST_MAC", 1805 },
    { "HIT_LOCAL_SRC_MAC", 1806 },
    { "HIT_MODE", 1807 },
    { "HIT_SRC_MAC", 1808 },
    { "HOPLIMIT_COPY_TO_CPU", 1809 },
    { "HOP_LIMIT", 1810 },
    { "HOST_NUMBER_MODE", 1811 },
    { "HOST_NUMBER_START_OFFSET", 1812 },
    { "HOST_NUMBER_WIDTH", 1813 },
    { "HULL_MODE", 1814 },
    { "HW_FAULT", 1815 },
    { "HW_FAULT_CNT", 1816 },
    { "HW_LTID", 1817 },
    { "HW_UPDATE", 1818 },
    { "ICFI", 1819 },
    { "ICMPV4_PKT_MAX_SIZE", 1820 },
    { "ICMPV4_PKT_MAX_SIZE_EXCEEDED", 1821 },
    { "ICMPV6_PKT_MAX_SIZE", 1822 },
    { "ICMPV6_PKT_MAX_SIZE_EXCEEDED", 1823 },
    { "ICMP_FRAGMENT", 1824 },
    { "ICMP_REDIRECT", 1825 },
    { "ICMP_REDIRECT_MASK", 1826 },
    { "ICMP_REDIRECT_PKT_TO_CPU", 1827 },
    { "IEEE1588_UNKNOWN_VERSION", 1828 },
    { "IEEE1588_UNKNOWN_VERSION_MASK", 1829 },
    { "IEEE1588_VERSION", 1830 },
    { "IEEE1588_VERSION_UNKNOWN_TO_CPU", 1831 },
    { "IEEE_1588", 1832 },
    { "IEEE_802_1AS", 1833 },
    { "IGMP_MLD_SNOOPING", 1834 },
    { "IGMP_PROTOCOL", 1835 },
    { "IGMP_PROTOCOL_MASK", 1836 },
    { "IGMP_QUERY_FWD_ACTION", 1837 },
    { "IGMP_QUERY_TO_CPU", 1838 },
    { "IGMP_REPORT_LEAVE_FWD_ACTION", 1839 },
    { "IGMP_REPORT_LEAVE_TO_CPU", 1840 },
    { "IGMP_RESERVED_MC", 1841 },
    { "IGMP_UNKNOWN_MSG_FWD_ACTION", 1842 },
    { "IGMP_UNKNOWN_MSG_TO_CPU", 1843 },
    { "IGNORE_IP_EXTN_HDR", 1844 },
    { "IGNORE_MPLS_RESERVED_LABELS", 1845 },
    { "IGNORE_UC_IGMP_PAYLOAD", 1846 },
    { "IGNORE_UC_MLD_PAYLOAD", 1847 },
    { "IGNORE_UDP_CHECKSUM", 1848 },
    { "INACTIVITY_TIME", 1849 },
    { "INBAND_TELEMETRY", 1850 },
    { "INBAND_TELEMETRY_DATAPLANE", 1851 },
    { "INBAND_TELEMETRY_DATAPLANE_EXCEPTION_DROP", 1852 },
    { "INBAND_TELEMETRY_DATAPLANE_HOP_LIMIT_EXCEEDED", 1853 },
    { "INBAND_TELEMETRY_DATAPLANE_TURNAROUND", 1854 },
    { "INBAND_TELEMETRY_HOP_LIMIT", 1855 },
    { "INBAND_TELEMETRY_HOP_LIMIT_MASK", 1856 },
    { "INBAND_TELEMETRY_IFA", 1857 },
    { "INBAND_TELEMETRY_IOAM", 1858 },
    { "INBAND_TELEMETRY_MASK", 1859 },
    { "INBAND_TELEMETRY_TURN_AROUND", 1860 },
    { "INBAND_TELEMETRY_TURN_AROUND_MASK", 1861 },
    { "INBAND_TELEMETRY_VECTOR_MISS_MATCH_DROP", 1862 },
    { "INCREMENTAL_TRACE_OPTION", 1863 },
    { "INDEX_ALLOC_KEY_FIELD", 1864 },
    { "INDEX_CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 1865 },
    { "INDEX_CTR_ING_EFLEX_OPERAND_PROFILE_ID", 1866 },
    { "ING_BLOCK_LINK", 1867 },
    { "ING_CFI_AS_CNG", 1868 },
    { "ING_EGR_MASK", 1869 },
    { "ING_EGR_MEMBER_PORTS", 1870 },
    { "ING_HEADROOM_POOL_CELLS", 1871 },
    { "ING_ICFI", 1872 },
    { "ING_IPRI", 1873 },
    { "ING_IPV6_EXT_HDR_PROTO", 1874 },
    { "ING_IVID", 1875 },
    { "ING_MEMBER_PORTS", 1876 },
    { "ING_MIN_MODE", 1877 },
    { "ING_OCFI", 1878 },
    { "ING_OPRI", 1879 },
    { "ING_OVID", 1880 },
    { "ING_PORT_ID", 1881 },
    { "ING_PORT_ID_MATCH", 1882 },
    { "ING_PRI", 1883 },
    { "ING_PRI_MAP_ID", 1884 },
    { "ING_PVLAN", 1885 },
    { "ING_SERVICE_POOL_CELLS", 1886 },
    { "ING_SYSTEM_PORT_TABLE_ID", 1887 },
    { "ING_TM_PIPE_ID_MATCH", 1888 },
    { "ING_TPID", 1889 },
    { "ING_UNDERLAY_NHOP_ID", 1890 },
    { "ING_UNDERLAY_NHOP_VALID", 1891 },
    { "ING_VLAN_MEMBERSHIP_CHECK", 1892 },
    { "ING_VLAN_OUTER_TPID_ID", 1893 },
    { "ING_WESP", 1894 },
    { "ING_WESP_IP_PROTO", 1895 },
    { "INITIAL_SEQ_NUM", 1896 },
    { "INITIAL_VALUE_0", 1897 },
    { "INITIAL_VALUE_1", 1898 },
    { "INITIATOR", 1899 },
    { "INJECT_ERR_BIT_NUM", 1900 },
    { "INJECT_VALIDATE", 1901 },
    { "INNER_FCOE_HDR", 1902 },
    { "INNER_FCOE_HDR_MASK", 1903 },
    { "INNER_IFA_HDR", 1904 },
    { "INNER_IFA_HDR_MASK", 1905 },
    { "INNER_IP_PAYLOAD_MAX_CHECK", 1906 },
    { "INNER_IP_PAYLOAD_MAX_SIZE", 1907 },
    { "INNER_IP_PAYLOAD_MIN_CHECK", 1908 },
    { "INNER_IP_PAYLOAD_MIN_SIZE", 1909 },
    { "INNER_L3_HDR", 1910 },
    { "INNER_L3_HDR_MASK", 1911 },
    { "INNER_TPID", 1912 },
    { "INNER_VLAN_ASSINGMENT_VLAN_RANGE_ID", 1913 },
    { "INPORT_BITMAP_INDEX", 1914 },
    { "INSERT_OPCODE", 1915 },
    { "INSTANT_ECN_GREEN_DROP_MAX_THD_CELLS", 1916 },
    { "INSTANT_ECN_GREEN_DROP_MIN_THD_CELLS", 1917 },
    { "INSTANT_ECN_GREEN_DROP_PERCENTAGE", 1918 },
    { "INSTANT_ECN_RED_DROP_MAX_THD_CELLS", 1919 },
    { "INSTANT_ECN_RED_DROP_MIN_THD_CELLS", 1920 },
    { "INSTANT_ECN_RED_DROP_PERCENTAGE", 1921 },
    { "INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLS", 1922 },
    { "INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLS", 1923 },
    { "INSTANT_ECN_YELLOW_DROP_PERCENTAGE", 1924 },
    { "INTERRUPT_ENABLE", 1925 },
    { "INTERVAL", 1926 },
    { "INTERVAL_SHIFT", 1927 },
    { "INTERVAL_SIZE", 1928 },
    { "INTER_FRAME_GAP", 1929 },
    { "INTER_FRAME_GAP_AUTO", 1930 },
    { "INTER_FRAME_GAP_BYTE", 1931 },
    { "INTER_FRAME_GAP_ENCAP", 1932 },
    { "INTER_FRAME_GAP_HIGIG2_BYTE", 1933 },
    { "INTER_FRAME_GAP_OPER", 1934 },
    { "INT_ECN_CNG", 1935 },
    { "INT_PRI", 1936 },
    { "INT_PRI_MASK", 1937 },
    { "INUSE_ENTRIES", 1938 },
    { "INUSE_RAW_BUCKETS", 1939 },
    { "INVALID_1588_PKT", 1940 },
    { "INVALID_DEST_PORT_PKT", 1941 },
    { "INVALID_HIGIG2_DST_PORT", 1942 },
    { "INVALID_TPID", 1943 },
    { "INVALID_VLAN", 1944 },
    { "INVALID_VLAN_DROP", 1945 },
    { "INVERT_DATA_RX", 1946 },
    { "INVERT_DATA_TX", 1947 },
    { "IOAM_TRACE_TYPE", 1948 },
    { "IOAM_TRACE_TYPE_MASK", 1949 },
    { "IOAM_TYPE", 1950 },
    { "IPFIX_VERSION", 1951 },
    { "IPMCV4_DROP", 1952 },
    { "IPMCV4_PKT", 1953 },
    { "IPMCV6_DROP", 1954 },
    { "IPMCV6_PKT", 1955 },
    { "IPMC_L3_SELF_INTF", 1956 },
    { "IPMC_ROUTE_SAME_VLAN", 1957 },
    { "IPMC_RSVD_PROTOCOL", 1958 },
    { "IPMC_RSVD_PROTOCOL_MASK", 1959 },
    { "IPMC_USE_L3_IIF", 1960 },
    { "IPRI", 1961 },
    { "IPV4", 1962 },
    { "IPV4_COMPRESSION_STRENGTH_PROFILE_INDEX", 1963 },
    { "IPV4_DROP", 1964 },
    { "IPV4_ERROR_TO_CPU", 1965 },
    { "IPV4_GRE_PAYLOAD", 1966 },
    { "IPV4_INDEX", 1967 },
    { "IPV4_IN_IPV4_DF_MODE", 1968 },
    { "IPV4_MASK", 1969 },
    { "IPV4_MC", 1970 },
    { "IPV4_MC_DST_MAC_CHECK", 1971 },
    { "IPV4_MC_L2_FWD", 1972 },
    { "IPV4_MC_ROUTED", 1973 },
    { "IPV4_MC_ROUTER_ADV_PKT_FWD_ACTION", 1974 },
    { "IPV4_MC_ROUTER_ADV_PKT_TO_CPU", 1975 },
    { "IPV4_MC_TERMINATION", 1976 },
    { "IPV4_OTHER", 1977 },
    { "IPV4_PAYLOAD", 1978 },
    { "IPV4_PKT", 1979 },
    { "IPV4_PROTOCOL_ERR", 1980 },
    { "IPV4_RESVD_MC_PKT_FWD_ACTION", 1981 },
    { "IPV4_RESVD_MC_PKT_TO_CPU", 1982 },
    { "IPV4_TCP", 1983 },
    { "IPV4_TERMINATION", 1984 },
    { "IPV4_UC", 1985 },
    { "IPV4_UC_DST_MISS_TO_CPU", 1986 },
    { "IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 1987 },
    { "IPV4_UC_STRENGTH_PROFILE_INDEX", 1988 },
    { "IPV4_UC_VRF_STRENGTH_PROFILE_INDEX", 1989 },
    { "IPV4_UDP", 1990 },
    { "IPV4_UNKNOWN_MC_TO_CPU", 1991 },
    { "IPV6", 1992 },
    { "IPV6_COMPRESSION_STRENGTH_PROFILE_INDEX", 1993 },
    { "IPV6_DROP", 1994 },
    { "IPV6_ENCAP", 1995 },
    { "IPV6_ERROR_TO_CPU", 1996 },
    { "IPV6_GRE_PAYLOAD", 1997 },
    { "IPV6_IN_IPV4_DF_MODE", 1998 },
    { "IPV6_LOWER", 1999 },
    { "IPV6_LOWER_MASK", 2000 },
    { "IPV6_MC", 2001 },
    { "IPV6_MC_DST_MAC_CHECK", 2002 },
    { "IPV6_MC_L2_FWD", 2003 },
    { "IPV6_MC_ROUTED", 2004 },
    { "IPV6_MC_ROUTER_ADV_PKT_FWD_ACTION", 2005 },
    { "IPV6_MC_ROUTER_ADV_PKT_TO_CPU", 2006 },
    { "IPV6_MC_TERMINATION", 2007 },
    { "IPV6_MIN_FRAGMENT_SIZE", 2008 },
    { "IPV6_MIN_FRAGMENT_SIZE_CHECK", 2009 },
    { "IPV6_NEXT_HEADER", 2010 },
    { "IPV6_NEXT_HEADER_OFFSET", 2011 },
    { "IPV6_OTHER", 2012 },
    { "IPV6_PAYLOAD", 2013 },
    { "IPV6_PKT", 2014 },
    { "IPV6_PREFIX_LOWER", 2015 },
    { "IPV6_PREFIX_UPPER", 2016 },
    { "IPV6_PROTOCOL_ERR", 2017 },
    { "IPV6_RESVD_MC_PKT_FWD_ACTION", 2018 },
    { "IPV6_RESVD_MC_PKT_TO_CPU", 2019 },
    { "IPV6_ROUTING_HDR_TYPE_0_DROP", 2020 },
    { "IPV6_TCP", 2021 },
    { "IPV6_TERMINATION", 2022 },
    { "IPV6_UC", 2023 },
    { "IPV6_UC_MISS_TO_CPU", 2024 },
    { "IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 2025 },
    { "IPV6_UC_STRENGTH_PROFILE_INDEX", 2026 },
    { "IPV6_UC_VRF_STRENGTH_PROFILE_INDEX", 2027 },
    { "IPV6_UDP", 2028 },
    { "IPV6_UNKNOWN_MC_TO_CPU", 2029 },
    { "IPV6_UPPER", 2030 },
    { "IPV6_UPPER_MASK", 2031 },
    { "IP_FIRST_FRAGMENT", 2032 },
    { "IP_FLAGS", 2033 },
    { "IP_FLAGS_MASK", 2034 },
    { "IP_IN_IP_OFFSET", 2035 },
    { "IP_MC_DROP", 2036 },
    { "IP_MC_L3_IIF_MISMATCH", 2037 },
    { "IP_MC_L3_IIF_MISMATCH_MASK", 2038 },
    { "IP_MC_MISS", 2039 },
    { "IP_MC_MISS_MASK", 2040 },
    { "IP_MC_RSVD_PROTOCOL", 2041 },
    { "IP_OPTIONS_PKT", 2042 },
    { "IP_OPTIONS_PKT_MASK", 2043 },
    { "IP_PROTO", 2044 },
    { "IP_PROTOCOL", 2045 },
    { "IP_PROTOCOL_MASK", 2046 },
    { "IP_PROTOCOL_OFFSET", 2047 },
    { "IP_UNKNOWN_MC_AS_L2_MC", 2048 },
    { "IS_SOP", 2049 },
    { "IS_TRUNK", 2050 },
    { "ITU_MODE", 2051 },
    { "IVID", 2052 },
    { "IVID_VALID", 2053 },
    { "JITTER", 2054 },
    { "JUMBO_PKT_SIZE", 2055 },
    { "KEEP_DST_MAC", 2056 },
    { "KEEP_PAYLOAD_DSCP", 2057 },
    { "KEEP_SRC_MAC", 2058 },
    { "KEEP_TTL", 2059 },
    { "KEEP_VLAN_ID", 2060 },
    { "KEY", 2061 },
    { "KEY0", 2062 },
    { "KEY0_MASK", 2063 },
    { "KEY1", 2064 },
    { "KEY1_MASK", 2065 },
    { "KEY2", 2066 },
    { "KEY2_MASK", 2067 },
    { "KEY_INPUT_LEVEL_1_BLOCK_0", 2068 },
    { "KEY_INPUT_LEVEL_1_BLOCK_1", 2069 },
    { "KEY_INPUT_LEVEL_1_BLOCK_2", 2070 },
    { "KEY_INPUT_LEVEL_1_BLOCK_3", 2071 },
    { "KEY_INPUT_LEVEL_1_BLOCK_4", 2072 },
    { "KEY_INPUT_LEVEL_1_BLOCK_5", 2073 },
    { "KEY_INPUT_LEVEL_1_BLOCK_6", 2074 },
    { "KEY_INPUT_LEVEL_1_BLOCK_7", 2075 },
    { "KEY_INPUT_LEVEL_1_BLOCK_8", 2076 },
    { "KEY_INPUT_LEVEL_1_BLOCK_9", 2077 },
    { "KEY_TYPE", 2078 },
    { "KNOWN_MC", 2079 },
    { "L2", 2080 },
    { "L2_DST_BLOCK_ID", 2081 },
    { "L2_DST_LOOKUP_FAILURE", 2082 },
    { "L2_DST_LOOKUP_FAILURE_MASK", 2083 },
    { "L2_EIF_ID", 2084 },
    { "L2_FWD_IPMCV4", 2085 },
    { "L2_FWD_IPMCV6", 2086 },
    { "L2_HASH_ALG", 2087 },
    { "L2_L3_MC_COMBINED_MODE", 2088 },
    { "L2_LEARN_DATA_ID", 2089 },
    { "L2_MASK", 2090 },
    { "L2_MC", 2091 },
    { "L2_MC_DROP", 2092 },
    { "L2_MC_FID_LOOKUP", 2093 },
    { "L2_MC_GROUP_ID", 2094 },
    { "L2_MC_GRP_ID", 2095 },
    { "L2_MC_MISS", 2096 },
    { "L2_MC_MISS_MASK", 2097 },
    { "L2_MISS_DROP", 2098 },
    { "L2_MISS_TOCPU", 2099 },
    { "L2_MOVE", 2100 },
    { "L2_MOVE_MASK", 2101 },
    { "L2_MTU_FAIL", 2102 },
    { "L2_MY_STATION", 2103 },
    { "L2_MY_STATION_HIT", 2104 },
    { "L2_MY_STATION_HIT_MASK", 2105 },
    { "L2_NON_UCAST_DROP", 2106 },
    { "L2_NON_UCAST_TOCPU", 2107 },
    { "L2_OFFSET", 2108 },
    { "L2_OPAQUE_TAG_ID", 2109 },
    { "L2_PFM", 2110 },
    { "L2_PORT", 2111 },
    { "L2_PROTO", 2112 },
    { "L2_PROTOCOL_PKT", 2113 },
    { "L2_PROTO_MASK", 2114 },
    { "L2_SRC_LOOKUP_FAILURE", 2115 },
    { "L2_SRC_LOOKUP_FAILURE_MASK", 2116 },
    { "L2_SWITCH", 2117 },
    { "L2_TYPE", 2118 },
    { "L2_TYPE_MASK", 2119 },
    { "L3_DST_MISS", 2120 },
    { "L3_DST_MISS_MASK", 2121 },
    { "L3_EIF_ID", 2122 },
    { "L3_EIF_VALID", 2123 },
    { "L3_FIELDS", 2124 },
    { "L3_FIELDS_MASK", 2125 },
    { "L3_HASH_ALG", 2126 },
    { "L3_HDR_ERR", 2127 },
    { "L3_HDR_ERR_MASK", 2128 },
    { "L3_HDR_ERR_TO_CPU", 2129 },
    { "L3_IIF_ID", 2130 },
    { "L3_IIF_PROFILE_ID", 2131 },
    { "L3_IPV4_MC_CTR_ING_EFLEX_ACTION_ID", 2132 },
    { "L3_IPV4_PFM", 2133 },
    { "L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION_ID", 2134 },
    { "L3_IPV6_MC_CTR_ING_EFLEX_ACTION_ID", 2135 },
    { "L3_IPV6_PFM", 2136 },
    { "L3_IPV6_PREFIX_TO_IPV4_MAP_ID", 2137 },
    { "L3_IPV6_RESERVED_MC_ID", 2138 },
    { "L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION_ID", 2139 },
    { "L3_IP_OPTION_CONTROL_PROFILE_ID", 2140 },
    { "L3_MC_ERROR_TO_CPU", 2141 },
    { "L3_MC_IIF_ID", 2142 },
    { "L3_MC_INDEX_ERROR_TO_CPU", 2143 },
    { "L3_MC_MISS_TO_L2", 2144 },
    { "L3_MC_NHOP_CTR_EGR_EFLEX_ACTION_ID", 2145 },
    { "L3_MC_PORT_MISS_TO_CPU", 2146 },
    { "L3_MC_RPA_PROFILE_ID", 2147 },
    { "L3_MC_TNL_DROP", 2148 },
    { "L3_MTU", 2149 },
    { "L3_MTU_CHECK_FAIL", 2150 },
    { "L3_MTU_CHECK_FAIL_MASK", 2151 },
    { "L3_MTU_CHECK_FAIL_TO_CPU", 2152 },
    { "L3_MTU_ERR", 2153 },
    { "L3_NON_UDP_OFFSET", 2154 },
    { "L3_OFFSET", 2155 },
    { "L3_OVERRIDE_IP_MC_DO_VLAN", 2156 },
    { "L3_PAYLOAD", 2157 },
    { "L3_PORT", 2158 },
    { "L3_SLOW_PATH_TO_CPU", 2159 },
    { "L3_SRC_HIT", 2160 },
    { "L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION_ID", 2161 },
    { "L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION_ID", 2162 },
    { "L3_SRC_MISS", 2163 },
    { "L3_SRC_MISS_MASK", 2164 },
    { "L3_SRC_MOVE", 2165 },
    { "L3_SRC_MOVE_MASK", 2166 },
    { "L3_TTL_ERR", 2167 },
    { "L3_UC_NHOP_CTR_EGR_EFLEX_ACTION_ID", 2168 },
    { "L3_UDP_OFFSET", 2169 },
    { "L4DST_PORT", 2170 },
    { "L4DST_PORT_MASK", 2171 },
    { "L4_DST_PORT", 2172 },
    { "L4_PORT", 2173 },
    { "L4_PORT_MASK", 2174 },
    { "L4_SRC_PORT", 2175 },
    { "LABEL", 2176 },
    { "LABEL_ACTION", 2177 },
    { "LABEL_EXP", 2178 },
    { "LABEL_FWD_CTRL", 2179 },
    { "LABEL_FWD_CTRL_MASK", 2180 },
    { "LABEL_REORDER", 2181 },
    { "LABEL_TTL", 2182 },
    { "LAG_FAILOVER", 2183 },
    { "LANE_INDEX", 2184 },
    { "LARGE_VRF", 2185 },
    { "LAST_DERIVED_ECN", 2186 },
    { "LAST_OPERATIONAL_STATE", 2187 },
    { "LATENCY_ADJUST", 2188 },
    { "LAYER", 2189 },
    { "LBID_COMPUTE", 2190 },
    { "LB_HASH", 2191 },
    { "LB_HASH_FLOW_BASED", 2192 },
    { "LB_HASH_FLOW_BASED_L2", 2193 },
    { "LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 2194 },
    { "LB_HASH_FLOW_BASED_RH", 2195 },
    { "LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION_ID", 2196 },
    { "LB_HASH_FLOW_ECMP_OUTPUT_SELECTION_ID", 2197 },
    { "LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION_ID", 2198 },
    { "LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION_ID", 2199 },
    { "LB_HASH_GTP_L4_PORT_MATCH_ID", 2200 },
    { "LB_HASH_PORT_LB_NUM", 2201 },
    { "LB_HASH_USE_FLOW_DLB_ECMP", 2202 },
    { "LB_HASH_USE_FLOW_FAILOVER", 2203 },
    { "LB_HASH_USE_FLOW_NONUC", 2204 },
    { "LB_HASH_USE_FLOW_UC", 2205 },
    { "LB_MODE", 2206 },
    { "LB_TO_LB_DROP", 2207 },
    { "LEVEL0_RANDOM_SEED", 2208 },
    { "LEVEL1_RANDOM_SEED", 2209 },
    { "LEVEL2_CONCAT", 2210 },
    { "LEVEL2_OFFSET", 2211 },
    { "LEVEL2_SUBSET_SELECT", 2212 },
    { "LIMIT_CELLS", 2213 },
    { "LIMIT_CELLS_OPER", 2214 },
    { "LINKSCAN_MODE", 2215 },
    { "LINK_DELAY", 2216 },
    { "LINK_STATE", 2217 },
    { "LINK_TRAINING", 2218 },
    { "LINK_TRAINING_DONE", 2219 },
    { "LINK_TRAINING_OFF", 2220 },
    { "LIST_COMPRESSED", 2221 },
    { "LNS", 2222 },
    { "LNS_MASK", 2223 },
    { "LOCAL_FAULT", 2224 },
    { "LOCAL_FAULT_DISABLE", 2225 },
    { "LONG_CH", 2226 },
    { "LOOKUP", 2227 },
    { "LOOKUP0_LT", 2228 },
    { "LOOKUP1_LT", 2229 },
    { "LOOKUP_CNT", 2230 },
    { "LOOKUP_OPCODE", 2231 },
    { "LOOPBACK", 2232 },
    { "LOOPBACK_HDR", 2233 },
    { "LOOPBACK_HDR_MASK", 2234 },
    { "LOOPBACK_MODE", 2235 },
    { "LOOPBACK_PORTS", 2236 },
    { "LOOPBACK_PORTS_MASK_ACTION", 2237 },
    { "LOOPBACK_PORTS_MASK_TARGET", 2238 },
    { "LOOPBACK_TYPE", 2239 },
    { "LOOPBACK_TYPE_MASK", 2240 },
    { "LOSSLESS", 2241 },
    { "LOSSLESS0_BYTE", 2242 },
    { "LOSSLESS0_FLOW_CTRL", 2243 },
    { "LOSSLESS0_PKT", 2244 },
    { "LOSSLESS1_BYTE", 2245 },
    { "LOSSLESS1_FLOW_CTRL", 2246 },
    { "LOSSLESS1_PKT", 2247 },
    { "LOSSLESS_PRI_GRP", 2248 },
    { "LOSSY_BYTE", 2249 },
    { "LOSSY_HIGH_BYTE", 2250 },
    { "LOSSY_HIGH_PKT", 2251 },
    { "LOSSY_LOW_BYTE", 2252 },
    { "LOSSY_LOW_PKT", 2253 },
    { "LOW_CNG_LIMIT_CELLS", 2254 },
    { "LOW_PRI_DYNAMIC", 2255 },
    { "LP_DFE", 2256 },
    { "LP_DFE_AUTO", 2257 },
    { "LP_TX_PRECODER_ON", 2258 },
    { "LP_TX_PRECODER_ON_AUTO", 2259 },
    { "LTID", 2260 },
    { "LTID_AUTO", 2261 },
    { "LTID_OPER", 2262 },
    { "MAC", 2263 },
    { "MACRO_FLOW_HASH_ALG", 2264 },
    { "MAC_ADDR", 2265 },
    { "MAC_ADDR_MASK", 2266 },
    { "MAC_CONTROL_FRAME", 2267 },
    { "MAC_COPY_TO_CPU", 2268 },
    { "MAC_DISABLED", 2269 },
    { "MAC_DROP", 2270 },
    { "MAC_ECC_INTR_ENABLE", 2271 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP", 2272 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP_MASK", 2273 },
    { "MAC_LEARN", 2274 },
    { "MAC_LEARN_AS_PENDING", 2275 },
    { "MAC_LEARN_OVERRIDE", 2276 },
    { "MAC_LIMIT_DROP", 2277 },
    { "MAC_LIMIT_NODROP", 2278 },
    { "MAC_MASK", 2279 },
    { "MAC_MOVE", 2280 },
    { "MAC_MOVE_AS_PENDING", 2281 },
    { "MAC_MOVE_COPY_TO_CPU", 2282 },
    { "MAC_MOVE_DROP", 2283 },
    { "MAC_MOVE_FAILURE_TO_CPU", 2284 },
    { "MAC_MOVE_OVERRIDE", 2285 },
    { "MAC_SA", 2286 },
    { "MANUAL_RECOVERY", 2287 },
    { "MANUAL_RECOVERY_OPER", 2288 },
    { "MANUAL_SYNC", 2289 },
    { "MAP", 2290 },
    { "MARGIN", 2291 },
    { "MARK", 2292 },
    { "MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 2293 },
    { "MARTIAN_ADDR", 2294 },
    { "MARTIAN_ADDRESS_TO_CPU", 2295 },
    { "MARTIAN_ADDR_MASK", 2296 },
    { "MASK", 2297 },
    { "MASK_ACTION", 2298 },
    { "MASK_SIZE_1", 2299 },
    { "MASK_SIZE_2", 2300 },
    { "MASK_SIZE_3", 2301 },
    { "MASK_TARGET", 2302 },
    { "MATCH", 2303 },
    { "MATCH_NON_ZERO_OUI_SNAP", 2304 },
    { "MAX", 2305 },
    { "MAX_BANDWIDTH_KBPS", 2306 },
    { "MAX_BANDWIDTH_KBPS_OPER", 2307 },
    { "MAX_BIT", 2308 },
    { "MAX_BURST_KBITS", 2309 },
    { "MAX_BURST_PKTS", 2310 },
    { "MAX_BURST_SIZE_KBITS", 2311 },
    { "MAX_BURST_SIZE_KBITS_OPER", 2312 },
    { "MAX_BURST_SIZE_PKTS", 2313 },
    { "MAX_BURST_SIZE_PKTS_OPER", 2314 },
    { "MAX_CREDIT_CELLS", 2315 },
    { "MAX_ENTRIES", 2316 },
    { "MAX_FRAME_SIZE", 2317 },
    { "MAX_HISTOGRAM_GROUP", 2318 },
    { "MAX_LABEL", 2319 },
    { "MAX_LABELS", 2320 },
    { "MAX_LIMIT", 2321 },
    { "MAX_NUM_MC_REPL", 2322 },
    { "MAX_PATHS", 2323 },
    { "MAX_PKT_SIZE", 2324 },
    { "MAX_RATE_KBPS", 2325 },
    { "MAX_RATE_KBPS_OPER", 2326 },
    { "MAX_RATE_PPS", 2327 },
    { "MAX_RATE_PPS_OPER", 2328 },
    { "MAX_RAW_BUCKETS", 2329 },
    { "MAX_SUB_PORT", 2330 },
    { "MAX_THD_EXCEED", 2331 },
    { "MAX_USAGE_BYTE", 2332 },
    { "MAX_USAGE_CELLS", 2333 },
    { "MAX_USAGE_MODE", 2334 },
    { "MAX_VALUE", 2335 },
    { "MC_BASE_INDEX", 2336 },
    { "MC_BRIDGED", 2337 },
    { "MC_CELLS", 2338 },
    { "MC_COS", 2339 },
    { "MC_DROP", 2340 },
    { "MC_GREEN_PKT", 2341 },
    { "MC_GROUP", 2342 },
    { "MC_GROUP_LOWER", 2343 },
    { "MC_GROUP_UPPER", 2344 },
    { "MC_ID_ERROR", 2345 },
    { "MC_ID_ERROR_MASK", 2346 },
    { "MC_INDEX_ERR", 2347 },
    { "MC_INDEX_ERR_TO_CPU", 2348 },
    { "MC_MASK_MODE", 2349 },
    { "MC_MIN_USAGE_CELLS", 2350 },
    { "MC_NUM_ENTRIES", 2351 },
    { "MC_OVERRIDE", 2352 },
    { "MC_PKT", 2353 },
    { "MC_PKT_MC_COS", 2354 },
    { "MC_PKT_MC_COS_OVERRIDE", 2355 },
    { "MC_Q", 2356 },
    { "MC_Q_CELLS", 2357 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS", 2358 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 2359 },
    { "MC_Q_PORT", 2360 },
    { "MC_RED_PKT", 2361 },
    { "MC_SERVICE_POOL", 2362 },
    { "MC_SHARED_USAGE_CELLS", 2363 },
    { "MC_TM_EBST_DATA_ID", 2364 },
    { "MC_YELLOW_PKT", 2365 },
    { "MEDIUM_TYPE", 2366 },
    { "MEDIUM_TYPE_AUTO", 2367 },
    { "MEMBER_CNT", 2368 },
    { "MEMBER_REASSIGNMENT_CNT", 2369 },
    { "MEMBER_WEIGHT_CONCAT", 2370 },
    { "MEMBER_WEIGHT_OFFSET", 2371 },
    { "MEMBER_WEIGHT_SUBSET_SELECT", 2372 },
    { "MEM_SCAN_RETRY_COUNT", 2373 },
    { "MEM_SCAN_TIME_TO_WAIT", 2374 },
    { "MESSAGE_Q_DEPTH", 2375 },
    { "METADATA", 2376 },
    { "METADATA_INSERT_MODE", 2377 },
    { "METADATA_TYPE", 2378 },
    { "METER_EGR_FP_TEMPLATE_ID", 2379 },
    { "METER_EGR_OPERMODE_PIPEUNIQUE", 2380 },
    { "METER_ING_FP_GRANULARITY_INFO_ID", 2381 },
    { "METER_ING_FP_TEMPLATE_ID", 2382 },
    { "METER_ING_OPERMODE_PIPEUNIQUE", 2383 },
    { "METER_MODE", 2384 },
    { "MIN", 2385 },
    { "MIN_AVAILABLE_CELLS", 2386 },
    { "MIN_BANDWIDTH_KBPS", 2387 },
    { "MIN_BANDWIDTH_KBPS_OPER", 2388 },
    { "MIN_BIT", 2389 },
    { "MIN_BURST_KBITS", 2390 },
    { "MIN_BURST_PKTS", 2391 },
    { "MIN_BURST_SIZE_KBITS", 2392 },
    { "MIN_BURST_SIZE_KBITS_OPER", 2393 },
    { "MIN_BURST_SIZE_PKTS", 2394 },
    { "MIN_BURST_SIZE_PKTS_OPER", 2395 },
    { "MIN_GUARANTEE_CELLS", 2396 },
    { "MIN_GUARANTEE_CELLS_OPER", 2397 },
    { "MIN_LABEL", 2398 },
    { "MIN_LIMIT", 2399 },
    { "MIN_RATE_KBPS", 2400 },
    { "MIN_RATE_KBPS_OPER", 2401 },
    { "MIN_RATE_PPS", 2402 },
    { "MIN_RATE_PPS_OPER", 2403 },
    { "MIN_THD_EXCEED", 2404 },
    { "MIN_USAGE_CELLS", 2405 },
    { "MIN_VALUE", 2406 },
    { "MIRROR", 2407 },
    { "MIRROR_CONTAINER_ID", 2408 },
    { "MIRROR_DST_IPV4_ID", 2409 },
    { "MIRROR_DST_IPV6_ID", 2410 },
    { "MIRROR_DST_IP_ID", 2411 },
    { "MIRROR_DUPLICATE", 2412 },
    { "MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID", 2413 },
    { "MIRROR_ENABLE", 2414 },
    { "MIRROR_ENCAP_ID", 2415 },
    { "MIRROR_ING_EVENT_CONTAINER_ID", 2416 },
    { "MIRROR_ING_EVENT_GROUP_ID", 2417 },
    { "MIRROR_ING_FLEX_SFLOW_ID", 2418 },
    { "MIRROR_INSTANCE_ID", 2419 },
    { "MIRROR_MASK", 2420 },
    { "MIRROR_MEMBER_ID", 2421 },
    { "MIRROR_ON_DROP", 2422 },
    { "MIRROR_OVERRIDE", 2423 },
    { "MIRROR_SERVICE_POOL", 2424 },
    { "MIRROR_SESSION_ID", 2425 },
    { "MIRROR_TRUNCATE_LENGTH_ID", 2426 },
    { "MISC_CTRL_0", 2427 },
    { "MISC_CTRL_1", 2428 },
    { "MISS_ACTION", 2429 },
    { "MLD_QUERY_FWD_ACTION", 2430 },
    { "MLD_QUERY_TO_CPU", 2431 },
    { "MLD_REPORT_DONE_FWD_ACTION", 2432 },
    { "MLD_REPORT_DONE_TO_CPU", 2433 },
    { "MLD_RESERVED_MC", 2434 },
    { "MMRP_DST_MAC", 2435 },
    { "MMRP_ETHERTYPE", 2436 },
    { "MMRP_FWD_ACTION", 2437 },
    { "MMRP_PROTOCOL", 2438 },
    { "MMRP_PROTOCOL_MASK", 2439 },
    { "MMRP_TO_CPU", 2440 },
    { "MMU_QUEUE_NUM", 2441 },
    { "MODE", 2442 },
    { "MODEL", 2443 },
    { "MODELED", 2444 },
    { "MODE_AUTO", 2445 },
    { "MODE_OPER", 2446 },
    { "MODID", 2447 },
    { "MODID_GT_31", 2448 },
    { "MODID_MASK", 2449 },
    { "MODPORT", 2450 },
    { "MODPORT_MASK", 2451 },
    { "MODPORT_TRUNK_MASK", 2452 },
    { "MONITOR", 2453 },
    { "MONITOR_SEED", 2454 },
    { "MONITOR_STATE", 2455 },
    { "MON_AGM_ID", 2456 },
    { "MON_AGM_POOL", 2457 },
    { "MON_INBAND_TELEMETRY_ACTION_PROFILE_ID", 2458 },
    { "MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH_ID", 2459 },
    { "MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH_ID", 2460 },
    { "MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH_ID", 2461 },
    { "MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_PROFILE_ID", 2462 },
    { "MON_INBAND_TELEMETRY_METADATA_FIELD_INFO_ID", 2463 },
    { "MON_INBAND_TELEMETRY_METADATA_PROFILE_ID", 2464 },
    { "MON_INBAND_TELEMETRY_METADATA_SELECT_PROFILE_ID", 2465 },
    { "MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER_ID", 2466 },
    { "MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE_ID", 2467 },
    { "MON_LDH_INSTANCE", 2468 },
    { "MOVE_DEPTH", 2469 },
    { "MPLS", 2470 },
    { "MPLS_ALERT_LABEL_EXPOSED", 2471 },
    { "MPLS_ALERT_LABEL_EXPOSED_MASK", 2472 },
    { "MPLS_ECMP_LB_HASH_FLOW_BASED", 2473 },
    { "MPLS_EXP", 2474 },
    { "MPLS_GAL_LABEL", 2475 },
    { "MPLS_GAL_LABEL_EXPOSED_TO_CPU", 2476 },
    { "MPLS_ILLEGAL_RESERVED_LABEL", 2477 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_MASK", 2478 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_TO_CPU", 2479 },
    { "MPLS_INVALID_ACTION", 2480 },
    { "MPLS_INVALID_ACTION_MASK", 2481 },
    { "MPLS_INVALID_ACTION_TO_CPU", 2482 },
    { "MPLS_INVALID_CW", 2483 },
    { "MPLS_INVALID_PAYLOAD", 2484 },
    { "MPLS_INVALID_PAYLOAD_MASK", 2485 },
    { "MPLS_INVALID_PAYLOAD_TO_CPU", 2486 },
    { "MPLS_LABEL", 2487 },
    { "MPLS_LABEL_MASK", 2488 },
    { "MPLS_LABEL_MISS", 2489 },
    { "MPLS_LABEL_MISS_MASK", 2490 },
    { "MPLS_LABEL_MISS_TO_CPU", 2491 },
    { "MPLS_MAP", 2492 },
    { "MPLS_OFFSET", 2493 },
    { "MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASED", 2494 },
    { "MPLS_PW_ACH_TO_CPU", 2495 },
    { "MPLS_RAL_LABEL_EXPOSED_TO_CPU", 2496 },
    { "MPLS_STAGE", 2497 },
    { "MPLS_TERMINATION", 2498 },
    { "MPLS_TNL_EXP_MODE", 2499 },
    { "MPLS_TTL_CHECK_FAIL", 2500 },
    { "MPLS_TTL_CHECK_FAIL_MASK", 2501 },
    { "MPLS_TTL_CHECK_FAIL_TO_CPU", 2502 },
    { "MPLS_UNKNOWN_ACH_TYPE", 2503 },
    { "MPLS_UNKNOWN_ACH_TYPE_MASK", 2504 },
    { "MPLS_UNKNOWN_ACH_TYPE_TO_CPU", 2505 },
    { "MPLS_UNKNOWN_ACH_VERSION_TO_CPU", 2506 },
    { "MSG_TYPE11_DROP", 2507 },
    { "MSG_TYPE11_TO_CPU", 2508 },
    { "MSG_TYPE12_DROP", 2509 },
    { "MSG_TYPE12_TO_CPU", 2510 },
    { "MSG_TYPE13_DROP", 2511 },
    { "MSG_TYPE13_TO_CPU", 2512 },
    { "MSG_TYPE14_DROP", 2513 },
    { "MSG_TYPE14_TO_CPU", 2514 },
    { "MSG_TYPE15_DROP", 2515 },
    { "MSG_TYPE15_TO_CPU", 2516 },
    { "MSG_TYPE4_DROP", 2517 },
    { "MSG_TYPE4_TO_CPU", 2518 },
    { "MSG_TYPE5_DROP", 2519 },
    { "MSG_TYPE5_TO_CPU", 2520 },
    { "MSG_TYPE6_DROP", 2521 },
    { "MSG_TYPE6_TO_CPU", 2522 },
    { "MSG_TYPE7_DROP", 2523 },
    { "MSG_TYPE7_TO_CPU", 2524 },
    { "MTU", 2525 },
    { "MTU_CHECK", 2526 },
    { "MTU_CHECK_FAIL", 2527 },
    { "MTU_CHECK_FAIL_TO_CPU", 2528 },
    { "MULTIPLE_MIRROR_DST", 2529 },
    { "MULTIPLIER_EPIPE", 2530 },
    { "MULTIPLIER_EVICT", 2531 },
    { "MULTIPLIER_IPIPE", 2532 },
    { "MULTIPLIER_PORT", 2533 },
    { "MULTIPLIER_SEC", 2534 },
    { "MULTIPLIER_TM", 2535 },
    { "MY_MODID", 2536 },
    { "NAMESPACE_ID", 2537 },
    { "NAMESPACE_ID_MASK", 2538 },
    { "NARROW_INDEX", 2539 },
    { "NARROW_SIZE", 2540 },
    { "NARROW_START", 2541 },
    { "ND_DROP", 2542 },
    { "ND_TO_CPU", 2543 },
    { "NEW_CFI", 2544 },
    { "NEW_DSCP", 2545 },
    { "NEW_EXP", 2546 },
    { "NEW_INT_ECN_CNG", 2547 },
    { "NEW_INT_PRI", 2548 },
    { "NEW_PAYLOAD_ECN", 2549 },
    { "NEW_PRI", 2550 },
    { "NEXT_HEADER", 2551 },
    { "NHOP", 2552 },
    { "NHOP_DROP", 2553 },
    { "NHOP_ID", 2554 },
    { "NHOP_ID_BASE", 2555 },
    { "NHOP_MASK", 2556 },
    { "NHOP_SORTED", 2557 },
    { "NIV_FORWARDING_DROP", 2558 },
    { "NIV_PRUNE", 2559 },
    { "NONCONCAT_SUB_FIELD_WIDTH", 2560 },
    { "NONUC_CONCAT", 2561 },
    { "NONUC_HASH_USE_DST", 2562 },
    { "NONUC_HASH_USE_LB_HASH", 2563 },
    { "NONUC_HASH_USE_SRC", 2564 },
    { "NONUC_HASH_USE_SRC_PORT", 2565 },
    { "NONUC_MASK", 2566 },
    { "NONUC_MEMBER_CNT", 2567 },
    { "NONUC_MEMBER_MODID", 2568 },
    { "NONUC_MEMBER_MODPORT", 2569 },
    { "NONUC_OFFSET", 2570 },
    { "NONUC_PRUNE_DROP", 2571 },
    { "NONUC_SUBSET_SELECT", 2572 },
    { "NONUC_TRUNK_RESOLUTION_MASK", 2573 },
    { "NON_BOS_ACTIONS", 2574 },
    { "NON_IPV4_IPV6_MPLS", 2575 },
    { "NON_IP_DISCARD", 2576 },
    { "NON_IP_ERROR_TO_CPU", 2577 },
    { "NON_IP_RESPONSIVE", 2578 },
    { "NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 2579 },
    { "NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 2580 },
    { "NON_RESPONSIVE_GREEN_DROP_PERCENTAGE", 2581 },
    { "NON_RESPONSIVE_NON_IP_ECN_CNG", 2582 },
    { "NON_RESPONSIVE_RED_DROP_MAX_THD_CELLS", 2583 },
    { "NON_RESPONSIVE_RED_DROP_MIN_THD_CELLS", 2584 },
    { "NON_RESPONSIVE_RED_DROP_PERCENTAGE", 2585 },
    { "NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 2586 },
    { "NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 2587 },
    { "NON_RESPONSIVE_YELLOW_DROP_PERCENTAGE", 2588 },
    { "NON_STATIC_MAC_MOVE_TO_CPU", 2589 },
    { "NON_TRILL_FRAME_ON_NETWORK_PORT_DROP", 2590 },
    { "NORMALIZE_L2", 2591 },
    { "NORMALIZE_L3_L4", 2592 },
    { "NORMAL_REACH_PAM4", 2593 },
    { "NORMAL_REACH_PAM4_AUTO", 2594 },
    { "NO_LEARNING", 2595 },
    { "NTP_TC", 2596 },
    { "NUM_ABILITIES", 2597 },
    { "NUM_ACTIONS", 2598 },
    { "NUM_ACTION_CHANGE_PKT_L2_FIELDS_CANCEL_INFO", 2599 },
    { "NUM_ACTION_CHANGE_PKT_L2_FIELDS_INFO", 2600 },
    { "NUM_ACTION_CTR_ENABLE_INFO", 2601 },
    { "NUM_ACTION_DCN_DISABLE_INFO", 2602 },
    { "NUM_ACTION_DCN_ENABLE_INFO", 2603 },
    { "NUM_ACTION_DELAYED_DROP_ENABLE_INFO", 2604 },
    { "NUM_ACTION_DELAYED_REDIRECT_ENABLE_INFO", 2605 },
    { "NUM_ACTION_DELAYED_REDIRECT_PORT_INFO", 2606 },
    { "NUM_ACTION_DGM_BIAS_INFO", 2607 },
    { "NUM_ACTION_DGM_COST_INFO", 2608 },
    { "NUM_ACTION_DGM_INFO", 2609 },
    { "NUM_ACTION_DGM_THRESHOLD_INFO", 2610 },
    { "NUM_ACTION_DISABLE_SRC_PRUNING_INFO", 2611 },
    { "NUM_ACTION_DLB_ECMP_MONITOR_DISABLE_INFO", 2612 },
    { "NUM_ACTION_DLB_ECMP_MONITOR_ENABLE_INFO", 2613 },
    { "NUM_ACTION_DO_NOT_CHANGE_TTL_INFO", 2614 },
    { "NUM_ACTION_DO_NOT_CUT_THROUGH_INFO", 2615 },
    { "NUM_ACTION_DO_NOT_NAT_INFO", 2616 },
    { "NUM_ACTION_DO_NOT_URPF_INFO", 2617 },
    { "NUM_ACTION_DYNAMIC_ECMP_CANCEL_INFO", 2618 },
    { "NUM_ACTION_DYNAMIC_ECMP_ENABLE_INFO", 2619 },
    { "NUM_ACTION_ECMP_HASH_INFO", 2620 },
    { "NUM_ACTION_ECMP_SPRAY_HASH_CANCEL_INFO", 2621 },
    { "NUM_ACTION_EGR_TIMESTAMP_INSERT_CANCEL_INFO", 2622 },
    { "NUM_ACTION_EGR_TIMESTAMP_INSERT_INFO", 2623 },
    { "NUM_ACTION_ETRAP_COLOR_DISABLE_INFO", 2624 },
    { "NUM_ACTION_ETRAP_COLOR_ENABLE_INFO", 2625 },
    { "NUM_ACTION_ETRAP_LOOKUP_DISABLE_INFO", 2626 },
    { "NUM_ACTION_ETRAP_LOOKUP_ENABLE_INFO", 2627 },
    { "NUM_ACTION_ETRAP_QUEUE_DISABLE_INFO", 2628 },
    { "NUM_ACTION_ETRAP_QUEUE_ENABLE_INFO", 2629 },
    { "NUM_ACTION_EXACT_MATCH_CLASS_ID_INFO", 2630 },
    { "NUM_ACTION_FLEX_CTR_G_COUNT_INFO", 2631 },
    { "NUM_ACTION_FLEX_CTR_R_COUNT_INFO", 2632 },
    { "NUM_ACTION_FLEX_CTR_Y_COUNT_INFO", 2633 },
    { "NUM_ACTION_FP_DELAYED_DROP_ID_INFO", 2634 },
    { "NUM_ACTION_FP_DELAYED_REDIRECT_ID_INFO", 2635 },
    { "NUM_ACTION_FP_ING_ADD_REDIRECT_DATA_ID_INFO", 2636 },
    { "NUM_ACTION_FP_ING_CLASS_ID_INFO", 2637 },
    { "NUM_ACTION_FP_ING_REDIRECT_DATA_ID_INFO", 2638 },
    { "NUM_ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID_INFO", 2639 },
    { "NUM_ACTION_GREEN_TO_PID_INFO", 2640 },
    { "NUM_ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL_INFO", 2641 },
    { "NUM_ACTION_G_COPY_TO_CPU_CANCEL_INFO", 2642 },
    { "NUM_ACTION_G_COPY_TO_CPU_INFO", 2643 },
    { "NUM_ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP_INFO", 2644 },
    { "NUM_ACTION_G_DOT1P_UPDATES_CANCEL_INFO", 2645 },
    { "NUM_ACTION_G_DROP_CANCEL_INFO", 2646 },
    { "NUM_ACTION_G_DROP_INFO", 2647 },
    { "NUM_ACTION_G_DSCP_UPDATES_CANCEL_INFO", 2648 },
    { "NUM_ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID_INFO", 2649 },
    { "NUM_ACTION_G_INTPRI_TO_INNER_DOT1P_INFO", 2650 },
    { "NUM_ACTION_G_INTPRI_TO_TOS_INFO", 2651 },
    { "NUM_ACTION_G_INTPRI_UPDATES_CANCEL_INFO", 2652 },
    { "NUM_ACTION_G_NEW_COLOR_INFO", 2653 },
    { "NUM_ACTION_G_NEW_COS_INFO", 2654 },
    { "NUM_ACTION_G_NEW_DSCP_INFO", 2655 },
    { "NUM_ACTION_G_NEW_ECN_INFO", 2656 },
    { "NUM_ACTION_G_NEW_INTCN_INFO", 2657 },
    { "NUM_ACTION_G_NEW_INTPRI_INFO", 2658 },
    { "NUM_ACTION_G_NEW_MC_COS_INFO", 2659 },
    { "NUM_ACTION_G_NEW_OUTER_DOT1P_INFO", 2660 },
    { "NUM_ACTION_G_NEW_TOS_INFO", 2661 },
    { "NUM_ACTION_G_NEW_UC_COS_INFO", 2662 },
    { "NUM_ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P_INFO", 2663 },
    { "NUM_ACTION_G_OUTER_DOT1P_TO_TOS_INFO", 2664 },
    { "NUM_ACTION_G_PRESERVE_DOT1P_INFO", 2665 },
    { "NUM_ACTION_G_PRESERVE_DSCP_INFO", 2666 },
    { "NUM_ACTION_G_SWITCH_TO_CPU_CANCEL_INFO", 2667 },
    { "NUM_ACTION_G_SWITCH_TO_CPU_REINSATE_INFO", 2668 },
    { "NUM_ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P_INFO", 2669 },
    { "NUM_ACTION_HGT_SPRAY_HASH_CANCEL_INFO", 2670 },
    { "NUM_ACTION_HIGIG_CLASS_ID_SELECT_INFO", 2671 },
    { "NUM_ACTION_HIGIG_EH_MASK_PROFILE_ID_INFO", 2672 },
    { "NUM_ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX_INFO", 2673 },
    { "NUM_ACTION_INBAND_TELEMETRY_ENCAP_DISABLE_INFO", 2674 },
    { "NUM_ACTION_INBAND_TELEMETRY_ENCAP_ENABLE_INFO", 2675 },
    { "NUM_ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID_INFO", 2676 },
    { "NUM_ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0_INFO", 2677 },
    { "NUM_ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1_INFO", 2678 },
    { "NUM_ACTION_INBAND_TELEMETRY_PROFILE_IDX_INFO", 2679 },
    { "NUM_ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE_INFO", 2680 },
    { "NUM_ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX_INFO", 2681 },
    { "NUM_ACTION_ING_CLASS_ID_SELECT_INFO", 2682 },
    { "NUM_ACTION_ING_TIMESTAMP_INSERT_CANCEL_INFO", 2683 },
    { "NUM_ACTION_ING_TIMESTAMP_INSERT_INFO", 2684 },
    { "NUM_ACTION_L3_SWITCH_CANCEL_INFO", 2685 },
    { "NUM_ACTION_MATCH_ID_INFO", 2686 },
    { "NUM_ACTION_METER_ENABLE_INFO", 2687 },
    { "NUM_ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID_INFO", 2688 },
    { "NUM_ACTION_MIRROR_FLOW_CLASS_ENABLE_INFO", 2689 },
    { "NUM_ACTION_MIRROR_FLOW_CLASS_INFO", 2690 },
    { "NUM_ACTION_MIRROR_ING_FLEX_SFLOW_ID_INFO", 2691 },
    { "NUM_ACTION_MIRROR_INSTANCE_ENABLE_INFO", 2692 },
    { "NUM_ACTION_MIRROR_INSTANCE_ID_INFO", 2693 },
    { "NUM_ACTION_MIRROR_ON_DROP_TM_DISABLE_INFO", 2694 },
    { "NUM_ACTION_MIRROR_ON_DROP_TM_ENABLE_INFO", 2695 },
    { "NUM_ACTION_MIRROR_ON_DROP_TM_PROFILE_ID_INFO", 2696 },
    { "NUM_ACTION_MIRROR_OVERRIDE_INFO", 2697 },
    { "NUM_ACTION_NAT_EGR_OVERRIDE_INFO", 2698 },
    { "NUM_ACTION_NEW_CLASSIFICATION_TAG_INFO", 2699 },
    { "NUM_ACTION_NEW_CPU_COS_INFO", 2700 },
    { "NUM_ACTION_NEW_HIGIG_EH_INFO", 2701 },
    { "NUM_ACTION_NEW_SERVICE_POOL_ID_INFO", 2702 },
    { "NUM_ACTION_NEW_SERVICE_POOL_PRECEDENCE_INFO", 2703 },
    { "NUM_ACTION_NEW_UNTAG_PKT_PRIORITY_INFO", 2704 },
    { "NUM_ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE_INFO", 2705 },
    { "NUM_ACTION_REDIRECT_ADD_PORTS_BROADCAST_INFO", 2706 },
    { "NUM_ACTION_REDIRECT_L2_MC_GROUP_ID_INFO", 2707 },
    { "NUM_ACTION_REDIRECT_L3_MC_NHOP_ID_INFO", 2708 },
    { "NUM_ACTION_REDIRECT_PORTS_BROADCAST_PKT_INFO", 2709 },
    { "NUM_ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING_INFO", 2710 },
    { "NUM_ACTION_REDIRECT_PORTS_VLAN_BROADCAST_INFO", 2711 },
    { "NUM_ACTION_REDIRECT_REMOVE_PORTS_BROADCAST_INFO", 2712 },
    { "NUM_ACTION_REDIRECT_TO_DVP_INFO", 2713 },
    { "NUM_ACTION_REDIRECT_TO_ECMP_INFO", 2714 },
    { "NUM_ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID_INFO", 2715 },
    { "NUM_ACTION_REDIRECT_TO_MODULE_INFO", 2716 },
    { "NUM_ACTION_REDIRECT_TO_NHOP_INFO", 2717 },
    { "NUM_ACTION_REDIRECT_TO_PORT_INFO", 2718 },
    { "NUM_ACTION_REDIRECT_TO_TRUNK_INFO", 2719 },
    { "NUM_ACTION_REDIRECT_UC_CANCEL_INFO", 2720 },
    { "NUM_ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL_INFO", 2721 },
    { "NUM_ACTION_R_COPY_TO_CPU_CANCEL_INFO", 2722 },
    { "NUM_ACTION_R_COPY_TO_CPU_INFO", 2723 },
    { "NUM_ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP_INFO", 2724 },
    { "NUM_ACTION_R_DOT1P_UPDATES_CANCEL_INFO", 2725 },
    { "NUM_ACTION_R_DROP_CANCEL_INFO", 2726 },
    { "NUM_ACTION_R_DROP_INFO", 2727 },
    { "NUM_ACTION_R_DSCP_UPDATES_CANCEL_INFO", 2728 },
    { "NUM_ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID_INFO", 2729 },
    { "NUM_ACTION_R_INTPRI_TO_INNER_DOT1P_INFO", 2730 },
    { "NUM_ACTION_R_INTPRI_TO_TOS_INFO", 2731 },
    { "NUM_ACTION_R_INTPRI_UPDATES_CANCEL_INFO", 2732 },
    { "NUM_ACTION_R_NEW_COLOR_INFO", 2733 },
    { "NUM_ACTION_R_NEW_COS_INFO", 2734 },
    { "NUM_ACTION_R_NEW_DSCP_INFO", 2735 },
    { "NUM_ACTION_R_NEW_ECN_INFO", 2736 },
    { "NUM_ACTION_R_NEW_INTCN_INFO", 2737 },
    { "NUM_ACTION_R_NEW_INTPRI_INFO", 2738 },
    { "NUM_ACTION_R_NEW_MC_COS_INFO", 2739 },
    { "NUM_ACTION_R_NEW_OUTER_DOT1P_INFO", 2740 },
    { "NUM_ACTION_R_NEW_UC_COS_INFO", 2741 },
    { "NUM_ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P_INFO", 2742 },
    { "NUM_ACTION_R_OUTER_DOT1P_TO_TOS_INFO", 2743 },
    { "NUM_ACTION_R_PRESERVE_DOT1P_INFO", 2744 },
    { "NUM_ACTION_R_PRESERVE_DSCP_INFO", 2745 },
    { "NUM_ACTION_R_SWITCH_TO_CPU_CANCEL_INFO", 2746 },
    { "NUM_ACTION_R_SWITCH_TO_CPU_REINSATE_INFO", 2747 },
    { "NUM_ACTION_SFLOW_ENABLE_INFO", 2748 },
    { "NUM_ACTION_SWITCH_TO_ECMP_INFO", 2749 },
    { "NUM_ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID_INFO", 2750 },
    { "NUM_ACTION_SWITCH_TO_L3UC_INFO", 2751 },
    { "NUM_ACTION_TRUNK_SPRAY_HASH_CANCEL_INFO", 2752 },
    { "NUM_ACTION_UNMODIFIED_REDIRECT_TO_MODULE_INFO", 2753 },
    { "NUM_ACTION_UNMODIFIED_REDIRECT_TO_PORT_INFO", 2754 },
    { "NUM_ACTION_UNMODIFIED_REDIRECT_TO_TRUNK_INFO", 2755 },
    { "NUM_ACTION_VISIBILITY_ENABLE_INFO", 2756 },
    { "NUM_ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL_INFO", 2757 },
    { "NUM_ACTION_Y_COPY_TO_CPU_CANCEL_INFO", 2758 },
    { "NUM_ACTION_Y_COPY_TO_CPU_INFO", 2759 },
    { "NUM_ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP_INFO", 2760 },
    { "NUM_ACTION_Y_DOT1P_UPDATES_CANCEL_INFO", 2761 },
    { "NUM_ACTION_Y_DROP_CANCEL_INFO", 2762 },
    { "NUM_ACTION_Y_DROP_INFO", 2763 },
    { "NUM_ACTION_Y_DSCP_UPDATES_CANCEL_INFO", 2764 },
    { "NUM_ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID_INFO", 2765 },
    { "NUM_ACTION_Y_INTPRI_TO_INNER_DOT1P_INFO", 2766 },
    { "NUM_ACTION_Y_INTPRI_TO_TOS_INFO", 2767 },
    { "NUM_ACTION_Y_INTPRI_UPDATES_CANCEL_INFO", 2768 },
    { "NUM_ACTION_Y_NEW_COLOR_INFO", 2769 },
    { "NUM_ACTION_Y_NEW_COS_INFO", 2770 },
    { "NUM_ACTION_Y_NEW_DSCP_INFO", 2771 },
    { "NUM_ACTION_Y_NEW_ECN_INFO", 2772 },
    { "NUM_ACTION_Y_NEW_INTCN_INFO", 2773 },
    { "NUM_ACTION_Y_NEW_INTPRI_INFO", 2774 },
    { "NUM_ACTION_Y_NEW_MC_COS_INFO", 2775 },
    { "NUM_ACTION_Y_NEW_OUTER_DOT1P_INFO", 2776 },
    { "NUM_ACTION_Y_NEW_UC_COS_INFO", 2777 },
    { "NUM_ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P_INFO", 2778 },
    { "NUM_ACTION_Y_OUTER_DOT1P_TO_TOS_INFO", 2779 },
    { "NUM_ACTION_Y_PRESERVE_DOT1P_INFO", 2780 },
    { "NUM_ACTION_Y_PRESERVE_DSCP_INFO", 2781 },
    { "NUM_ACTION_Y_SWITCH_TO_CPU_CANCEL_INFO", 2782 },
    { "NUM_ACTION_Y_SWITCH_TO_CPU_REINSATE_INFO", 2783 },
    { "NUM_AGGR", 2784 },
    { "NUM_AGG_LIST_MEMBER", 2785 },
    { "NUM_ATTRIBUTES", 2786 },
    { "NUM_BANKS", 2787 },
    { "NUM_BASE_BUCKETS", 2788 },
    { "NUM_BASE_ENTRIES", 2789 },
    { "NUM_BUFFER_POOL", 2790 },
    { "NUM_CELLS", 2791 },
    { "NUM_COMPRESSION_TYPE", 2792 },
    { "NUM_CONCAT_SUB_FIELD", 2793 },
    { "NUM_COUNTERS", 2794 },
    { "NUM_CPU_Q", 2795 },
    { "NUM_DB_0_LEVELS", 2796 },
    { "NUM_DB_1_LEVELS", 2797 },
    { "NUM_DB_2_LEVELS", 2798 },
    { "NUM_DB_3_LEVELS", 2799 },
    { "NUM_ENTRIES", 2800 },
    { "NUM_ENTRIES_CREATED", 2801 },
    { "NUM_ENTRIES_TENTATIVE", 2802 },
    { "NUM_FIELDS", 2803 },
    { "NUM_FIXED_BANKS", 2804 },
    { "NUM_GRANULARITY", 2805 },
    { "NUM_GROUP", 2806 },
    { "NUM_IP_ENTRY", 2807 },
    { "NUM_KEYS", 2808 },
    { "NUM_LABELS", 2809 },
    { "NUM_LANES", 2810 },
    { "NUM_LOOKUP0_LT", 2811 },
    { "NUM_LOOKUP1_LT", 2812 },
    { "NUM_MC_Q", 2813 },
    { "NUM_MC_REPL_RESOURCE_FREE", 2814 },
    { "NUM_METERS", 2815 },
    { "NUM_METERS_IN_USE", 2816 },
    { "NUM_METERS_PER_PIPE", 2817 },
    { "NUM_METERS_PER_POOL", 2818 },
    { "NUM_METER_POOLS", 2819 },
    { "NUM_NHOP_DENSE_MODE", 2820 },
    { "NUM_NHOP_SPARSE_MODE", 2821 },
    { "NUM_NONCONCAT_SUB_FIELD", 2822 },
    { "NUM_PARTITION_ID", 2823 },
    { "NUM_PATHS", 2824 },
    { "NUM_PERIOD", 2825 },
    { "NUM_PIPE", 2826 },
    { "NUM_PLL", 2827 },
    { "NUM_POOLS", 2828 },
    { "NUM_PORTS", 2829 },
    { "NUM_PORT_LIST_ENTRIES", 2830 },
    { "NUM_PORT_PRI_GRP", 2831 },
    { "NUM_Q", 2832 },
    { "NUM_QUAL_BFD_DISCRIMINATOR_INFO", 2833 },
    { "NUM_QUAL_BYTES_0_7_AFTER_L2HEADER_INFO", 2834 },
    { "NUM_QUAL_BYTES_16_17_AFTER_L2HEADER_INFO", 2835 },
    { "NUM_QUAL_BYTES_16_23_AFTER_L2HEADER_INFO", 2836 },
    { "NUM_QUAL_BYTES_24_31_AFTER_L2HEADER_INFO", 2837 },
    { "NUM_QUAL_BYTES_8_15_AFTER_L2HEADER_INFO", 2838 },
    { "NUM_QUAL_CNTAG_INFO", 2839 },
    { "NUM_QUAL_COLOR_INFO", 2840 },
    { "NUM_QUAL_COMPRESSED_L3_DST_HIT_INFO", 2841 },
    { "NUM_QUAL_COMPRESSED_L3_SRC_HIT_INFO", 2842 },
    { "NUM_QUAL_CPU_COS_INFO", 2843 },
    { "NUM_QUAL_C_DST_IP_INFO", 2844 },
    { "NUM_QUAL_C_ETHERTYPE_INFO", 2845 },
    { "NUM_QUAL_C_IP_PROTOCOL_INFO", 2846 },
    { "NUM_QUAL_C_L4DST_PORT_INFO", 2847 },
    { "NUM_QUAL_C_L4SRC_PORT_INFO", 2848 },
    { "NUM_QUAL_C_SRC_IP_INFO", 2849 },
    { "NUM_QUAL_C_TCP_FLAGS0_INFO", 2850 },
    { "NUM_QUAL_C_TCP_FLAGS1_INFO", 2851 },
    { "NUM_QUAL_C_TNL_IP_TTL_INFO", 2852 },
    { "NUM_QUAL_C_TOS0_INFO", 2853 },
    { "NUM_QUAL_C_TOS1_INFO", 2854 },
    { "NUM_QUAL_C_TTL0_INFO", 2855 },
    { "NUM_QUAL_C_TTL1_INFO", 2856 },
    { "NUM_QUAL_DCN_PKT_INFO", 2857 },
    { "NUM_QUAL_DEVICE_PORTS_INFO", 2858 },
    { "NUM_QUAL_DOSATTACK_PKT_INFO", 2859 },
    { "NUM_QUAL_DROP_PKT_INFO", 2860 },
    { "NUM_QUAL_DST_IP4_INFO", 2861 },
    { "NUM_QUAL_DST_IP6_HIGH_INFO", 2862 },
    { "NUM_QUAL_DST_IP6_INFO", 2863 },
    { "NUM_QUAL_DST_IP6_LOWER_INFO", 2864 },
    { "NUM_QUAL_DST_IP6_UPPER_INFO", 2865 },
    { "NUM_QUAL_DST_IP_LOCAL_INFO", 2866 },
    { "NUM_QUAL_DST_MAC_INFO", 2867 },
    { "NUM_QUAL_DST_MODULE_INFO", 2868 },
    { "NUM_QUAL_DST_PORT_INFO", 2869 },
    { "NUM_QUAL_DST_TRUNK_INFO", 2870 },
    { "NUM_QUAL_DST_VP_INFO", 2871 },
    { "NUM_QUAL_DST_VP_TRUNK_INFO", 2872 },
    { "NUM_QUAL_DST_VP_VALID_INFO", 2873 },
    { "NUM_QUAL_EGR_DVP_CLASS_ID_INFO", 2874 },
    { "NUM_QUAL_EGR_DVP_GROUP_ID_INFO", 2875 },
    { "NUM_QUAL_EGR_DVP_INFO", 2876 },
    { "NUM_QUAL_EGR_L3_IIF_CLASS_ID_INFO", 2877 },
    { "NUM_QUAL_EGR_NHOP_CLASS_ID_INFO", 2878 },
    { "NUM_QUAL_EM_FIRST_LOOKUP_CLASS_ID_INFO", 2879 },
    { "NUM_QUAL_EM_FIRST_LOOKUP_HIT_INFO", 2880 },
    { "NUM_QUAL_EM_FIRST_LOOKUP_LTID_INFO", 2881 },
    { "NUM_QUAL_EM_GROUP_CLASS_ID_0_INFO", 2882 },
    { "NUM_QUAL_EM_GROUP_CLASS_ID_1_INFO", 2883 },
    { "NUM_QUAL_EM_SECOND_LOOKUP_CLASS_ID_INFO", 2884 },
    { "NUM_QUAL_EM_SECOND_LOOKUP_HIT_INFO", 2885 },
    { "NUM_QUAL_EM_SECOND_LOOKUP_LTID_INFO", 2886 },
    { "NUM_QUAL_ETAG_INFO", 2887 },
    { "NUM_QUAL_ETHERTYPE_INFO", 2888 },
    { "NUM_QUAL_FP_ING_GRP_SEL_CLASS_INFO", 2889 },
    { "NUM_QUAL_FP_VLAN_CLASS0_INFO", 2890 },
    { "NUM_QUAL_FP_VLAN_CLASS1_INFO", 2891 },
    { "NUM_QUAL_FP_VLAN_PORT_GRP_INFO", 2892 },
    { "NUM_QUAL_FWD_TYPE_INFO", 2893 },
    { "NUM_QUAL_FWD_VLAN_ID_INFO", 2894 },
    { "NUM_QUAL_FWD_VLAN_VALID_INFO", 2895 },
    { "NUM_QUAL_GAL_PRESENT_INFO", 2896 },
    { "NUM_QUAL_GSH_ETHERTYPE_LSB_4BIT_INFO", 2897 },
    { "NUM_QUAL_GSH_OPCODE_INFO", 2898 },
    { "NUM_QUAL_GSH_SYSTEM_DST_INFO", 2899 },
    { "NUM_QUAL_HIGIGLOOKUP_PKT_INFO", 2900 },
    { "NUM_QUAL_HIGIG_PKT_INFO", 2901 },
    { "NUM_QUAL_ICMP_ERROR_PKT_INFO", 2902 },
    { "NUM_QUAL_ICMP_TYPE_CODE_INFO", 2903 },
    { "NUM_QUAL_INBAND_TELEMETRY_FLAGS_INFO", 2904 },
    { "NUM_QUAL_INBAND_TELEMETRY_HDR_IN_TNL_INFO", 2905 },
    { "NUM_QUAL_INBAND_TELEMETRY_HDR_TYPE_INFO", 2906 },
    { "NUM_QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_INFO", 2907 },
    { "NUM_QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_INFO", 2908 },
    { "NUM_QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_INFO", 2909 },
    { "NUM_QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_INFO", 2910 },
    { "NUM_QUAL_ING_CLASS_ID_INFO", 2911 },
    { "NUM_QUAL_ING_CLASS_ID_TYPE_INFO", 2912 },
    { "NUM_QUAL_ING_STP_STATE_INFO", 2913 },
    { "NUM_QUAL_INNER_DST_IP4_INFO", 2914 },
    { "NUM_QUAL_INNER_DST_IP6_HIGH_INFO", 2915 },
    { "NUM_QUAL_INNER_DST_IP6_INFO", 2916 },
    { "NUM_QUAL_INNER_DST_IP6_LOWER_INFO", 2917 },
    { "NUM_QUAL_INNER_DST_IP6_UPPER_INFO", 2918 },
    { "NUM_QUAL_INNER_IP_FRAG_INFO", 2919 },
    { "NUM_QUAL_INNER_IP_PROTOCOL_INFO", 2920 },
    { "NUM_QUAL_INNER_IP_PROTO_COMMON_INFO", 2921 },
    { "NUM_QUAL_INNER_IP_TYPE_INFO", 2922 },
    { "NUM_QUAL_INNER_L2_L3_ROUTABLE_PKT_INFO", 2923 },
    { "NUM_QUAL_INNER_L2_OPAQUE_TAG_INFO", 2924 },
    { "NUM_QUAL_INNER_L2_OPAQUE_TAG_PRESENT_INFO", 2925 },
    { "NUM_QUAL_INNER_L2_OUTER_TPID_INFO", 2926 },
    { "NUM_QUAL_INNER_L2_VLAN_OUTER_PRESENT_INFO", 2927 },
    { "NUM_QUAL_INNER_L4DST_PORT_INFO", 2928 },
    { "NUM_QUAL_INNER_L4SRC_PORT_INFO", 2929 },
    { "NUM_QUAL_INNER_SRC_IP4_INFO", 2930 },
    { "NUM_QUAL_INNER_SRC_IP6_HIGH_INFO", 2931 },
    { "NUM_QUAL_INNER_SRC_IP6_INFO", 2932 },
    { "NUM_QUAL_INNER_TOS_INFO", 2933 },
    { "NUM_QUAL_INNER_TPID_INFO", 2934 },
    { "NUM_QUAL_INNER_TTL_INFO", 2935 },
    { "NUM_QUAL_INNER_VLAN_CFI_INFO", 2936 },
    { "NUM_QUAL_INNER_VLAN_ID_INFO", 2937 },
    { "NUM_QUAL_INNER_VLAN_PRI_INFO", 2938 },
    { "NUM_QUAL_INPORTS_INFO", 2939 },
    { "NUM_QUAL_INPORT_INFO", 2940 },
    { "NUM_QUAL_INT_CN_INFO", 2941 },
    { "NUM_QUAL_INT_PRI_INFO", 2942 },
    { "NUM_QUAL_IP6_FLOW_LABEL_INFO", 2943 },
    { "NUM_QUAL_IPADDR_NORMALIZE_INFO", 2944 },
    { "NUM_QUAL_IP_CHECKSUM_VALID_INFO", 2945 },
    { "NUM_QUAL_IP_FIRST_EH_PROTO_INFO", 2946 },
    { "NUM_QUAL_IP_FIRST_EH_SUBCODE_INFO", 2947 },
    { "NUM_QUAL_IP_FLAGS_DF_INFO", 2948 },
    { "NUM_QUAL_IP_FLAGS_MF_INFO", 2949 },
    { "NUM_QUAL_IP_FRAG_INFO", 2950 },
    { "NUM_QUAL_IP_PROTOCOL_INFO", 2951 },
    { "NUM_QUAL_IP_PROTO_COMMON_INFO", 2952 },
    { "NUM_QUAL_IP_SECOND_EH_PROTO_INFO", 2953 },
    { "NUM_QUAL_IP_TYPE_INFO", 2954 },
    { "NUM_QUAL_L2CACHE_HIT_INFO", 2955 },
    { "NUM_QUAL_L2STATION_MOVE_INFO", 2956 },
    { "NUM_QUAL_L2_DST_CLASS_INFO", 2957 },
    { "NUM_QUAL_L2_DST_HIT_INFO", 2958 },
    { "NUM_QUAL_L2_FORMAT_INFO", 2959 },
    { "NUM_QUAL_L2_MC_GROUP_INFO", 2960 },
    { "NUM_QUAL_L2_SRC_CLASS_INFO", 2961 },
    { "NUM_QUAL_L2_SRC_HIT_INFO", 2962 },
    { "NUM_QUAL_L2_SRC_STATIC_INFO", 2963 },
    { "NUM_QUAL_L3_DST_CLASS_INFO", 2964 },
    { "NUM_QUAL_L3_DST_HOST_HIT_INFO", 2965 },
    { "NUM_QUAL_L3_DST_LPM_HIT_INFO", 2966 },
    { "NUM_QUAL_L3_IIF_CLASS_ID_INFO", 2967 },
    { "NUM_QUAL_L3_IIF_INFO", 2968 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_A_0_15_INFO", 2969 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_A_31_16_INFO", 2970 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_B_0_15_INFO", 2971 },
    { "NUM_QUAL_L3_L4_COMPRESSION_ID_B_31_16_INFO", 2972 },
    { "NUM_QUAL_L3_MC_GROUP_INFO", 2973 },
    { "NUM_QUAL_L3_ROUTABLE_PKT_INFO", 2974 },
    { "NUM_QUAL_L3_SRC_CLASS_INFO", 2975 },
    { "NUM_QUAL_L3_SRC_HOST_HIT_INFO", 2976 },
    { "NUM_QUAL_L3_SRC_LPM_HIT_INFO", 2977 },
    { "NUM_QUAL_L3_TNL_HIT_INFO", 2978 },
    { "NUM_QUAL_L4DST_PORT_INFO", 2979 },
    { "NUM_QUAL_L4SRC_PORT_INFO", 2980 },
    { "NUM_QUAL_L4_PKT_INFO", 2981 },
    { "NUM_QUAL_LLC_HEADER_INFO", 2982 },
    { "NUM_QUAL_LOOPBACK_COLOR_INFO", 2983 },
    { "NUM_QUAL_LOOPBACK_INFO", 2984 },
    { "NUM_QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_INFO", 2985 },
    { "NUM_QUAL_LOOPBACK_PP_PORT_INFO", 2986 },
    { "NUM_QUAL_LOOPBACK_QUEUE_INFO", 2987 },
    { "NUM_QUAL_LOOPBACK_SRC_PORT_INFO", 2988 },
    { "NUM_QUAL_LOOPBACK_TRAFFIC_CLASS_INFO", 2989 },
    { "NUM_QUAL_LOOPBACK_TYPE_INFO", 2990 },
    { "NUM_QUAL_MACADDR_NORMALIZE_INFO", 2991 },
    { "NUM_QUAL_MH_OPCODE_INFO", 2992 },
    { "NUM_QUAL_MIM_ISID_INFO", 2993 },
    { "NUM_QUAL_MIRROR_PKT_INFO", 2994 },
    { "NUM_QUAL_MIRR_COPY_INFO", 2995 },
    { "NUM_QUAL_MIXED_SRC_CLASS_INFO", 2996 },
    { "NUM_QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_INFO", 2997 },
    { "NUM_QUAL_MPLSENTRY_SECONDLOOKUP_HIT_INFO", 2998 },
    { "NUM_QUAL_MPLS_BOS_TERMINATED_INFO", 2999 },
    { "NUM_QUAL_MPLS_CTRL_WORD_INFO", 3000 },
    { "NUM_QUAL_MPLS_CW_VALID_INFO", 3001 },
    { "NUM_QUAL_MPLS_FWD_LABEL_ACTION_INFO", 3002 },
    { "NUM_QUAL_MPLS_FWD_LABEL_BOS_INFO", 3003 },
    { "NUM_QUAL_MPLS_FWD_LABEL_EXP_INFO", 3004 },
    { "NUM_QUAL_MPLS_FWD_LABEL_ID_INFO", 3005 },
    { "NUM_QUAL_MPLS_FWD_LABEL_TTL_INFO", 3006 },
    { "NUM_QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_INFO", 3007 },
    { "NUM_QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_INFO", 3008 },
    { "NUM_QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_INFO", 3009 },
    { "NUM_QUAL_MYSTATIONTCAM_2_HIT_INFO", 3010 },
    { "NUM_QUAL_MYSTATIONTCAM_HIT_INFO", 3011 },
    { "NUM_QUAL_NAT_DST_REALM_ID_INFO", 3012 },
    { "NUM_QUAL_NAT_NEEDED_INFO", 3013 },
    { "NUM_QUAL_NAT_SRC_REALM_ID_INFO", 3014 },
    { "NUM_QUAL_NHOP_INFO", 3015 },
    { "NUM_QUAL_NON_OR_FIRST_FRAGMENT_INFO", 3016 },
    { "NUM_QUAL_NVGRE_VSID_INFO", 3017 },
    { "NUM_QUAL_OPAQUE_TAG_HIGH_INFO", 3018 },
    { "NUM_QUAL_OPAQUE_TAG_LOW_INFO", 3019 },
    { "NUM_QUAL_OPAQUE_TAG_PRESENT_INFO", 3020 },
    { "NUM_QUAL_OPAQUE_TAG_TYPE_INFO", 3021 },
    { "NUM_QUAL_OUTER_TPID_INFO", 3022 },
    { "NUM_QUAL_OUTER_VLAN_CFI_INFO", 3023 },
    { "NUM_QUAL_OUTER_VLAN_ID_INFO", 3024 },
    { "NUM_QUAL_OUTER_VLAN_PRI_INFO", 3025 },
    { "NUM_QUAL_OUTPORT_INFO", 3026 },
    { "NUM_QUAL_OVERLAY_DST_VP_INFO", 3027 },
    { "NUM_QUAL_OVERLAY_ECMP_INFO", 3028 },
    { "NUM_QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_INFO", 3029 },
    { "NUM_QUAL_OVERLAY_EGR_NHOP_CLASS_ID_INFO", 3030 },
    { "NUM_QUAL_PKT_LENGTH_INFO", 3031 },
    { "NUM_QUAL_PKT_RESOLUTION_INFO", 3032 },
    { "NUM_QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_INFO", 3033 },
    { "NUM_QUAL_PORT_SYSTEM_CLASS_INFO", 3034 },
    { "NUM_QUAL_PRESEL_CLASS_INFO", 3035 },
    { "NUM_QUAL_PROTECTION_DATA_DROP_INFO", 3036 },
    { "NUM_QUAL_RAL_PRESENT_INFO", 3037 },
    { "NUM_QUAL_RANGE_CHECKID_BMP_INFO", 3038 },
    { "NUM_QUAL_RANGE_CHECK_GRP_ID_BMP_INFO", 3039 },
    { "NUM_QUAL_REPLICATION_PKT_INFO", 3040 },
    { "NUM_QUAL_RH_FIRST_4_BYTES_INFO", 3041 },
    { "NUM_QUAL_RH_NEXT_4_BYTES_INFO", 3042 },
    { "NUM_QUAL_RTAG7A_HASH_LOWER_INFO", 3043 },
    { "NUM_QUAL_RTAG7A_HASH_UPPER_INFO", 3044 },
    { "NUM_QUAL_RTAG7B_HASH_LOWER_INFO", 3045 },
    { "NUM_QUAL_RTAG7B_HASH_UPPER_INFO", 3046 },
    { "NUM_QUAL_SFLOW_SAMPLED_INFO", 3047 },
    { "NUM_QUAL_SNAP_HEADER_INFO", 3048 },
    { "NUM_QUAL_SRC_IP4_INFO", 3049 },
    { "NUM_QUAL_SRC_IP6_HIGH_INFO", 3050 },
    { "NUM_QUAL_SRC_IP6_INFO", 3051 },
    { "NUM_QUAL_SRC_IP6_LOWER_INFO", 3052 },
    { "NUM_QUAL_SRC_IP6_UPPER_INFO", 3053 },
    { "NUM_QUAL_SRC_MAC_INFO", 3054 },
    { "NUM_QUAL_SRC_MODULE_INFO", 3055 },
    { "NUM_QUAL_SRC_PORT_INFO", 3056 },
    { "NUM_QUAL_SRC_TRUNK_INFO", 3057 },
    { "NUM_QUAL_SRC_VP_INFO", 3058 },
    { "NUM_QUAL_SRC_VP_VALID_INFO", 3059 },
    { "NUM_QUAL_SRV6_SRH_PKT_INFO", 3060 },
    { "NUM_QUAL_SVP_CLASS_INFO", 3061 },
    { "NUM_QUAL_SVP_PORTS_INFO", 3062 },
    { "NUM_QUAL_SYSTEM_PORTS_INFO", 3063 },
    { "NUM_QUAL_TCP_FLAGS_INFO", 3064 },
    { "NUM_QUAL_TNL_CLASS_ID_INFO", 3065 },
    { "NUM_QUAL_TNL_IP_TTL_INFO", 3066 },
    { "NUM_QUAL_TNL_TERMINATED_INFO", 3067 },
    { "NUM_QUAL_TNL_TYPE_INFO", 3068 },
    { "NUM_QUAL_TOS_INFO", 3069 },
    { "NUM_QUAL_TRANSLATED_VLAN_INNER_PRESENT_INFO", 3070 },
    { "NUM_QUAL_TRANSLATED_VLAN_OUTER_PRESENT_INFO", 3071 },
    { "NUM_QUAL_TTL_INFO", 3072 },
    { "NUM_QUAL_UDF_CHUNKS_INFO", 3073 },
    { "NUM_QUAL_UDF_CLASS_INFO", 3074 },
    { "NUM_QUAL_UNDERLAY_ECMP_INFO", 3075 },
    { "NUM_QUAL_VFI_INFO", 3076 },
    { "NUM_QUAL_VISIBILITY_PKT_INFO", 3077 },
    { "NUM_QUAL_VLAN_CLASS_INFO", 3078 },
    { "NUM_QUAL_VLAN_INNER_PRESENT_INFO", 3079 },
    { "NUM_QUAL_VLAN_OUTER_PRESENT_INFO", 3080 },
    { "NUM_QUAL_VNTAG_INFO", 3081 },
    { "NUM_QUAL_VPN_INFO", 3082 },
    { "NUM_QUAL_VRF_INFO", 3083 },
    { "NUM_QUAL_VXLAN_FLAGS_INFO", 3084 },
    { "NUM_QUAL_VXLAN_RSVD_24_INFO", 3085 },
    { "NUM_QUAL_VXLAN_RSVD_8_INFO", 3086 },
    { "NUM_QUAL_VXLAN_VNID_INFO", 3087 },
    { "NUM_QUAL_VXLT_LOOKUP_HIT_INFO", 3088 },
    { "NUM_REPL_RESOURCE_IN_USE", 3089 },
    { "NUM_RESOURCE_INFO", 3090 },
    { "NUM_RULES", 3091 },
    { "NUM_SERVICE_POOL", 3092 },
    { "NUM_SLICES", 3093 },
    { "NUM_SLICE_ID", 3094 },
    { "NUM_TM_MC_Q", 3095 },
    { "NUM_TM_UC_Q", 3096 },
    { "NUM_UC_Q", 3097 },
    { "NUM_VALID_AN_PROFILES", 3098 },
    { "OBJ", 3099 },
    { "OBJ_0_1_MODE", 3100 },
    { "OBJ_1", 3101 },
    { "OBJ_2", 3102 },
    { "OBJ_2_3_MODE", 3103 },
    { "OBJ_3", 3104 },
    { "OBJ_SELECT", 3105 },
    { "OBSERVATION_DOMAIN", 3106 },
    { "OCFI", 3107 },
    { "OFFSET", 3108 },
    { "OFFSET_ECMP_LEVEL1_RANDOM", 3109 },
    { "OFFSET_ECMP_LEVEL2_RANDOM", 3110 },
    { "OFFSET_ECMP_RANDOM", 3111 },
    { "OFFSET_TRILL_ERRORS_DROP", 3112 },
    { "OFFSET_TRUNK_RANDOM", 3113 },
    { "ONE_STEP_TIMESTAMP", 3114 },
    { "OPAQUE_DATA", 3115 },
    { "OPAQUE_TAG_TYPE", 3116 },
    { "OPAQUE_TAG_TYPE_MASK", 3117 },
    { "OPCODE", 3118 },
    { "OPERATING_MODE", 3119 },
    { "OPERATIONAL_STATE", 3120 },
    { "OPRI", 3121 },
    { "OUTER_FCOE_HDR", 3122 },
    { "OUTER_FCOE_HDR_MASK", 3123 },
    { "OUTER_IFA_HDR", 3124 },
    { "OUTER_IFA_HDR_MASK", 3125 },
    { "OUTER_IP_PAYLOAD_MAX_CHECK", 3126 },
    { "OUTER_IP_PAYLOAD_MAX_SIZE", 3127 },
    { "OUTER_IP_PAYLOAD_MIN_CHECK", 3128 },
    { "OUTER_IP_PAYLOAD_MIN_SIZE", 3129 },
    { "OUTER_L3_HDR", 3130 },
    { "OUTER_L3_HDR_MASK", 3131 },
    { "OUTER_TPID", 3132 },
    { "OUTER_TPID_VERIFY", 3133 },
    { "OUTER_VLAN", 3134 },
    { "OUTER_VLAN_ASSIGNMENT_VLAN_RANGE_ID", 3135 },
    { "OVERLAY_CONCAT", 3136 },
    { "OVERLAY_L3_EIF_ID", 3137 },
    { "OVERLAY_L3_EIF_VALID", 3138 },
    { "OVERLAY_LB_HASH_FLOW_BASED", 3139 },
    { "OVERLAY_LB_HASH_FLOW_BASED_L2", 3140 },
    { "OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 3141 },
    { "OVERLAY_LB_HASH_FLOW_BASED_RH", 3142 },
    { "OVERLAY_MEMBER_WEIGHT_CONCAT", 3143 },
    { "OVERLAY_MEMBER_WEIGHT_OFFSET", 3144 },
    { "OVERLAY_MEMBER_WEIGHT_SUBSET_SELECT", 3145 },
    { "OVERLAY_NHOP", 3146 },
    { "OVERLAY_OFFSET", 3147 },
    { "OVERLAY_SUBSET_SELECT", 3148 },
    { "OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR", 3149 },
    { "OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR_DROP", 3150 },
    { "OVERLAY_UNDERLAY_RANGE_ERROR", 3151 },
    { "OVERRIDE", 3152 },
    { "OVERRIDE_CLK_VALID", 3153 },
    { "OVERRIDE_CLK_VALID_OPER", 3154 },
    { "OVERRIDE_LINK_STATE", 3155 },
    { "OVERRIDE_OPER", 3156 },
    { "OVERSIZE_PKT", 3157 },
    { "OVID", 3158 },
    { "O_BIT_UPDATE_MODE", 3159 },
    { "PACKET_CNG", 3160 },
    { "PAM4_TX_PATTERN", 3161 },
    { "PAM4_TX_PATTERN_AUTO", 3162 },
    { "PAM4_TX_PRECODER", 3163 },
    { "PAM4_TX_PRECODER_AUTO", 3164 },
    { "PARENT_FP_ING_ENTRY_ID", 3165 },
    { "PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_ID", 3166 },
    { "PARITY_ERR", 3167 },
    { "PARITY_ERROR", 3168 },
    { "PARITY_ERROR_MASK", 3169 },
    { "PARITY_ERROR_TO_CPU", 3170 },
    { "PARITY_ERR_CTR_CNT", 3171 },
    { "PARITY_ERR_DROP", 3172 },
    { "PARITY_ERR_MEM_CNT", 3173 },
    { "PARITY_ERR_REG_CNT", 3174 },
    { "PARITY_ERR_TCAM_CNT", 3175 },
    { "PARITY_ERR_TO_CPU", 3176 },
    { "PARSE_NTP_DST_L4_UDP_PORT", 3177 },
    { "PARTITION_ID", 3178 },
    { "PASS_ON_EGR_OUTER_TPID_MATCH", 3179 },
    { "PASS_ON_OUTER_TPID_MATCH", 3180 },
    { "PASS_ON_PAYLOAD_OUTER_TPID_MATCH", 3181 },
    { "PASS_PAUSE_FRAMES", 3182 },
    { "PAUSE", 3183 },
    { "PAUSE_ADDR", 3184 },
    { "PAUSE_PASS", 3185 },
    { "PAUSE_RX", 3186 },
    { "PAUSE_RX_OPER", 3187 },
    { "PAUSE_TX", 3188 },
    { "PAUSE_TX_OPER", 3189 },
    { "PAUSE_TYPE", 3190 },
    { "PAYLOAD_ECN", 3191 },
    { "PBT_NONUC_PKT", 3192 },
    { "PBT_NONUC_PKT_MASK", 3193 },
    { "PC_AUTONEG_PROFILE_ID", 3194 },
    { "PC_PHYS_PORT_ID", 3195 },
    { "PC_PM_ID", 3196 },
    { "PDELAY_REQ_DROP", 3197 },
    { "PDELAY_REQ_TO_CPU", 3198 },
    { "PDELAY_RESP_DROP", 3199 },
    { "PDELAY_RESP_FOLLOW_UP_DROP", 3200 },
    { "PDELAY_RESP_FOLLOW_UP_TO_CPU", 3201 },
    { "PDELAY_RESP_TO_CPU", 3202 },
    { "PERCENTAGE_0_25", 3203 },
    { "PERCENTAGE_25_50", 3204 },
    { "PERCENTAGE_50_75", 3205 },
    { "PERCENTAGE_75_100", 3206 },
    { "PFC", 3207 },
    { "PFC_PASS", 3208 },
    { "PFC_PRI", 3209 },
    { "PFM_RULE_APPLY", 3210 },
    { "PHB_EGR_DSCP_ACTION", 3211 },
    { "PHB_EGR_IP_INT_PRI_TO_DSCP_ID", 3212 },
    { "PHB_EGR_L2_INT_PRI_TO_ITAG_ID", 3213 },
    { "PHB_EGR_L2_INT_PRI_TO_OTAG_ID", 3214 },
    { "PHB_EGR_L2_ITAG_ACTION", 3215 },
    { "PHB_EGR_L2_OTAG_ACTION", 3216 },
    { "PHB_EGR_MPLS_EXP_TO_L2_OTAG_ID", 3217 },
    { "PHB_EGR_MPLS_ID", 3218 },
    { "PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG_ID", 3219 },
    { "PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP_ID", 3220 },
    { "PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP_ID", 3221 },
    { "PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP_ID", 3222 },
    { "PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG_ID", 3223 },
    { "PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_ID", 3224 },
    { "PHB_ING_L2_ID", 3225 },
    { "PHB_ING_L2_OTAG_MAP", 3226 },
    { "PHB_ING_L2_OTAG_REMAP_ID", 3227 },
    { "PHB_ING_L2_TAGGED_TO_INT_PRI_ID", 3228 },
    { "PHB_ING_L2_UNTAGGED_TO_INT_PRI_ID", 3229 },
    { "PHB_ING_MPLS_EXP_TO_INT_PRI_ID", 3230 },
    { "PHYSICAL_TABLE_OP_CNT", 3231 },
    { "PHYSICAL_TABLE_OP_ERROR_CNT", 3232 },
    { "PHY_DISABLED", 3233 },
    { "PHY_ECC_INTR_ENABLE", 3234 },
    { "PHY_ECC_INTR_ENABLE_AUTO", 3235 },
    { "PHY_LINK", 3236 },
    { "PIO_BULK_COPY", 3237 },
    { "PIO_BULK_READ", 3238 },
    { "PIO_BULK_WRITE", 3239 },
    { "PIPE", 3240 },
    { "PIPE_MASK", 3241 },
    { "PKT", 3242 },
    { "PKT_ATTRIBUTE", 3243 },
    { "PKT_ATTRIBUTE_MAP", 3244 },
    { "PKT_ATTRIBUTE_OBJECT_INSTANCE_ID", 3245 },
    { "PKT_DROP", 3246 },
    { "PKT_HDR_SIZE", 3247 },
    { "PKT_IP_OPTION_NUMBER", 3248 },
    { "PKT_MODE", 3249 },
    { "PKT_PRI", 3250 },
    { "PKT_PRI_TYPE", 3251 },
    { "PKT_RESOLUTION_BITMAP", 3252 },
    { "PKT_TOO_LARGE", 3253 },
    { "PKT_TOO_SMALL", 3254 },
    { "PKT_TRACE", 3255 },
    { "PKT_TRACE_MASK", 3256 },
    { "PMD_COM_CLK", 3257 },
    { "PMD_DEBUG_LANE_EVENT_LOG_LEVEL", 3258 },
    { "PMD_RX_LOCK", 3259 },
    { "PM_MODE", 3260 },
    { "PM_PHYS_PORT", 3261 },
    { "PM_THREAD_DISABLE", 3262 },
    { "PM_TYPE", 3263 },
    { "POLLED_IRQ_DELAY", 3264 },
    { "POLLED_IRQ_ENABLE", 3265 },
    { "POLLED_IRQ_THREAD_PRIORITY", 3266 },
    { "POLY_MODE", 3267 },
    { "POOL_ID", 3268 },
    { "POOL_INSTANCE", 3269 },
    { "POOL_SIZE", 3270 },
    { "PORT", 3271 },
    { "PORT_CNT", 3272 },
    { "PORT_CONTEXT", 3273 },
    { "PORT_CONTEXT_MASK", 3274 },
    { "PORT_CONTEXT_SELECT", 3275 },
    { "PORT_CONTEXT_SHIFT", 3276 },
    { "PORT_COS_Q_MAP_ID", 3277 },
    { "PORT_FILTERING_MODE", 3278 },
    { "PORT_ID", 3279 },
    { "PORT_ID_MASK", 3280 },
    { "PORT_ID_OPER", 3281 },
    { "PORT_ING_VLAN_MEMBERSHIP", 3282 },
    { "PORT_LOAD_QUANTIZATION_THRESHOLD", 3283 },
    { "PORT_LOAD_SCALING_FACTOR", 3284 },
    { "PORT_LOAD_WEIGHT", 3285 },
    { "PORT_PKT_CONTROL_ID", 3286 },
    { "PORT_PKT_TYPE", 3287 },
    { "PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 3288 },
    { "PORT_QUEUE_SIZE_SCALING_FACTOR", 3289 },
    { "PORT_QUEUE_SIZE_WEIGHT", 3290 },
    { "PORT_REASSIGNMENT_CNT", 3291 },
    { "PORT_SERVICE_POOL", 3292 },
    { "PORT_SERVICE_POOL_INDEX", 3293 },
    { "PORT_SERVICE_POOL_MC", 3294 },
    { "PORT_SERVICE_POOL_MC_INDEX", 3295 },
    { "PORT_SERVICE_POOL_MC_PORT", 3296 },
    { "PORT_SERVICE_POOL_PORT", 3297 },
    { "PORT_SERVICE_POOL_UC", 3298 },
    { "PORT_SERVICE_POOL_UC_INDEX", 3299 },
    { "PORT_SERVICE_POOL_UC_PORT", 3300 },
    { "PORT_SVP_ID", 3301 },
    { "PORT_SYSTEM_ID", 3302 },
    { "PORT_SYSTEM_PROFILE_ID", 3303 },
    { "PORT_SYSTEM_PROFILE_OPERMODE_PIPEUNIQUE", 3304 },
    { "PORT_TYPE", 3305 },
    { "PP_CLK_FREQ", 3306 },
    { "PRBS_CHECKER_ENABLE", 3307 },
    { "PRBS_ERROR_COUNT", 3308 },
    { "PRBS_GENERATOR_ENABLE", 3309 },
    { "PRBS_LOCK_LIVE", 3310 },
    { "PRBS_LOCK_LOSS", 3311 },
    { "PRESEL_CLASS", 3312 },
    { "PRESERVE_CPU_TAG", 3313 },
    { "PRI", 3314 },
    { "PRIMARY_PATH_THRESHOLD", 3315 },
    { "PRIVATE_VLAN_MISMATCH_TO_CPU", 3316 },
    { "PRI_GRP", 3317 },
    { "PRI_GRP_HEADROOM", 3318 },
    { "PRI_GRP_HEADROOM_INDEX", 3319 },
    { "PRI_GRP_HEADROOM_PORT", 3320 },
    { "PRI_GRP_ID_MATCH", 3321 },
    { "PRI_GRP_INDEX", 3322 },
    { "PRI_GRP_MAP_ID", 3323 },
    { "PRI_GRP_PORT", 3324 },
    { "PRI_Q", 3325 },
    { "PROBE_MARKER_1", 3326 },
    { "PROBE_MARKER_2", 3327 },
    { "PROFILE", 3328 },
    { "PROTCOL_PKT_CTRL_DROP", 3329 },
    { "PROTECTION", 3330 },
    { "PROTECTION_DATA_DROP", 3331 },
    { "PROTECTION_ECMP_CONCAT", 3332 },
    { "PROTECTION_ECMP_OFFSET", 3333 },
    { "PROTECTION_ECMP_SUBSET_SELECT", 3334 },
    { "PROTO", 3335 },
    { "PROT_NHOP_OFFSET", 3336 },
    { "PSAMP_DLB_EPOCH", 3337 },
    { "PSAMP_EPOCH", 3338 },
    { "PSAMP_IPFIX_VERSION", 3339 },
    { "PT_COPY", 3340 },
    { "PT_COPY_NUM", 3341 },
    { "PT_HIT", 3342 },
    { "PT_ID", 3343 },
    { "PT_ID_CNT", 3344 },
    { "PT_ID_DATA", 3345 },
    { "PT_ID_DATA_CNT", 3346 },
    { "PT_INDEX", 3347 },
    { "PT_INDEX_CNT", 3348 },
    { "PT_INDEX_DATA", 3349 },
    { "PT_INDEX_DATA_CNT", 3350 },
    { "PT_INDEX_NUM", 3351 },
    { "PT_INSTANCE", 3352 },
    { "PT_INST_NUM", 3353 },
    { "PT_LOOKUP", 3354 },
    { "PT_OP", 3355 },
    { "PT_OP_STATUS", 3356 },
    { "PURGE_BAD_OPCODE_FRAMES", 3357 },
    { "PURGE_BROADCAST_FRAMES", 3358 },
    { "PURGE_CONTROL_FRAMES", 3359 },
    { "PURGE_CRC_ERROR_FRAMES", 3360 },
    { "PURGE_DRIBBLE_NIBBLE_ERROR_FRAMES", 3361 },
    { "PURGE_GOOD_FRAMES", 3362 },
    { "PURGE_LENGTH_CHECK_FAIL_FRAMES", 3363 },
    { "PURGE_MACSEC_FRAMES", 3364 },
    { "PURGE_MULTICAST_FRAMES", 3365 },
    { "PURGE_PAUSE_FRAMES", 3366 },
    { "PURGE_PFC_FRAMES", 3367 },
    { "PURGE_PROMISCUOUS_FRAMES", 3368 },
    { "PURGE_RUNT_FRAMES", 3369 },
    { "PURGE_RX_CODE_ERROR_FRAMES", 3370 },
    { "PURGE_SCH_CRC_ERROR", 3371 },
    { "PURGE_STACK_VLAN_FRAMES", 3372 },
    { "PURGE_TRUNCATED_FRAMES", 3373 },
    { "PURGE_UNICAST_FRAMES", 3374 },
    { "PURGE_UNSUPPORTED_PAUSE_PFC_DA", 3375 },
    { "PURGE_VLAN_TAGGED_FRAMES", 3376 },
    { "PURGE_WRONG_SA", 3377 },
    { "PVLAN_ID_MISMATCH_TO_CPU", 3378 },
    { "PVLAN_MISMATCH", 3379 },
    { "PVLAN_MISMATCH_MASK", 3380 },
    { "PVLAN_VID_MISMATCH", 3381 },
    { "PVLAN_VP_FILTER", 3382 },
    { "PW_DECAP_SEQUENCE_NUMBER_RANGE", 3383 },
    { "QUALITY", 3384 },
    { "QUAL_BFD_DISCRIMINATOR", 3385 },
    { "QUAL_BFD_DISCRIMINATOR_BITMAP", 3386 },
    { "QUAL_BFD_DISCRIMINATOR_MASK", 3387 },
    { "QUAL_BFD_DISCRIMINATOR_OFFSET", 3388 },
    { "QUAL_BFD_DISCRIMINATOR_ORDER", 3389 },
    { "QUAL_BFD_DISCRIMINATOR_WIDTH", 3390 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER", 3391 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_BITMAP", 3392 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_MASK", 3393 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_OFFSET", 3394 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_ORDER", 3395 },
    { "QUAL_BYTES_0_7_AFTER_L2HEADER_WIDTH", 3396 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER", 3397 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_MASK", 3398 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_OFFSET", 3399 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_ORDER", 3400 },
    { "QUAL_BYTES_16_17_AFTER_L2HEADER_WIDTH", 3401 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER", 3402 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_BITMAP", 3403 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_MASK", 3404 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_OFFSET", 3405 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_ORDER", 3406 },
    { "QUAL_BYTES_16_23_AFTER_L2HEADER_WIDTH", 3407 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER", 3408 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_BITMAP", 3409 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_MASK", 3410 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_OFFSET", 3411 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_ORDER", 3412 },
    { "QUAL_BYTES_24_31_AFTER_L2HEADER_WIDTH", 3413 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER", 3414 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_BITMAP", 3415 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_MASK", 3416 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_OFFSET", 3417 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_ORDER", 3418 },
    { "QUAL_BYTES_8_15_AFTER_L2HEADER_WIDTH", 3419 },
    { "QUAL_CNTAG", 3420 },
    { "QUAL_CNTAG_BITMAP", 3421 },
    { "QUAL_CNTAG_MASK", 3422 },
    { "QUAL_CNTAG_OFFSET", 3423 },
    { "QUAL_CNTAG_ORDER", 3424 },
    { "QUAL_CNTAG_WIDTH", 3425 },
    { "QUAL_COLOR", 3426 },
    { "QUAL_COLOR_BITMAP", 3427 },
    { "QUAL_COLOR_OFFSET", 3428 },
    { "QUAL_COLOR_ORDER", 3429 },
    { "QUAL_COLOR_WIDTH", 3430 },
    { "QUAL_COMPRESSED_L3_DST_HIT", 3431 },
    { "QUAL_COMPRESSED_L3_DST_HIT_BITMAP", 3432 },
    { "QUAL_COMPRESSED_L3_DST_HIT_MASK", 3433 },
    { "QUAL_COMPRESSED_L3_DST_HIT_OFFSET", 3434 },
    { "QUAL_COMPRESSED_L3_DST_HIT_ORDER", 3435 },
    { "QUAL_COMPRESSED_L3_DST_HIT_WIDTH", 3436 },
    { "QUAL_COMPRESSED_L3_SRC_HIT", 3437 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_BITMAP", 3438 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_MASK", 3439 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_OFFSET", 3440 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_ORDER", 3441 },
    { "QUAL_COMPRESSED_L3_SRC_HIT_WIDTH", 3442 },
    { "QUAL_CPU_COS", 3443 },
    { "QUAL_CPU_COS_MASK", 3444 },
    { "QUAL_CPU_COS_OFFSET", 3445 },
    { "QUAL_CPU_COS_ORDER", 3446 },
    { "QUAL_CPU_COS_WIDTH", 3447 },
    { "QUAL_C_DST_IP", 3448 },
    { "QUAL_C_DST_IP_BITMAP", 3449 },
    { "QUAL_C_DST_IP_MASK", 3450 },
    { "QUAL_C_DST_IP_OFFSET", 3451 },
    { "QUAL_C_DST_IP_ORDER", 3452 },
    { "QUAL_C_DST_IP_WIDTH", 3453 },
    { "QUAL_C_ETHERTYPE", 3454 },
    { "QUAL_C_ETHERTYPE_BITMAP", 3455 },
    { "QUAL_C_ETHERTYPE_MASK", 3456 },
    { "QUAL_C_ETHERTYPE_OFFSET", 3457 },
    { "QUAL_C_ETHERTYPE_ORDER", 3458 },
    { "QUAL_C_ETHERTYPE_WIDTH", 3459 },
    { "QUAL_C_IP_PROTOCOL", 3460 },
    { "QUAL_C_IP_PROTOCOL_BITMAP", 3461 },
    { "QUAL_C_IP_PROTOCOL_MASK", 3462 },
    { "QUAL_C_IP_PROTOCOL_OFFSET", 3463 },
    { "QUAL_C_IP_PROTOCOL_ORDER", 3464 },
    { "QUAL_C_IP_PROTOCOL_WIDTH", 3465 },
    { "QUAL_C_L4DST_PORT", 3466 },
    { "QUAL_C_L4DST_PORT_BITMAP", 3467 },
    { "QUAL_C_L4DST_PORT_MASK", 3468 },
    { "QUAL_C_L4DST_PORT_OFFSET", 3469 },
    { "QUAL_C_L4DST_PORT_ORDER", 3470 },
    { "QUAL_C_L4DST_PORT_WIDTH", 3471 },
    { "QUAL_C_L4SRC_PORT", 3472 },
    { "QUAL_C_L4SRC_PORT_BITMAP", 3473 },
    { "QUAL_C_L4SRC_PORT_MASK", 3474 },
    { "QUAL_C_L4SRC_PORT_OFFSET", 3475 },
    { "QUAL_C_L4SRC_PORT_ORDER", 3476 },
    { "QUAL_C_L4SRC_PORT_WIDTH", 3477 },
    { "QUAL_C_SRC_IP", 3478 },
    { "QUAL_C_SRC_IP_BITMAP", 3479 },
    { "QUAL_C_SRC_IP_MASK", 3480 },
    { "QUAL_C_SRC_IP_OFFSET", 3481 },
    { "QUAL_C_SRC_IP_ORDER", 3482 },
    { "QUAL_C_SRC_IP_WIDTH", 3483 },
    { "QUAL_C_TCP_FLAGS0", 3484 },
    { "QUAL_C_TCP_FLAGS0_BITMAP", 3485 },
    { "QUAL_C_TCP_FLAGS0_MASK", 3486 },
    { "QUAL_C_TCP_FLAGS0_OFFSET", 3487 },
    { "QUAL_C_TCP_FLAGS0_ORDER", 3488 },
    { "QUAL_C_TCP_FLAGS0_WIDTH", 3489 },
    { "QUAL_C_TCP_FLAGS1", 3490 },
    { "QUAL_C_TCP_FLAGS1_BITMAP", 3491 },
    { "QUAL_C_TCP_FLAGS1_MASK", 3492 },
    { "QUAL_C_TCP_FLAGS1_OFFSET", 3493 },
    { "QUAL_C_TCP_FLAGS1_ORDER", 3494 },
    { "QUAL_C_TCP_FLAGS1_WIDTH", 3495 },
    { "QUAL_C_TNL_IP_TTL", 3496 },
    { "QUAL_C_TNL_IP_TTL_BITMAP", 3497 },
    { "QUAL_C_TNL_IP_TTL_MASK", 3498 },
    { "QUAL_C_TNL_IP_TTL_OFFSET", 3499 },
    { "QUAL_C_TNL_IP_TTL_ORDER", 3500 },
    { "QUAL_C_TNL_IP_TTL_WIDTH", 3501 },
    { "QUAL_C_TOS0", 3502 },
    { "QUAL_C_TOS0_BITMAP", 3503 },
    { "QUAL_C_TOS0_MASK", 3504 },
    { "QUAL_C_TOS0_OFFSET", 3505 },
    { "QUAL_C_TOS0_ORDER", 3506 },
    { "QUAL_C_TOS0_WIDTH", 3507 },
    { "QUAL_C_TOS1", 3508 },
    { "QUAL_C_TOS1_BITMAP", 3509 },
    { "QUAL_C_TOS1_MASK", 3510 },
    { "QUAL_C_TOS1_OFFSET", 3511 },
    { "QUAL_C_TOS1_ORDER", 3512 },
    { "QUAL_C_TOS1_WIDTH", 3513 },
    { "QUAL_C_TTL0", 3514 },
    { "QUAL_C_TTL0_BITMAP", 3515 },
    { "QUAL_C_TTL0_MASK", 3516 },
    { "QUAL_C_TTL0_OFFSET", 3517 },
    { "QUAL_C_TTL0_ORDER", 3518 },
    { "QUAL_C_TTL0_WIDTH", 3519 },
    { "QUAL_C_TTL1", 3520 },
    { "QUAL_C_TTL1_BITMAP", 3521 },
    { "QUAL_C_TTL1_MASK", 3522 },
    { "QUAL_C_TTL1_OFFSET", 3523 },
    { "QUAL_C_TTL1_ORDER", 3524 },
    { "QUAL_C_TTL1_WIDTH", 3525 },
    { "QUAL_DCN_PKT", 3526 },
    { "QUAL_DCN_PKT_BITMAP", 3527 },
    { "QUAL_DCN_PKT_MASK", 3528 },
    { "QUAL_DCN_PKT_OFFSET", 3529 },
    { "QUAL_DCN_PKT_ORDER", 3530 },
    { "QUAL_DCN_PKT_WIDTH", 3531 },
    { "QUAL_DEVICE_PORTS", 3532 },
    { "QUAL_DEVICE_PORTS_BITMAP", 3533 },
    { "QUAL_DEVICE_PORTS_MASK", 3534 },
    { "QUAL_DEVICE_PORTS_OFFSET", 3535 },
    { "QUAL_DEVICE_PORTS_ORDER", 3536 },
    { "QUAL_DEVICE_PORTS_WIDTH", 3537 },
    { "QUAL_DOSATTACK_PKT", 3538 },
    { "QUAL_DOSATTACK_PKT_BITMAP", 3539 },
    { "QUAL_DOSATTACK_PKT_MASK", 3540 },
    { "QUAL_DOSATTACK_PKT_OFFSET", 3541 },
    { "QUAL_DOSATTACK_PKT_ORDER", 3542 },
    { "QUAL_DOSATTACK_PKT_WIDTH", 3543 },
    { "QUAL_DROP_PKT", 3544 },
    { "QUAL_DROP_PKT_BITMAP", 3545 },
    { "QUAL_DROP_PKT_MASK", 3546 },
    { "QUAL_DROP_PKT_OFFSET", 3547 },
    { "QUAL_DROP_PKT_ORDER", 3548 },
    { "QUAL_DROP_PKT_WIDTH", 3549 },
    { "QUAL_DST_IP4", 3550 },
    { "QUAL_DST_IP4_BITMAP", 3551 },
    { "QUAL_DST_IP4_MASK", 3552 },
    { "QUAL_DST_IP4_OFFSET", 3553 },
    { "QUAL_DST_IP4_ORDER", 3554 },
    { "QUAL_DST_IP4_WIDTH", 3555 },
    { "QUAL_DST_IP6", 3556 },
    { "QUAL_DST_IP6_BITMAP_LOWER", 3557 },
    { "QUAL_DST_IP6_BITMAP_UPPER", 3558 },
    { "QUAL_DST_IP6_HIGH", 3559 },
    { "QUAL_DST_IP6_HIGH_MASK", 3560 },
    { "QUAL_DST_IP6_HIGH_OFFSET", 3561 },
    { "QUAL_DST_IP6_HIGH_ORDER", 3562 },
    { "QUAL_DST_IP6_HIGH_WIDTH", 3563 },
    { "QUAL_DST_IP6_LOWER", 3564 },
    { "QUAL_DST_IP6_LOWER_OFFSET", 3565 },
    { "QUAL_DST_IP6_LOWER_ORDER", 3566 },
    { "QUAL_DST_IP6_LOWER_WIDTH", 3567 },
    { "QUAL_DST_IP6_MASK_LOWER", 3568 },
    { "QUAL_DST_IP6_MASK_UPPER", 3569 },
    { "QUAL_DST_IP6_OFFSET", 3570 },
    { "QUAL_DST_IP6_ORDER", 3571 },
    { "QUAL_DST_IP6_UPPER", 3572 },
    { "QUAL_DST_IP6_UPPER_OFFSET", 3573 },
    { "QUAL_DST_IP6_UPPER_ORDER", 3574 },
    { "QUAL_DST_IP6_UPPER_WIDTH", 3575 },
    { "QUAL_DST_IP6_WIDTH", 3576 },
    { "QUAL_DST_IP_LOCAL", 3577 },
    { "QUAL_DST_IP_LOCAL_BITMAP", 3578 },
    { "QUAL_DST_IP_LOCAL_MASK", 3579 },
    { "QUAL_DST_IP_LOCAL_OFFSET", 3580 },
    { "QUAL_DST_IP_LOCAL_ORDER", 3581 },
    { "QUAL_DST_IP_LOCAL_WIDTH", 3582 },
    { "QUAL_DST_MAC", 3583 },
    { "QUAL_DST_MAC_BITMAP", 3584 },
    { "QUAL_DST_MAC_MASK", 3585 },
    { "QUAL_DST_MAC_OFFSET", 3586 },
    { "QUAL_DST_MAC_ORDER", 3587 },
    { "QUAL_DST_MAC_WIDTH", 3588 },
    { "QUAL_DST_MODULE", 3589 },
    { "QUAL_DST_MODULE_BITMAP", 3590 },
    { "QUAL_DST_MODULE_MASK", 3591 },
    { "QUAL_DST_MODULE_OFFSET", 3592 },
    { "QUAL_DST_MODULE_ORDER", 3593 },
    { "QUAL_DST_MODULE_WIDTH", 3594 },
    { "QUAL_DST_PORT", 3595 },
    { "QUAL_DST_PORT_BITMAP", 3596 },
    { "QUAL_DST_PORT_MASK", 3597 },
    { "QUAL_DST_PORT_OFFSET", 3598 },
    { "QUAL_DST_PORT_ORDER", 3599 },
    { "QUAL_DST_PORT_WIDTH", 3600 },
    { "QUAL_DST_TRUNK", 3601 },
    { "QUAL_DST_TRUNK_BITMAP", 3602 },
    { "QUAL_DST_TRUNK_MASK", 3603 },
    { "QUAL_DST_TRUNK_OFFSET", 3604 },
    { "QUAL_DST_TRUNK_ORDER", 3605 },
    { "QUAL_DST_TRUNK_WIDTH", 3606 },
    { "QUAL_DST_VP", 3607 },
    { "QUAL_DST_VP_BITMAP", 3608 },
    { "QUAL_DST_VP_MASK", 3609 },
    { "QUAL_DST_VP_OFFSET", 3610 },
    { "QUAL_DST_VP_ORDER", 3611 },
    { "QUAL_DST_VP_TRUNK", 3612 },
    { "QUAL_DST_VP_TRUNK_BITMAP", 3613 },
    { "QUAL_DST_VP_TRUNK_MASK", 3614 },
    { "QUAL_DST_VP_TRUNK_OFFSET", 3615 },
    { "QUAL_DST_VP_TRUNK_ORDER", 3616 },
    { "QUAL_DST_VP_TRUNK_WIDTH", 3617 },
    { "QUAL_DST_VP_VALID", 3618 },
    { "QUAL_DST_VP_VALID_BITMAP", 3619 },
    { "QUAL_DST_VP_VALID_MASK", 3620 },
    { "QUAL_DST_VP_VALID_OFFSET", 3621 },
    { "QUAL_DST_VP_VALID_ORDER", 3622 },
    { "QUAL_DST_VP_VALID_WIDTH", 3623 },
    { "QUAL_DST_VP_WIDTH", 3624 },
    { "QUAL_EGR_DVP", 3625 },
    { "QUAL_EGR_DVP_CLASS_ID", 3626 },
    { "QUAL_EGR_DVP_CLASS_ID_MASK", 3627 },
    { "QUAL_EGR_DVP_CLASS_ID_OFFSET", 3628 },
    { "QUAL_EGR_DVP_CLASS_ID_ORDER", 3629 },
    { "QUAL_EGR_DVP_CLASS_ID_WIDTH", 3630 },
    { "QUAL_EGR_DVP_GROUP_ID", 3631 },
    { "QUAL_EGR_DVP_GROUP_ID_MASK", 3632 },
    { "QUAL_EGR_DVP_GROUP_ID_OFFSET", 3633 },
    { "QUAL_EGR_DVP_GROUP_ID_ORDER", 3634 },
    { "QUAL_EGR_DVP_GROUP_ID_WIDTH", 3635 },
    { "QUAL_EGR_DVP_MASK", 3636 },
    { "QUAL_EGR_DVP_OFFSET", 3637 },
    { "QUAL_EGR_DVP_ORDER", 3638 },
    { "QUAL_EGR_DVP_WIDTH", 3639 },
    { "QUAL_EGR_L3_IIF_CLASS_ID", 3640 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_MASK", 3641 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_OFFSET", 3642 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_ORDER", 3643 },
    { "QUAL_EGR_L3_IIF_CLASS_ID_WIDTH", 3644 },
    { "QUAL_EGR_NHOP_CLASS_ID", 3645 },
    { "QUAL_EGR_NHOP_CLASS_ID_MASK", 3646 },
    { "QUAL_EGR_NHOP_CLASS_ID_OFFSET", 3647 },
    { "QUAL_EGR_NHOP_CLASS_ID_ORDER", 3648 },
    { "QUAL_EGR_NHOP_CLASS_ID_WIDTH", 3649 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID", 3650 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_BITMAP", 3651 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_MASK", 3652 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_OFFSET", 3653 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_ORDER", 3654 },
    { "QUAL_EM_FIRST_LOOKUP_CLASS_ID_WIDTH", 3655 },
    { "QUAL_EM_FIRST_LOOKUP_HIT", 3656 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_MASK", 3657 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_OFFSET", 3658 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_ORDER", 3659 },
    { "QUAL_EM_FIRST_LOOKUP_HIT_WIDTH", 3660 },
    { "QUAL_EM_FIRST_LOOKUP_LTID", 3661 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_MASK", 3662 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_OFFSET", 3663 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_ORDER", 3664 },
    { "QUAL_EM_FIRST_LOOKUP_LTID_WIDTH", 3665 },
    { "QUAL_EM_GROUP_CLASS_ID_0", 3666 },
    { "QUAL_EM_GROUP_CLASS_ID_0_BITMAP", 3667 },
    { "QUAL_EM_GROUP_CLASS_ID_0_MASK", 3668 },
    { "QUAL_EM_GROUP_CLASS_ID_0_OFFSET", 3669 },
    { "QUAL_EM_GROUP_CLASS_ID_0_ORDER", 3670 },
    { "QUAL_EM_GROUP_CLASS_ID_0_WIDTH", 3671 },
    { "QUAL_EM_GROUP_CLASS_ID_1", 3672 },
    { "QUAL_EM_GROUP_CLASS_ID_1_BITMAP", 3673 },
    { "QUAL_EM_GROUP_CLASS_ID_1_MASK", 3674 },
    { "QUAL_EM_GROUP_CLASS_ID_1_OFFSET", 3675 },
    { "QUAL_EM_GROUP_CLASS_ID_1_ORDER", 3676 },
    { "QUAL_EM_GROUP_CLASS_ID_1_WIDTH", 3677 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID", 3678 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_BITMAP", 3679 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_MASK", 3680 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_OFFSET", 3681 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_ORDER", 3682 },
    { "QUAL_EM_SECOND_LOOKUP_CLASS_ID_WIDTH", 3683 },
    { "QUAL_EM_SECOND_LOOKUP_HIT", 3684 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_MASK", 3685 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_OFFSET", 3686 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_ORDER", 3687 },
    { "QUAL_EM_SECOND_LOOKUP_HIT_WIDTH", 3688 },
    { "QUAL_EM_SECOND_LOOKUP_LTID", 3689 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_MASK", 3690 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_OFFSET", 3691 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_ORDER", 3692 },
    { "QUAL_EM_SECOND_LOOKUP_LTID_WIDTH", 3693 },
    { "QUAL_ETAG", 3694 },
    { "QUAL_ETAG_BITMAP", 3695 },
    { "QUAL_ETAG_MASK", 3696 },
    { "QUAL_ETAG_OFFSET", 3697 },
    { "QUAL_ETAG_ORDER", 3698 },
    { "QUAL_ETAG_WIDTH", 3699 },
    { "QUAL_ETHERTYPE", 3700 },
    { "QUAL_ETHERTYPE_BITMAP", 3701 },
    { "QUAL_ETHERTYPE_MASK", 3702 },
    { "QUAL_ETHERTYPE_OFFSET", 3703 },
    { "QUAL_ETHERTYPE_ORDER", 3704 },
    { "QUAL_ETHERTYPE_WIDTH", 3705 },
    { "QUAL_FP_ING_GRP_SEL_CLASS", 3706 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_BITMAP", 3707 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_MASK", 3708 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_OFFSET", 3709 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_ORDER", 3710 },
    { "QUAL_FP_ING_GRP_SEL_CLASS_WIDTH", 3711 },
    { "QUAL_FP_VLAN_CLASS0", 3712 },
    { "QUAL_FP_VLAN_CLASS0_BITMAP", 3713 },
    { "QUAL_FP_VLAN_CLASS0_MASK", 3714 },
    { "QUAL_FP_VLAN_CLASS0_OFFSET", 3715 },
    { "QUAL_FP_VLAN_CLASS0_ORDER", 3716 },
    { "QUAL_FP_VLAN_CLASS0_WIDTH", 3717 },
    { "QUAL_FP_VLAN_CLASS1", 3718 },
    { "QUAL_FP_VLAN_CLASS1_BITMAP", 3719 },
    { "QUAL_FP_VLAN_CLASS1_MASK", 3720 },
    { "QUAL_FP_VLAN_CLASS1_OFFSET", 3721 },
    { "QUAL_FP_VLAN_CLASS1_ORDER", 3722 },
    { "QUAL_FP_VLAN_CLASS1_WIDTH", 3723 },
    { "QUAL_FP_VLAN_PORT_GRP", 3724 },
    { "QUAL_FP_VLAN_PORT_GRP_BITMAP", 3725 },
    { "QUAL_FP_VLAN_PORT_GRP_MASK", 3726 },
    { "QUAL_FP_VLAN_PORT_GRP_OFFSET", 3727 },
    { "QUAL_FP_VLAN_PORT_GRP_ORDER", 3728 },
    { "QUAL_FP_VLAN_PORT_GRP_WIDTH", 3729 },
    { "QUAL_FWD_TYPE", 3730 },
    { "QUAL_FWD_TYPE_BITMAP", 3731 },
    { "QUAL_FWD_TYPE_OFFSET", 3732 },
    { "QUAL_FWD_TYPE_ORDER", 3733 },
    { "QUAL_FWD_TYPE_WIDTH", 3734 },
    { "QUAL_FWD_VLAN_ID", 3735 },
    { "QUAL_FWD_VLAN_ID_BITMAP", 3736 },
    { "QUAL_FWD_VLAN_ID_MASK", 3737 },
    { "QUAL_FWD_VLAN_ID_OFFSET", 3738 },
    { "QUAL_FWD_VLAN_ID_ORDER", 3739 },
    { "QUAL_FWD_VLAN_ID_WIDTH", 3740 },
    { "QUAL_FWD_VLAN_VALID", 3741 },
    { "QUAL_FWD_VLAN_VALID_BITMAP", 3742 },
    { "QUAL_FWD_VLAN_VALID_MASK", 3743 },
    { "QUAL_FWD_VLAN_VALID_OFFSET", 3744 },
    { "QUAL_FWD_VLAN_VALID_ORDER", 3745 },
    { "QUAL_FWD_VLAN_VALID_WIDTH", 3746 },
    { "QUAL_GAL_PRESENT", 3747 },
    { "QUAL_GAL_PRESENT_BITMAP", 3748 },
    { "QUAL_GAL_PRESENT_MASK", 3749 },
    { "QUAL_GAL_PRESENT_OFFSET", 3750 },
    { "QUAL_GAL_PRESENT_ORDER", 3751 },
    { "QUAL_GAL_PRESENT_WIDTH", 3752 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT", 3753 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_BITMAP", 3754 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_MASK", 3755 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_OFFSET", 3756 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_ORDER", 3757 },
    { "QUAL_GSH_ETHERTYPE_LSB_4BIT_WIDTH", 3758 },
    { "QUAL_GSH_OPCODE", 3759 },
    { "QUAL_GSH_OPCODE_BITMAP", 3760 },
    { "QUAL_GSH_OPCODE_MASK", 3761 },
    { "QUAL_GSH_OPCODE_OFFSET", 3762 },
    { "QUAL_GSH_OPCODE_ORDER", 3763 },
    { "QUAL_GSH_OPCODE_WIDTH", 3764 },
    { "QUAL_GSH_SYSTEM_DST", 3765 },
    { "QUAL_GSH_SYSTEM_DST_BITMAP", 3766 },
    { "QUAL_GSH_SYSTEM_DST_MASK", 3767 },
    { "QUAL_GSH_SYSTEM_DST_OFFSET", 3768 },
    { "QUAL_GSH_SYSTEM_DST_ORDER", 3769 },
    { "QUAL_GSH_SYSTEM_DST_WIDTH", 3770 },
    { "QUAL_HIGIGLOOKUP_PKT", 3771 },
    { "QUAL_HIGIGLOOKUP_PKT_BITMAP", 3772 },
    { "QUAL_HIGIGLOOKUP_PKT_MASK", 3773 },
    { "QUAL_HIGIGLOOKUP_PKT_OFFSET", 3774 },
    { "QUAL_HIGIGLOOKUP_PKT_ORDER", 3775 },
    { "QUAL_HIGIGLOOKUP_PKT_WIDTH", 3776 },
    { "QUAL_HIGIG_PKT", 3777 },
    { "QUAL_HIGIG_PKT_BITMAP", 3778 },
    { "QUAL_HIGIG_PKT_MASK", 3779 },
    { "QUAL_HIGIG_PKT_OFFSET", 3780 },
    { "QUAL_HIGIG_PKT_ORDER", 3781 },
    { "QUAL_HIGIG_PKT_WIDTH", 3782 },
    { "QUAL_ICMP_ERROR_PKT", 3783 },
    { "QUAL_ICMP_ERROR_PKT_BITMAP", 3784 },
    { "QUAL_ICMP_ERROR_PKT_MASK", 3785 },
    { "QUAL_ICMP_ERROR_PKT_OFFSET", 3786 },
    { "QUAL_ICMP_ERROR_PKT_ORDER", 3787 },
    { "QUAL_ICMP_ERROR_PKT_WIDTH", 3788 },
    { "QUAL_ICMP_TYPE_CODE", 3789 },
    { "QUAL_ICMP_TYPE_CODE_BITMAP", 3790 },
    { "QUAL_ICMP_TYPE_CODE_MASK", 3791 },
    { "QUAL_ICMP_TYPE_CODE_OFFSET", 3792 },
    { "QUAL_ICMP_TYPE_CODE_ORDER", 3793 },
    { "QUAL_ICMP_TYPE_CODE_WIDTH", 3794 },
    { "QUAL_INBAND_TELEMETRY_FLAGS", 3795 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_BITMAP", 3796 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_MASK", 3797 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_OFFSET", 3798 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_ORDER", 3799 },
    { "QUAL_INBAND_TELEMETRY_FLAGS_WIDTH", 3800 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL", 3801 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_BITMAP", 3802 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_MASK", 3803 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_OFFSET", 3804 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_ORDER", 3805 },
    { "QUAL_INBAND_TELEMETRY_HDR_IN_TNL_WIDTH", 3806 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE", 3807 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_BITMAP", 3808 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_MASK", 3809 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_OFFSET", 3810 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_ORDER", 3811 },
    { "QUAL_INBAND_TELEMETRY_HDR_TYPE_WIDTH", 3812 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS", 3813 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_BITMAP", 3814 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_MASK", 3815 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_OFFSET", 3816 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_ORDER", 3817 },
    { "QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_WIDTH", 3818 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK", 3819 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_BITMAP", 3820 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_MASK", 3821 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_OFFSET", 3822 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_ORDER", 3823 },
    { "QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_WIDTH", 3824 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE", 3825 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_BITMAP", 3826 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_MASK", 3827 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_OFFSET", 3828 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_ORDER", 3829 },
    { "QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_WIDTH", 3830 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO", 3831 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_BITMAP", 3832 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_MASK", 3833 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_OFFSET", 3834 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_ORDER", 3835 },
    { "QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_WIDTH", 3836 },
    { "QUAL_ING_CLASS_ID", 3837 },
    { "QUAL_ING_CLASS_ID_MASK", 3838 },
    { "QUAL_ING_CLASS_ID_OFFSET", 3839 },
    { "QUAL_ING_CLASS_ID_ORDER", 3840 },
    { "QUAL_ING_CLASS_ID_TYPE", 3841 },
    { "QUAL_ING_CLASS_ID_TYPE_OFFSET", 3842 },
    { "QUAL_ING_CLASS_ID_TYPE_ORDER", 3843 },
    { "QUAL_ING_CLASS_ID_TYPE_WIDTH", 3844 },
    { "QUAL_ING_CLASS_ID_WIDTH", 3845 },
    { "QUAL_ING_STP_STATE", 3846 },
    { "QUAL_ING_STP_STATE_BITMAP", 3847 },
    { "QUAL_ING_STP_STATE_OFFSET", 3848 },
    { "QUAL_ING_STP_STATE_ORDER", 3849 },
    { "QUAL_ING_STP_STATE_WIDTH", 3850 },
    { "QUAL_INNER_DST_IP4", 3851 },
    { "QUAL_INNER_DST_IP4_MASK", 3852 },
    { "QUAL_INNER_DST_IP4_OFFSET", 3853 },
    { "QUAL_INNER_DST_IP4_ORDER", 3854 },
    { "QUAL_INNER_DST_IP4_WIDTH", 3855 },
    { "QUAL_INNER_DST_IP6", 3856 },
    { "QUAL_INNER_DST_IP6_BITMAP_LOWER", 3857 },
    { "QUAL_INNER_DST_IP6_BITMAP_UPPER", 3858 },
    { "QUAL_INNER_DST_IP6_HIGH", 3859 },
    { "QUAL_INNER_DST_IP6_HIGH_MASK", 3860 },
    { "QUAL_INNER_DST_IP6_HIGH_OFFSET", 3861 },
    { "QUAL_INNER_DST_IP6_HIGH_ORDER", 3862 },
    { "QUAL_INNER_DST_IP6_HIGH_WIDTH", 3863 },
    { "QUAL_INNER_DST_IP6_LOWER", 3864 },
    { "QUAL_INNER_DST_IP6_LOWER_OFFSET", 3865 },
    { "QUAL_INNER_DST_IP6_LOWER_ORDER", 3866 },
    { "QUAL_INNER_DST_IP6_LOWER_WIDTH", 3867 },
    { "QUAL_INNER_DST_IP6_MASK_LOWER", 3868 },
    { "QUAL_INNER_DST_IP6_MASK_UPPER", 3869 },
    { "QUAL_INNER_DST_IP6_OFFSET", 3870 },
    { "QUAL_INNER_DST_IP6_ORDER", 3871 },
    { "QUAL_INNER_DST_IP6_UPPER", 3872 },
    { "QUAL_INNER_DST_IP6_UPPER_OFFSET", 3873 },
    { "QUAL_INNER_DST_IP6_UPPER_ORDER", 3874 },
    { "QUAL_INNER_DST_IP6_UPPER_WIDTH", 3875 },
    { "QUAL_INNER_DST_IP6_WIDTH", 3876 },
    { "QUAL_INNER_IP_FRAG", 3877 },
    { "QUAL_INNER_IP_FRAG_OFFSET", 3878 },
    { "QUAL_INNER_IP_FRAG_ORDER", 3879 },
    { "QUAL_INNER_IP_FRAG_WIDTH", 3880 },
    { "QUAL_INNER_IP_PROTOCOL", 3881 },
    { "QUAL_INNER_IP_PROTOCOL_MASK", 3882 },
    { "QUAL_INNER_IP_PROTOCOL_OFFSET", 3883 },
    { "QUAL_INNER_IP_PROTOCOL_ORDER", 3884 },
    { "QUAL_INNER_IP_PROTOCOL_WIDTH", 3885 },
    { "QUAL_INNER_IP_PROTO_COMMON", 3886 },
    { "QUAL_INNER_IP_PROTO_COMMON_OFFSET", 3887 },
    { "QUAL_INNER_IP_PROTO_COMMON_ORDER", 3888 },
    { "QUAL_INNER_IP_PROTO_COMMON_WIDTH", 3889 },
    { "QUAL_INNER_IP_TYPE", 3890 },
    { "QUAL_INNER_IP_TYPE_OFFSET", 3891 },
    { "QUAL_INNER_IP_TYPE_ORDER", 3892 },
    { "QUAL_INNER_IP_TYPE_WIDTH", 3893 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT", 3894 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_BITMAP", 3895 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_MASK", 3896 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_OFFSET", 3897 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_ORDER", 3898 },
    { "QUAL_INNER_L2_L3_ROUTABLE_PKT_WIDTH", 3899 },
    { "QUAL_INNER_L2_OPAQUE_TAG", 3900 },
    { "QUAL_INNER_L2_OPAQUE_TAG_BITMAP", 3901 },
    { "QUAL_INNER_L2_OPAQUE_TAG_MASK", 3902 },
    { "QUAL_INNER_L2_OPAQUE_TAG_OFFSET", 3903 },
    { "QUAL_INNER_L2_OPAQUE_TAG_ORDER", 3904 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT", 3905 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_BITMAP", 3906 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_MASK", 3907 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_OFFSET", 3908 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_ORDER", 3909 },
    { "QUAL_INNER_L2_OPAQUE_TAG_PRESENT_WIDTH", 3910 },
    { "QUAL_INNER_L2_OPAQUE_TAG_WIDTH", 3911 },
    { "QUAL_INNER_L2_OUTER_TPID", 3912 },
    { "QUAL_INNER_L2_OUTER_TPID_BITMAP", 3913 },
    { "QUAL_INNER_L2_OUTER_TPID_OFFSET", 3914 },
    { "QUAL_INNER_L2_OUTER_TPID_ORDER", 3915 },
    { "QUAL_INNER_L2_OUTER_TPID_WIDTH", 3916 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT", 3917 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_BITMAP", 3918 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_MASK", 3919 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_OFFSET", 3920 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_ORDER", 3921 },
    { "QUAL_INNER_L2_VLAN_OUTER_PRESENT_WIDTH", 3922 },
    { "QUAL_INNER_L4DST_PORT", 3923 },
    { "QUAL_INNER_L4DST_PORT_MASK", 3924 },
    { "QUAL_INNER_L4DST_PORT_OFFSET", 3925 },
    { "QUAL_INNER_L4DST_PORT_ORDER", 3926 },
    { "QUAL_INNER_L4DST_PORT_WIDTH", 3927 },
    { "QUAL_INNER_L4SRC_PORT", 3928 },
    { "QUAL_INNER_L4SRC_PORT_MASK", 3929 },
    { "QUAL_INNER_L4SRC_PORT_OFFSET", 3930 },
    { "QUAL_INNER_L4SRC_PORT_ORDER", 3931 },
    { "QUAL_INNER_L4SRC_PORT_WIDTH", 3932 },
    { "QUAL_INNER_SRC_IP4", 3933 },
    { "QUAL_INNER_SRC_IP4_MASK", 3934 },
    { "QUAL_INNER_SRC_IP4_OFFSET", 3935 },
    { "QUAL_INNER_SRC_IP4_ORDER", 3936 },
    { "QUAL_INNER_SRC_IP4_WIDTH", 3937 },
    { "QUAL_INNER_SRC_IP6", 3938 },
    { "QUAL_INNER_SRC_IP6_HIGH", 3939 },
    { "QUAL_INNER_SRC_IP6_HIGH_MASK", 3940 },
    { "QUAL_INNER_SRC_IP6_HIGH_OFFSET", 3941 },
    { "QUAL_INNER_SRC_IP6_HIGH_ORDER", 3942 },
    { "QUAL_INNER_SRC_IP6_HIGH_WIDTH", 3943 },
    { "QUAL_INNER_SRC_IP6_LOWER", 3944 },
    { "QUAL_INNER_SRC_IP6_MASK_LOWER", 3945 },
    { "QUAL_INNER_SRC_IP6_MASK_UPPER", 3946 },
    { "QUAL_INNER_SRC_IP6_OFFSET", 3947 },
    { "QUAL_INNER_SRC_IP6_ORDER", 3948 },
    { "QUAL_INNER_SRC_IP6_UPPER", 3949 },
    { "QUAL_INNER_SRC_IP6_WIDTH", 3950 },
    { "QUAL_INNER_TOS", 3951 },
    { "QUAL_INNER_TOS_MASK", 3952 },
    { "QUAL_INNER_TOS_OFFSET", 3953 },
    { "QUAL_INNER_TOS_ORDER", 3954 },
    { "QUAL_INNER_TOS_WIDTH", 3955 },
    { "QUAL_INNER_TPID", 3956 },
    { "QUAL_INNER_TPID_BITMAP", 3957 },
    { "QUAL_INNER_TPID_OFFSET", 3958 },
    { "QUAL_INNER_TPID_ORDER", 3959 },
    { "QUAL_INNER_TPID_WIDTH", 3960 },
    { "QUAL_INNER_TTL", 3961 },
    { "QUAL_INNER_TTL_MASK", 3962 },
    { "QUAL_INNER_TTL_OFFSET", 3963 },
    { "QUAL_INNER_TTL_ORDER", 3964 },
    { "QUAL_INNER_TTL_WIDTH", 3965 },
    { "QUAL_INNER_VLAN_CFI", 3966 },
    { "QUAL_INNER_VLAN_CFI_BITMAP", 3967 },
    { "QUAL_INNER_VLAN_CFI_MASK", 3968 },
    { "QUAL_INNER_VLAN_CFI_OFFSET", 3969 },
    { "QUAL_INNER_VLAN_CFI_ORDER", 3970 },
    { "QUAL_INNER_VLAN_CFI_WIDTH", 3971 },
    { "QUAL_INNER_VLAN_ID", 3972 },
    { "QUAL_INNER_VLAN_ID_BITMAP", 3973 },
    { "QUAL_INNER_VLAN_ID_MASK", 3974 },
    { "QUAL_INNER_VLAN_ID_OFFSET", 3975 },
    { "QUAL_INNER_VLAN_ID_ORDER", 3976 },
    { "QUAL_INNER_VLAN_ID_WIDTH", 3977 },
    { "QUAL_INNER_VLAN_PRI", 3978 },
    { "QUAL_INNER_VLAN_PRI_BITMAP", 3979 },
    { "QUAL_INNER_VLAN_PRI_MASK", 3980 },
    { "QUAL_INNER_VLAN_PRI_OFFSET", 3981 },
    { "QUAL_INNER_VLAN_PRI_ORDER", 3982 },
    { "QUAL_INNER_VLAN_PRI_WIDTH", 3983 },
    { "QUAL_INPORT", 3984 },
    { "QUAL_INPORTS", 3985 },
    { "QUAL_INPORTS_BITMAP", 3986 },
    { "QUAL_INPORTS_MASK", 3987 },
    { "QUAL_INPORTS_OFFSET", 3988 },
    { "QUAL_INPORTS_ORDER", 3989 },
    { "QUAL_INPORTS_WIDTH", 3990 },
    { "QUAL_INPORT_BITMAP", 3991 },
    { "QUAL_INPORT_MASK", 3992 },
    { "QUAL_INPORT_OFFSET", 3993 },
    { "QUAL_INPORT_ORDER", 3994 },
    { "QUAL_INPORT_WIDTH", 3995 },
    { "QUAL_INT_CN", 3996 },
    { "QUAL_INT_CN_BITMAP", 3997 },
    { "QUAL_INT_CN_MASK", 3998 },
    { "QUAL_INT_CN_OFFSET", 3999 },
    { "QUAL_INT_CN_ORDER", 4000 },
    { "QUAL_INT_CN_WIDTH", 4001 },
    { "QUAL_INT_PRI", 4002 },
    { "QUAL_INT_PRI_BITMAP", 4003 },
    { "QUAL_INT_PRI_MASK", 4004 },
    { "QUAL_INT_PRI_OFFSET", 4005 },
    { "QUAL_INT_PRI_ORDER", 4006 },
    { "QUAL_INT_PRI_WIDTH", 4007 },
    { "QUAL_IP6_FLOW_LABEL", 4008 },
    { "QUAL_IP6_FLOW_LABEL_BITMAP", 4009 },
    { "QUAL_IP6_FLOW_LABEL_MASK", 4010 },
    { "QUAL_IP6_FLOW_LABEL_OFFSET", 4011 },
    { "QUAL_IP6_FLOW_LABEL_ORDER", 4012 },
    { "QUAL_IP6_FLOW_LABEL_WIDTH", 4013 },
    { "QUAL_IPADDR_NORMALIZE", 4014 },
    { "QUAL_IPADDR_NORMALIZE_BITMAP", 4015 },
    { "QUAL_IPADDR_NORMALIZE_MASK", 4016 },
    { "QUAL_IPADDR_NORMALIZE_OFFSET", 4017 },
    { "QUAL_IPADDR_NORMALIZE_ORDER", 4018 },
    { "QUAL_IPADDR_NORMALIZE_WIDTH", 4019 },
    { "QUAL_IP_CHECKSUM_VALID", 4020 },
    { "QUAL_IP_CHECKSUM_VALID_BITMAP", 4021 },
    { "QUAL_IP_CHECKSUM_VALID_MASK", 4022 },
    { "QUAL_IP_CHECKSUM_VALID_OFFSET", 4023 },
    { "QUAL_IP_CHECKSUM_VALID_ORDER", 4024 },
    { "QUAL_IP_CHECKSUM_VALID_WIDTH", 4025 },
    { "QUAL_IP_FIRST_EH_PROTO", 4026 },
    { "QUAL_IP_FIRST_EH_PROTO_BITMAP", 4027 },
    { "QUAL_IP_FIRST_EH_PROTO_MASK", 4028 },
    { "QUAL_IP_FIRST_EH_PROTO_OFFSET", 4029 },
    { "QUAL_IP_FIRST_EH_PROTO_ORDER", 4030 },
    { "QUAL_IP_FIRST_EH_PROTO_WIDTH", 4031 },
    { "QUAL_IP_FIRST_EH_SUBCODE", 4032 },
    { "QUAL_IP_FIRST_EH_SUBCODE_BITMAP", 4033 },
    { "QUAL_IP_FIRST_EH_SUBCODE_MASK", 4034 },
    { "QUAL_IP_FIRST_EH_SUBCODE_OFFSET", 4035 },
    { "QUAL_IP_FIRST_EH_SUBCODE_ORDER", 4036 },
    { "QUAL_IP_FIRST_EH_SUBCODE_WIDTH", 4037 },
    { "QUAL_IP_FLAGS_DF", 4038 },
    { "QUAL_IP_FLAGS_DF_BITMAP", 4039 },
    { "QUAL_IP_FLAGS_DF_MASK", 4040 },
    { "QUAL_IP_FLAGS_DF_OFFSET", 4041 },
    { "QUAL_IP_FLAGS_DF_ORDER", 4042 },
    { "QUAL_IP_FLAGS_DF_WIDTH", 4043 },
    { "QUAL_IP_FLAGS_MF", 4044 },
    { "QUAL_IP_FLAGS_MF_BITMAP", 4045 },
    { "QUAL_IP_FLAGS_MF_MASK", 4046 },
    { "QUAL_IP_FLAGS_MF_OFFSET", 4047 },
    { "QUAL_IP_FLAGS_MF_ORDER", 4048 },
    { "QUAL_IP_FLAGS_MF_WIDTH", 4049 },
    { "QUAL_IP_FRAG", 4050 },
    { "QUAL_IP_FRAG_BITMAP", 4051 },
    { "QUAL_IP_FRAG_OFFSET", 4052 },
    { "QUAL_IP_FRAG_ORDER", 4053 },
    { "QUAL_IP_FRAG_WIDTH", 4054 },
    { "QUAL_IP_PROTOCOL", 4055 },
    { "QUAL_IP_PROTOCOL_BITMAP", 4056 },
    { "QUAL_IP_PROTOCOL_MASK", 4057 },
    { "QUAL_IP_PROTOCOL_OFFSET", 4058 },
    { "QUAL_IP_PROTOCOL_ORDER", 4059 },
    { "QUAL_IP_PROTOCOL_WIDTH", 4060 },
    { "QUAL_IP_PROTO_COMMON", 4061 },
    { "QUAL_IP_PROTO_COMMON_OFFSET", 4062 },
    { "QUAL_IP_PROTO_COMMON_ORDER", 4063 },
    { "QUAL_IP_PROTO_COMMON_WIDTH", 4064 },
    { "QUAL_IP_SECOND_EH_PROTO", 4065 },
    { "QUAL_IP_SECOND_EH_PROTO_BITMAP", 4066 },
    { "QUAL_IP_SECOND_EH_PROTO_MASK", 4067 },
    { "QUAL_IP_SECOND_EH_PROTO_OFFSET", 4068 },
    { "QUAL_IP_SECOND_EH_PROTO_ORDER", 4069 },
    { "QUAL_IP_SECOND_EH_PROTO_WIDTH", 4070 },
    { "QUAL_IP_TYPE", 4071 },
    { "QUAL_IP_TYPE_BITMAP", 4072 },
    { "QUAL_IP_TYPE_OFFSET", 4073 },
    { "QUAL_IP_TYPE_ORDER", 4074 },
    { "QUAL_IP_TYPE_WIDTH", 4075 },
    { "QUAL_L2CACHE_HIT", 4076 },
    { "QUAL_L2CACHE_HIT_BITMAP", 4077 },
    { "QUAL_L2CACHE_HIT_MASK", 4078 },
    { "QUAL_L2CACHE_HIT_OFFSET", 4079 },
    { "QUAL_L2CACHE_HIT_ORDER", 4080 },
    { "QUAL_L2CACHE_HIT_WIDTH", 4081 },
    { "QUAL_L2STATION_MOVE", 4082 },
    { "QUAL_L2STATION_MOVE_BITMAP", 4083 },
    { "QUAL_L2STATION_MOVE_MASK", 4084 },
    { "QUAL_L2STATION_MOVE_OFFSET", 4085 },
    { "QUAL_L2STATION_MOVE_ORDER", 4086 },
    { "QUAL_L2STATION_MOVE_WIDTH", 4087 },
    { "QUAL_L2_DST_CLASS", 4088 },
    { "QUAL_L2_DST_CLASS_BITMAP", 4089 },
    { "QUAL_L2_DST_CLASS_MASK", 4090 },
    { "QUAL_L2_DST_CLASS_OFFSET", 4091 },
    { "QUAL_L2_DST_CLASS_ORDER", 4092 },
    { "QUAL_L2_DST_CLASS_WIDTH", 4093 },
    { "QUAL_L2_DST_HIT", 4094 },
    { "QUAL_L2_DST_HIT_BITMAP", 4095 },
    { "QUAL_L2_DST_HIT_MASK", 4096 },
    { "QUAL_L2_DST_HIT_OFFSET", 4097 },
    { "QUAL_L2_DST_HIT_ORDER", 4098 },
    { "QUAL_L2_DST_HIT_WIDTH", 4099 },
    { "QUAL_L2_FORMAT", 4100 },
    { "QUAL_L2_FORMAT_BITMAP", 4101 },
    { "QUAL_L2_FORMAT_OFFSET", 4102 },
    { "QUAL_L2_FORMAT_ORDER", 4103 },
    { "QUAL_L2_FORMAT_WIDTH", 4104 },
    { "QUAL_L2_MC_GROUP", 4105 },
    { "QUAL_L2_MC_GROUP_BITMAP", 4106 },
    { "QUAL_L2_MC_GROUP_MASK", 4107 },
    { "QUAL_L2_MC_GROUP_OFFSET", 4108 },
    { "QUAL_L2_MC_GROUP_ORDER", 4109 },
    { "QUAL_L2_MC_GROUP_WIDTH", 4110 },
    { "QUAL_L2_SRC_CLASS", 4111 },
    { "QUAL_L2_SRC_CLASS_BITMAP", 4112 },
    { "QUAL_L2_SRC_CLASS_MASK", 4113 },
    { "QUAL_L2_SRC_CLASS_OFFSET", 4114 },
    { "QUAL_L2_SRC_CLASS_ORDER", 4115 },
    { "QUAL_L2_SRC_CLASS_WIDTH", 4116 },
    { "QUAL_L2_SRC_HIT", 4117 },
    { "QUAL_L2_SRC_HIT_BITMAP", 4118 },
    { "QUAL_L2_SRC_HIT_MASK", 4119 },
    { "QUAL_L2_SRC_HIT_OFFSET", 4120 },
    { "QUAL_L2_SRC_HIT_ORDER", 4121 },
    { "QUAL_L2_SRC_HIT_WIDTH", 4122 },
    { "QUAL_L2_SRC_STATIC", 4123 },
    { "QUAL_L2_SRC_STATIC_BITMAP", 4124 },
    { "QUAL_L2_SRC_STATIC_MASK", 4125 },
    { "QUAL_L2_SRC_STATIC_OFFSET", 4126 },
    { "QUAL_L2_SRC_STATIC_ORDER", 4127 },
    { "QUAL_L2_SRC_STATIC_WIDTH", 4128 },
    { "QUAL_L3_DST_CLASS", 4129 },
    { "QUAL_L3_DST_CLASS_BITMAP", 4130 },
    { "QUAL_L3_DST_CLASS_MASK", 4131 },
    { "QUAL_L3_DST_CLASS_OFFSET", 4132 },
    { "QUAL_L3_DST_CLASS_ORDER", 4133 },
    { "QUAL_L3_DST_CLASS_WIDTH", 4134 },
    { "QUAL_L3_DST_HOST_HIT", 4135 },
    { "QUAL_L3_DST_HOST_HIT_BITMAP", 4136 },
    { "QUAL_L3_DST_HOST_HIT_MASK", 4137 },
    { "QUAL_L3_DST_HOST_HIT_OFFSET", 4138 },
    { "QUAL_L3_DST_HOST_HIT_ORDER", 4139 },
    { "QUAL_L3_DST_HOST_HIT_WIDTH", 4140 },
    { "QUAL_L3_DST_LPM_HIT", 4141 },
    { "QUAL_L3_DST_LPM_HIT_BITMAP", 4142 },
    { "QUAL_L3_DST_LPM_HIT_MASK", 4143 },
    { "QUAL_L3_DST_LPM_HIT_OFFSET", 4144 },
    { "QUAL_L3_DST_LPM_HIT_ORDER", 4145 },
    { "QUAL_L3_DST_LPM_HIT_WIDTH", 4146 },
    { "QUAL_L3_IIF", 4147 },
    { "QUAL_L3_IIF_BITMAP", 4148 },
    { "QUAL_L3_IIF_CLASS_ID", 4149 },
    { "QUAL_L3_IIF_CLASS_ID_BITMAP", 4150 },
    { "QUAL_L3_IIF_CLASS_ID_MASK", 4151 },
    { "QUAL_L3_IIF_CLASS_ID_OFFSET", 4152 },
    { "QUAL_L3_IIF_CLASS_ID_ORDER", 4153 },
    { "QUAL_L3_IIF_CLASS_ID_WIDTH", 4154 },
    { "QUAL_L3_IIF_MASK", 4155 },
    { "QUAL_L3_IIF_OFFSET", 4156 },
    { "QUAL_L3_IIF_ORDER", 4157 },
    { "QUAL_L3_IIF_WIDTH", 4158 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15", 4159 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_BITMAP", 4160 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_MASK", 4161 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_OFFSET", 4162 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_ORDER", 4163 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_0_15_WIDTH", 4164 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16", 4165 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_BITMAP", 4166 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_MASK", 4167 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_OFFSET", 4168 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_ORDER", 4169 },
    { "QUAL_L3_L4_COMPRESSION_ID_A_31_16_WIDTH", 4170 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15", 4171 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_BITMAP", 4172 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_MASK", 4173 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_OFFSET", 4174 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_ORDER", 4175 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_0_15_WIDTH", 4176 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16", 4177 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_BITMAP", 4178 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_MASK", 4179 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_OFFSET", 4180 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_ORDER", 4181 },
    { "QUAL_L3_L4_COMPRESSION_ID_B_31_16_WIDTH", 4182 },
    { "QUAL_L3_MC_GROUP", 4183 },
    { "QUAL_L3_MC_GROUP_BITMAP", 4184 },
    { "QUAL_L3_MC_GROUP_MASK", 4185 },
    { "QUAL_L3_MC_GROUP_OFFSET", 4186 },
    { "QUAL_L3_MC_GROUP_ORDER", 4187 },
    { "QUAL_L3_MC_GROUP_WIDTH", 4188 },
    { "QUAL_L3_ROUTABLE_PKT", 4189 },
    { "QUAL_L3_ROUTABLE_PKT_BITMAP", 4190 },
    { "QUAL_L3_ROUTABLE_PKT_MASK", 4191 },
    { "QUAL_L3_ROUTABLE_PKT_OFFSET", 4192 },
    { "QUAL_L3_ROUTABLE_PKT_ORDER", 4193 },
    { "QUAL_L3_ROUTABLE_PKT_WIDTH", 4194 },
    { "QUAL_L3_SRC_CLASS", 4195 },
    { "QUAL_L3_SRC_CLASS_BITMAP", 4196 },
    { "QUAL_L3_SRC_CLASS_MASK", 4197 },
    { "QUAL_L3_SRC_CLASS_OFFSET", 4198 },
    { "QUAL_L3_SRC_CLASS_ORDER", 4199 },
    { "QUAL_L3_SRC_CLASS_WIDTH", 4200 },
    { "QUAL_L3_SRC_HOST_HIT", 4201 },
    { "QUAL_L3_SRC_HOST_HIT_BITMAP", 4202 },
    { "QUAL_L3_SRC_HOST_HIT_MASK", 4203 },
    { "QUAL_L3_SRC_HOST_HIT_OFFSET", 4204 },
    { "QUAL_L3_SRC_HOST_HIT_ORDER", 4205 },
    { "QUAL_L3_SRC_HOST_HIT_WIDTH", 4206 },
    { "QUAL_L3_SRC_LPM_HIT", 4207 },
    { "QUAL_L3_SRC_LPM_HIT_BITMAP", 4208 },
    { "QUAL_L3_SRC_LPM_HIT_MASK", 4209 },
    { "QUAL_L3_SRC_LPM_HIT_OFFSET", 4210 },
    { "QUAL_L3_SRC_LPM_HIT_ORDER", 4211 },
    { "QUAL_L3_SRC_LPM_HIT_WIDTH", 4212 },
    { "QUAL_L3_TNL_HIT", 4213 },
    { "QUAL_L3_TNL_HIT_BITMAP", 4214 },
    { "QUAL_L3_TNL_HIT_MASK", 4215 },
    { "QUAL_L3_TNL_HIT_OFFSET", 4216 },
    { "QUAL_L3_TNL_HIT_ORDER", 4217 },
    { "QUAL_L3_TNL_HIT_WIDTH", 4218 },
    { "QUAL_L4DST_PORT", 4219 },
    { "QUAL_L4DST_PORT_BITMAP", 4220 },
    { "QUAL_L4DST_PORT_MASK", 4221 },
    { "QUAL_L4DST_PORT_OFFSET", 4222 },
    { "QUAL_L4DST_PORT_ORDER", 4223 },
    { "QUAL_L4DST_PORT_WIDTH", 4224 },
    { "QUAL_L4SRC_PORT", 4225 },
    { "QUAL_L4SRC_PORT_BITMAP", 4226 },
    { "QUAL_L4SRC_PORT_MASK", 4227 },
    { "QUAL_L4SRC_PORT_OFFSET", 4228 },
    { "QUAL_L4SRC_PORT_ORDER", 4229 },
    { "QUAL_L4SRC_PORT_WIDTH", 4230 },
    { "QUAL_L4_PKT", 4231 },
    { "QUAL_L4_PKT_BITMAP", 4232 },
    { "QUAL_L4_PKT_MASK", 4233 },
    { "QUAL_L4_PKT_OFFSET", 4234 },
    { "QUAL_L4_PKT_ORDER", 4235 },
    { "QUAL_L4_PKT_WIDTH", 4236 },
    { "QUAL_LLC_HEADER", 4237 },
    { "QUAL_LLC_HEADER_MASK", 4238 },
    { "QUAL_LLC_HEADER_OFFSET", 4239 },
    { "QUAL_LLC_HEADER_ORDER", 4240 },
    { "QUAL_LLC_HEADER_WIDTH", 4241 },
    { "QUAL_LOOPBACK", 4242 },
    { "QUAL_LOOPBACK_BITMAP", 4243 },
    { "QUAL_LOOPBACK_COLOR", 4244 },
    { "QUAL_LOOPBACK_COLOR_OFFSET", 4245 },
    { "QUAL_LOOPBACK_COLOR_ORDER", 4246 },
    { "QUAL_LOOPBACK_COLOR_WIDTH", 4247 },
    { "QUAL_LOOPBACK_MASK", 4248 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE", 4249 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_MASK", 4250 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_OFFSET", 4251 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_ORDER", 4252 },
    { "QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_WIDTH", 4253 },
    { "QUAL_LOOPBACK_OFFSET", 4254 },
    { "QUAL_LOOPBACK_ORDER", 4255 },
    { "QUAL_LOOPBACK_PP_PORT", 4256 },
    { "QUAL_LOOPBACK_PP_PORT_MASK", 4257 },
    { "QUAL_LOOPBACK_PP_PORT_OFFSET", 4258 },
    { "QUAL_LOOPBACK_PP_PORT_ORDER", 4259 },
    { "QUAL_LOOPBACK_PP_PORT_WIDTH", 4260 },
    { "QUAL_LOOPBACK_QUEUE", 4261 },
    { "QUAL_LOOPBACK_QUEUE_MASK", 4262 },
    { "QUAL_LOOPBACK_QUEUE_OFFSET", 4263 },
    { "QUAL_LOOPBACK_QUEUE_ORDER", 4264 },
    { "QUAL_LOOPBACK_QUEUE_WIDTH", 4265 },
    { "QUAL_LOOPBACK_SRC_PORT", 4266 },
    { "QUAL_LOOPBACK_SRC_PORT_MASK", 4267 },
    { "QUAL_LOOPBACK_SRC_PORT_OFFSET", 4268 },
    { "QUAL_LOOPBACK_SRC_PORT_ORDER", 4269 },
    { "QUAL_LOOPBACK_SRC_PORT_WIDTH", 4270 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS", 4271 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_MASK", 4272 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_OFFSET", 4273 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_ORDER", 4274 },
    { "QUAL_LOOPBACK_TRAFFIC_CLASS_WIDTH", 4275 },
    { "QUAL_LOOPBACK_TYPE", 4276 },
    { "QUAL_LOOPBACK_TYPE_BITMAP", 4277 },
    { "QUAL_LOOPBACK_TYPE_OFFSET", 4278 },
    { "QUAL_LOOPBACK_TYPE_ORDER", 4279 },
    { "QUAL_LOOPBACK_TYPE_WIDTH", 4280 },
    { "QUAL_LOOPBACK_WIDTH", 4281 },
    { "QUAL_MACADDR_NORMALIZE", 4282 },
    { "QUAL_MACADDR_NORMALIZE_BITMAP", 4283 },
    { "QUAL_MACADDR_NORMALIZE_MASK", 4284 },
    { "QUAL_MACADDR_NORMALIZE_OFFSET", 4285 },
    { "QUAL_MACADDR_NORMALIZE_ORDER", 4286 },
    { "QUAL_MACADDR_NORMALIZE_WIDTH", 4287 },
    { "QUAL_MH_OPCODE", 4288 },
    { "QUAL_MH_OPCODE_BITMAP", 4289 },
    { "QUAL_MH_OPCODE_MASK", 4290 },
    { "QUAL_MH_OPCODE_OFFSET", 4291 },
    { "QUAL_MH_OPCODE_ORDER", 4292 },
    { "QUAL_MH_OPCODE_WIDTH", 4293 },
    { "QUAL_MIM_ISID", 4294 },
    { "QUAL_MIM_ISID_BITMAP", 4295 },
    { "QUAL_MIM_ISID_MASK", 4296 },
    { "QUAL_MIM_ISID_OFFSET", 4297 },
    { "QUAL_MIM_ISID_ORDER", 4298 },
    { "QUAL_MIM_ISID_WIDTH", 4299 },
    { "QUAL_MIRROR_PKT", 4300 },
    { "QUAL_MIRROR_PKT_BITMAP", 4301 },
    { "QUAL_MIRROR_PKT_MASK", 4302 },
    { "QUAL_MIRROR_PKT_OFFSET", 4303 },
    { "QUAL_MIRROR_PKT_ORDER", 4304 },
    { "QUAL_MIRROR_PKT_WIDTH", 4305 },
    { "QUAL_MIRR_COPY", 4306 },
    { "QUAL_MIRR_COPY_MASK", 4307 },
    { "QUAL_MIRR_COPY_OFFSET", 4308 },
    { "QUAL_MIRR_COPY_ORDER", 4309 },
    { "QUAL_MIRR_COPY_WIDTH", 4310 },
    { "QUAL_MIXED_SRC_CLASS", 4311 },
    { "QUAL_MIXED_SRC_CLASS_MASK", 4312 },
    { "QUAL_MIXED_SRC_CLASS_OFFSET", 4313 },
    { "QUAL_MIXED_SRC_CLASS_ORDER", 4314 },
    { "QUAL_MIXED_SRC_CLASS_WIDTH", 4315 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT", 4316 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_BITMAP", 4317 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_MASK", 4318 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_OFFSET", 4319 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_ORDER", 4320 },
    { "QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_WIDTH", 4321 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT", 4322 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_BITMAP", 4323 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_MASK", 4324 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_OFFSET", 4325 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_ORDER", 4326 },
    { "QUAL_MPLSENTRY_SECONDLOOKUP_HIT_WIDTH", 4327 },
    { "QUAL_MPLS_BOS_TERMINATED", 4328 },
    { "QUAL_MPLS_BOS_TERMINATED_BITMAP", 4329 },
    { "QUAL_MPLS_BOS_TERMINATED_MASK", 4330 },
    { "QUAL_MPLS_BOS_TERMINATED_OFFSET", 4331 },
    { "QUAL_MPLS_BOS_TERMINATED_ORDER", 4332 },
    { "QUAL_MPLS_BOS_TERMINATED_WIDTH", 4333 },
    { "QUAL_MPLS_CTRL_WORD", 4334 },
    { "QUAL_MPLS_CTRL_WORD_BITMAP", 4335 },
    { "QUAL_MPLS_CTRL_WORD_MASK", 4336 },
    { "QUAL_MPLS_CTRL_WORD_OFFSET", 4337 },
    { "QUAL_MPLS_CTRL_WORD_ORDER", 4338 },
    { "QUAL_MPLS_CTRL_WORD_WIDTH", 4339 },
    { "QUAL_MPLS_CW_VALID", 4340 },
    { "QUAL_MPLS_CW_VALID_BITMAP", 4341 },
    { "QUAL_MPLS_CW_VALID_MASK", 4342 },
    { "QUAL_MPLS_CW_VALID_OFFSET", 4343 },
    { "QUAL_MPLS_CW_VALID_ORDER", 4344 },
    { "QUAL_MPLS_CW_VALID_WIDTH", 4345 },
    { "QUAL_MPLS_FWD_LABEL_ACTION", 4346 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_BITMAP", 4347 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_OFFSET", 4348 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_ORDER", 4349 },
    { "QUAL_MPLS_FWD_LABEL_ACTION_WIDTH", 4350 },
    { "QUAL_MPLS_FWD_LABEL_BOS", 4351 },
    { "QUAL_MPLS_FWD_LABEL_BOS_BITMAP", 4352 },
    { "QUAL_MPLS_FWD_LABEL_BOS_MASK", 4353 },
    { "QUAL_MPLS_FWD_LABEL_BOS_OFFSET", 4354 },
    { "QUAL_MPLS_FWD_LABEL_BOS_ORDER", 4355 },
    { "QUAL_MPLS_FWD_LABEL_BOS_WIDTH", 4356 },
    { "QUAL_MPLS_FWD_LABEL_EXP", 4357 },
    { "QUAL_MPLS_FWD_LABEL_EXP_BITMAP", 4358 },
    { "QUAL_MPLS_FWD_LABEL_EXP_MASK", 4359 },
    { "QUAL_MPLS_FWD_LABEL_EXP_OFFSET", 4360 },
    { "QUAL_MPLS_FWD_LABEL_EXP_ORDER", 4361 },
    { "QUAL_MPLS_FWD_LABEL_EXP_WIDTH", 4362 },
    { "QUAL_MPLS_FWD_LABEL_ID", 4363 },
    { "QUAL_MPLS_FWD_LABEL_ID_BITMAP", 4364 },
    { "QUAL_MPLS_FWD_LABEL_ID_MASK", 4365 },
    { "QUAL_MPLS_FWD_LABEL_ID_OFFSET", 4366 },
    { "QUAL_MPLS_FWD_LABEL_ID_ORDER", 4367 },
    { "QUAL_MPLS_FWD_LABEL_ID_WIDTH", 4368 },
    { "QUAL_MPLS_FWD_LABEL_TTL", 4369 },
    { "QUAL_MPLS_FWD_LABEL_TTL_BITMAP", 4370 },
    { "QUAL_MPLS_FWD_LABEL_TTL_MASK", 4371 },
    { "QUAL_MPLS_FWD_LABEL_TTL_OFFSET", 4372 },
    { "QUAL_MPLS_FWD_LABEL_TTL_ORDER", 4373 },
    { "QUAL_MPLS_FWD_LABEL_TTL_WIDTH", 4374 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED", 4375 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_BITMAP", 4376 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_MASK", 4377 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_OFFSET", 4378 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_ORDER", 4379 },
    { "QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_WIDTH", 4380 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED", 4381 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_BITMAP", 4382 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_MASK", 4383 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_OFFSET", 4384 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_ORDER", 4385 },
    { "QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_WIDTH", 4386 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED", 4387 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_BITMAP", 4388 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_MASK", 4389 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_OFFSET", 4390 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_ORDER", 4391 },
    { "QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_WIDTH", 4392 },
    { "QUAL_MYSTATIONTCAM_2_HIT", 4393 },
    { "QUAL_MYSTATIONTCAM_2_HIT_BITMAP", 4394 },
    { "QUAL_MYSTATIONTCAM_2_HIT_MASK", 4395 },
    { "QUAL_MYSTATIONTCAM_2_HIT_OFFSET", 4396 },
    { "QUAL_MYSTATIONTCAM_2_HIT_ORDER", 4397 },
    { "QUAL_MYSTATIONTCAM_2_HIT_WIDTH", 4398 },
    { "QUAL_MYSTATIONTCAM_HIT", 4399 },
    { "QUAL_MYSTATIONTCAM_HIT_BITMAP", 4400 },
    { "QUAL_MYSTATIONTCAM_HIT_MASK", 4401 },
    { "QUAL_MYSTATIONTCAM_HIT_OFFSET", 4402 },
    { "QUAL_MYSTATIONTCAM_HIT_ORDER", 4403 },
    { "QUAL_MYSTATIONTCAM_HIT_WIDTH", 4404 },
    { "QUAL_NAT_DST_REALM_ID", 4405 },
    { "QUAL_NAT_DST_REALM_ID_BITMAP", 4406 },
    { "QUAL_NAT_DST_REALM_ID_MASK", 4407 },
    { "QUAL_NAT_DST_REALM_ID_OFFSET", 4408 },
    { "QUAL_NAT_DST_REALM_ID_ORDER", 4409 },
    { "QUAL_NAT_DST_REALM_ID_WIDTH", 4410 },
    { "QUAL_NAT_NEEDED", 4411 },
    { "QUAL_NAT_NEEDED_BITMAP", 4412 },
    { "QUAL_NAT_NEEDED_MASK", 4413 },
    { "QUAL_NAT_NEEDED_OFFSET", 4414 },
    { "QUAL_NAT_NEEDED_ORDER", 4415 },
    { "QUAL_NAT_NEEDED_WIDTH", 4416 },
    { "QUAL_NAT_SRC_REALM_ID", 4417 },
    { "QUAL_NAT_SRC_REALM_ID_BITMAP", 4418 },
    { "QUAL_NAT_SRC_REALM_ID_MASK", 4419 },
    { "QUAL_NAT_SRC_REALM_ID_OFFSET", 4420 },
    { "QUAL_NAT_SRC_REALM_ID_ORDER", 4421 },
    { "QUAL_NAT_SRC_REALM_ID_WIDTH", 4422 },
    { "QUAL_NHOP", 4423 },
    { "QUAL_NHOP_BITMAP", 4424 },
    { "QUAL_NHOP_MASK", 4425 },
    { "QUAL_NHOP_OFFSET", 4426 },
    { "QUAL_NHOP_ORDER", 4427 },
    { "QUAL_NHOP_WIDTH", 4428 },
    { "QUAL_NON_OR_FIRST_FRAGMENT", 4429 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_BITMAP", 4430 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_MASK", 4431 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_OFFSET", 4432 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_ORDER", 4433 },
    { "QUAL_NON_OR_FIRST_FRAGMENT_WIDTH", 4434 },
    { "QUAL_NVGRE_VSID", 4435 },
    { "QUAL_NVGRE_VSID_BITMAP", 4436 },
    { "QUAL_NVGRE_VSID_MASK", 4437 },
    { "QUAL_NVGRE_VSID_OFFSET", 4438 },
    { "QUAL_NVGRE_VSID_ORDER", 4439 },
    { "QUAL_NVGRE_VSID_WIDTH", 4440 },
    { "QUAL_OPAQUE_TAG_HIGH", 4441 },
    { "QUAL_OPAQUE_TAG_HIGH_BITMAP", 4442 },
    { "QUAL_OPAQUE_TAG_HIGH_MASK", 4443 },
    { "QUAL_OPAQUE_TAG_HIGH_OFFSET", 4444 },
    { "QUAL_OPAQUE_TAG_HIGH_ORDER", 4445 },
    { "QUAL_OPAQUE_TAG_HIGH_WIDTH", 4446 },
    { "QUAL_OPAQUE_TAG_LOW", 4447 },
    { "QUAL_OPAQUE_TAG_LOW_BITMAP", 4448 },
    { "QUAL_OPAQUE_TAG_LOW_MASK", 4449 },
    { "QUAL_OPAQUE_TAG_LOW_OFFSET", 4450 },
    { "QUAL_OPAQUE_TAG_LOW_ORDER", 4451 },
    { "QUAL_OPAQUE_TAG_LOW_WIDTH", 4452 },
    { "QUAL_OPAQUE_TAG_PRESENT", 4453 },
    { "QUAL_OPAQUE_TAG_PRESENT_BITMAP", 4454 },
    { "QUAL_OPAQUE_TAG_PRESENT_MASK", 4455 },
    { "QUAL_OPAQUE_TAG_PRESENT_OFFSET", 4456 },
    { "QUAL_OPAQUE_TAG_PRESENT_ORDER", 4457 },
    { "QUAL_OPAQUE_TAG_PRESENT_WIDTH", 4458 },
    { "QUAL_OPAQUE_TAG_TYPE", 4459 },
    { "QUAL_OPAQUE_TAG_TYPE_MASK", 4460 },
    { "QUAL_OPAQUE_TAG_TYPE_OFFSET", 4461 },
    { "QUAL_OPAQUE_TAG_TYPE_ORDER", 4462 },
    { "QUAL_OPAQUE_TAG_TYPE_WIDTH", 4463 },
    { "QUAL_OUTER_TPID", 4464 },
    { "QUAL_OUTER_TPID_BITMAP", 4465 },
    { "QUAL_OUTER_TPID_OFFSET", 4466 },
    { "QUAL_OUTER_TPID_ORDER", 4467 },
    { "QUAL_OUTER_TPID_WIDTH", 4468 },
    { "QUAL_OUTER_VLAN_CFI", 4469 },
    { "QUAL_OUTER_VLAN_CFI_BITMAP", 4470 },
    { "QUAL_OUTER_VLAN_CFI_MASK", 4471 },
    { "QUAL_OUTER_VLAN_CFI_OFFSET", 4472 },
    { "QUAL_OUTER_VLAN_CFI_ORDER", 4473 },
    { "QUAL_OUTER_VLAN_CFI_WIDTH", 4474 },
    { "QUAL_OUTER_VLAN_ID", 4475 },
    { "QUAL_OUTER_VLAN_ID_BITMAP", 4476 },
    { "QUAL_OUTER_VLAN_ID_MASK", 4477 },
    { "QUAL_OUTER_VLAN_ID_OFFSET", 4478 },
    { "QUAL_OUTER_VLAN_ID_ORDER", 4479 },
    { "QUAL_OUTER_VLAN_ID_WIDTH", 4480 },
    { "QUAL_OUTER_VLAN_PRI", 4481 },
    { "QUAL_OUTER_VLAN_PRI_BITMAP", 4482 },
    { "QUAL_OUTER_VLAN_PRI_MASK", 4483 },
    { "QUAL_OUTER_VLAN_PRI_OFFSET", 4484 },
    { "QUAL_OUTER_VLAN_PRI_ORDER", 4485 },
    { "QUAL_OUTER_VLAN_PRI_WIDTH", 4486 },
    { "QUAL_OUTPORT", 4487 },
    { "QUAL_OUTPORT_MASK", 4488 },
    { "QUAL_OUTPORT_OFFSET", 4489 },
    { "QUAL_OUTPORT_ORDER", 4490 },
    { "QUAL_OUTPORT_WIDTH", 4491 },
    { "QUAL_OVERLAY_DST_VP", 4492 },
    { "QUAL_OVERLAY_DST_VP_BITMAP", 4493 },
    { "QUAL_OVERLAY_DST_VP_MASK", 4494 },
    { "QUAL_OVERLAY_DST_VP_OFFSET", 4495 },
    { "QUAL_OVERLAY_DST_VP_ORDER", 4496 },
    { "QUAL_OVERLAY_DST_VP_WIDTH", 4497 },
    { "QUAL_OVERLAY_ECMP", 4498 },
    { "QUAL_OVERLAY_ECMP_BITMAP", 4499 },
    { "QUAL_OVERLAY_ECMP_MASK", 4500 },
    { "QUAL_OVERLAY_ECMP_OFFSET", 4501 },
    { "QUAL_OVERLAY_ECMP_ORDER", 4502 },
    { "QUAL_OVERLAY_ECMP_WIDTH", 4503 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID", 4504 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_MASK", 4505 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_OFFSET", 4506 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_ORDER", 4507 },
    { "QUAL_OVERLAY_EGR_L3_IIF_CLASS_ID_WIDTH", 4508 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID", 4509 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_MASK", 4510 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_OFFSET", 4511 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_ORDER", 4512 },
    { "QUAL_OVERLAY_EGR_NHOP_CLASS_ID_WIDTH", 4513 },
    { "QUAL_PKT_LENGTH", 4514 },
    { "QUAL_PKT_LENGTH_BITMAP", 4515 },
    { "QUAL_PKT_LENGTH_MASK", 4516 },
    { "QUAL_PKT_LENGTH_OFFSET", 4517 },
    { "QUAL_PKT_LENGTH_ORDER", 4518 },
    { "QUAL_PKT_LENGTH_WIDTH", 4519 },
    { "QUAL_PKT_RESOLUTION", 4520 },
    { "QUAL_PKT_RESOLUTION_BITMAP", 4521 },
    { "QUAL_PKT_RESOLUTION_MASK", 4522 },
    { "QUAL_PKT_RESOLUTION_OFFSET", 4523 },
    { "QUAL_PKT_RESOLUTION_ORDER", 4524 },
    { "QUAL_PKT_RESOLUTION_WIDTH", 4525 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS", 4526 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_MASK", 4527 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_OFFSET", 4528 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_ORDER", 4529 },
    { "QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_WIDTH", 4530 },
    { "QUAL_PORT_SYSTEM_CLASS", 4531 },
    { "QUAL_PORT_SYSTEM_CLASS_BITMAP", 4532 },
    { "QUAL_PORT_SYSTEM_CLASS_MASK", 4533 },
    { "QUAL_PORT_SYSTEM_CLASS_OFFSET", 4534 },
    { "QUAL_PORT_SYSTEM_CLASS_ORDER", 4535 },
    { "QUAL_PORT_SYSTEM_CLASS_WIDTH", 4536 },
    { "QUAL_PRESEL_CLASS", 4537 },
    { "QUAL_PRESEL_CLASS_BITMAP", 4538 },
    { "QUAL_PRESEL_CLASS_MASK", 4539 },
    { "QUAL_PRESEL_CLASS_OFFSET", 4540 },
    { "QUAL_PRESEL_CLASS_ORDER", 4541 },
    { "QUAL_PRESEL_CLASS_WIDTH", 4542 },
    { "QUAL_PRE_LOGICAL_TBL_ID", 4543 },
    { "QUAL_PRE_LOGICAL_TBL_ID_MASK", 4544 },
    { "QUAL_PROTECTION_DATA_DROP", 4545 },
    { "QUAL_PROTECTION_DATA_DROP_BITMAP", 4546 },
    { "QUAL_PROTECTION_DATA_DROP_MASK", 4547 },
    { "QUAL_PROTECTION_DATA_DROP_OFFSET", 4548 },
    { "QUAL_PROTECTION_DATA_DROP_ORDER", 4549 },
    { "QUAL_PROTECTION_DATA_DROP_WIDTH", 4550 },
    { "QUAL_RAL_PRESENT", 4551 },
    { "QUAL_RAL_PRESENT_BITMAP", 4552 },
    { "QUAL_RAL_PRESENT_MASK", 4553 },
    { "QUAL_RAL_PRESENT_OFFSET", 4554 },
    { "QUAL_RAL_PRESENT_ORDER", 4555 },
    { "QUAL_RAL_PRESENT_WIDTH", 4556 },
    { "QUAL_RANGE_CHECKID_BMP", 4557 },
    { "QUAL_RANGE_CHECKID_BMP_BITMAP", 4558 },
    { "QUAL_RANGE_CHECKID_BMP_MASK", 4559 },
    { "QUAL_RANGE_CHECKID_BMP_OFFSET", 4560 },
    { "QUAL_RANGE_CHECKID_BMP_ORDER", 4561 },
    { "QUAL_RANGE_CHECKID_BMP_WIDTH", 4562 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP", 4563 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_BITMAP", 4564 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_MASK", 4565 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_OFFSET", 4566 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_ORDER", 4567 },
    { "QUAL_RANGE_CHECK_GRP_ID_BMP_WIDTH", 4568 },
    { "QUAL_REPLICATION_PKT", 4569 },
    { "QUAL_REPLICATION_PKT_BITMAP", 4570 },
    { "QUAL_REPLICATION_PKT_MASK", 4571 },
    { "QUAL_REPLICATION_PKT_OFFSET", 4572 },
    { "QUAL_REPLICATION_PKT_ORDER", 4573 },
    { "QUAL_REPLICATION_PKT_WIDTH", 4574 },
    { "QUAL_RH_FIRST_4_BYTES", 4575 },
    { "QUAL_RH_FIRST_4_BYTES_BITMAP", 4576 },
    { "QUAL_RH_FIRST_4_BYTES_MASK", 4577 },
    { "QUAL_RH_FIRST_4_BYTES_OFFSET", 4578 },
    { "QUAL_RH_FIRST_4_BYTES_ORDER", 4579 },
    { "QUAL_RH_FIRST_4_BYTES_WIDTH", 4580 },
    { "QUAL_RH_NEXT_4_BYTES", 4581 },
    { "QUAL_RH_NEXT_4_BYTES_BITMAP", 4582 },
    { "QUAL_RH_NEXT_4_BYTES_MASK", 4583 },
    { "QUAL_RH_NEXT_4_BYTES_OFFSET", 4584 },
    { "QUAL_RH_NEXT_4_BYTES_ORDER", 4585 },
    { "QUAL_RH_NEXT_4_BYTES_WIDTH", 4586 },
    { "QUAL_RTAG7A_HASH_LOWER", 4587 },
    { "QUAL_RTAG7A_HASH_LOWER_BITMAP", 4588 },
    { "QUAL_RTAG7A_HASH_LOWER_MASK", 4589 },
    { "QUAL_RTAG7A_HASH_LOWER_OFFSET", 4590 },
    { "QUAL_RTAG7A_HASH_LOWER_ORDER", 4591 },
    { "QUAL_RTAG7A_HASH_LOWER_WIDTH", 4592 },
    { "QUAL_RTAG7A_HASH_UPPER", 4593 },
    { "QUAL_RTAG7A_HASH_UPPER_BITMAP", 4594 },
    { "QUAL_RTAG7A_HASH_UPPER_MASK", 4595 },
    { "QUAL_RTAG7A_HASH_UPPER_OFFSET", 4596 },
    { "QUAL_RTAG7A_HASH_UPPER_ORDER", 4597 },
    { "QUAL_RTAG7A_HASH_UPPER_WIDTH", 4598 },
    { "QUAL_RTAG7B_HASH_LOWER", 4599 },
    { "QUAL_RTAG7B_HASH_LOWER_BITMAP", 4600 },
    { "QUAL_RTAG7B_HASH_LOWER_MASK", 4601 },
    { "QUAL_RTAG7B_HASH_LOWER_OFFSET", 4602 },
    { "QUAL_RTAG7B_HASH_LOWER_ORDER", 4603 },
    { "QUAL_RTAG7B_HASH_LOWER_WIDTH", 4604 },
    { "QUAL_RTAG7B_HASH_UPPER", 4605 },
    { "QUAL_RTAG7B_HASH_UPPER_BITMAP", 4606 },
    { "QUAL_RTAG7B_HASH_UPPER_MASK", 4607 },
    { "QUAL_RTAG7B_HASH_UPPER_OFFSET", 4608 },
    { "QUAL_RTAG7B_HASH_UPPER_ORDER", 4609 },
    { "QUAL_RTAG7B_HASH_UPPER_WIDTH", 4610 },
    { "QUAL_SFLOW_SAMPLED", 4611 },
    { "QUAL_SFLOW_SAMPLED_MASK", 4612 },
    { "QUAL_SFLOW_SAMPLED_OFFSET", 4613 },
    { "QUAL_SFLOW_SAMPLED_ORDER", 4614 },
    { "QUAL_SFLOW_SAMPLED_WIDTH", 4615 },
    { "QUAL_SNAP_HEADER", 4616 },
    { "QUAL_SNAP_HEADER_MASK", 4617 },
    { "QUAL_SNAP_HEADER_OFFSET", 4618 },
    { "QUAL_SNAP_HEADER_ORDER", 4619 },
    { "QUAL_SNAP_HEADER_WIDTH", 4620 },
    { "QUAL_SRC_IP4", 4621 },
    { "QUAL_SRC_IP4_BITMAP", 4622 },
    { "QUAL_SRC_IP4_MASK", 4623 },
    { "QUAL_SRC_IP4_OFFSET", 4624 },
    { "QUAL_SRC_IP4_ORDER", 4625 },
    { "QUAL_SRC_IP4_WIDTH", 4626 },
    { "QUAL_SRC_IP6", 4627 },
    { "QUAL_SRC_IP6_BITMAP_LOWER", 4628 },
    { "QUAL_SRC_IP6_BITMAP_UPPER", 4629 },
    { "QUAL_SRC_IP6_HIGH", 4630 },
    { "QUAL_SRC_IP6_HIGH_MASK", 4631 },
    { "QUAL_SRC_IP6_HIGH_OFFSET", 4632 },
    { "QUAL_SRC_IP6_HIGH_ORDER", 4633 },
    { "QUAL_SRC_IP6_HIGH_WIDTH", 4634 },
    { "QUAL_SRC_IP6_LOWER", 4635 },
    { "QUAL_SRC_IP6_LOWER_OFFSET", 4636 },
    { "QUAL_SRC_IP6_LOWER_ORDER", 4637 },
    { "QUAL_SRC_IP6_LOWER_WIDTH", 4638 },
    { "QUAL_SRC_IP6_MASK_LOWER", 4639 },
    { "QUAL_SRC_IP6_MASK_UPPER", 4640 },
    { "QUAL_SRC_IP6_OFFSET", 4641 },
    { "QUAL_SRC_IP6_ORDER", 4642 },
    { "QUAL_SRC_IP6_UPPER", 4643 },
    { "QUAL_SRC_IP6_UPPER_OFFSET", 4644 },
    { "QUAL_SRC_IP6_UPPER_ORDER", 4645 },
    { "QUAL_SRC_IP6_UPPER_WIDTH", 4646 },
    { "QUAL_SRC_IP6_WIDTH", 4647 },
    { "QUAL_SRC_MAC", 4648 },
    { "QUAL_SRC_MAC_BITMAP", 4649 },
    { "QUAL_SRC_MAC_MASK", 4650 },
    { "QUAL_SRC_MAC_OFFSET", 4651 },
    { "QUAL_SRC_MAC_ORDER", 4652 },
    { "QUAL_SRC_MAC_WIDTH", 4653 },
    { "QUAL_SRC_MODULE", 4654 },
    { "QUAL_SRC_MODULE_BITMAP", 4655 },
    { "QUAL_SRC_MODULE_MASK", 4656 },
    { "QUAL_SRC_MODULE_OFFSET", 4657 },
    { "QUAL_SRC_MODULE_ORDER", 4658 },
    { "QUAL_SRC_MODULE_WIDTH", 4659 },
    { "QUAL_SRC_MOD_PORT", 4660 },
    { "QUAL_SRC_MOD_PORT_MASK", 4661 },
    { "QUAL_SRC_PORT", 4662 },
    { "QUAL_SRC_PORT_BITMAP", 4663 },
    { "QUAL_SRC_PORT_MASK", 4664 },
    { "QUAL_SRC_PORT_OFFSET", 4665 },
    { "QUAL_SRC_PORT_ORDER", 4666 },
    { "QUAL_SRC_PORT_WIDTH", 4667 },
    { "QUAL_SRC_TRUNK", 4668 },
    { "QUAL_SRC_TRUNK_BITMAP", 4669 },
    { "QUAL_SRC_TRUNK_MASK", 4670 },
    { "QUAL_SRC_TRUNK_OFFSET", 4671 },
    { "QUAL_SRC_TRUNK_ORDER", 4672 },
    { "QUAL_SRC_TRUNK_WIDTH", 4673 },
    { "QUAL_SRC_VP", 4674 },
    { "QUAL_SRC_VP_BITMAP", 4675 },
    { "QUAL_SRC_VP_MASK", 4676 },
    { "QUAL_SRC_VP_OFFSET", 4677 },
    { "QUAL_SRC_VP_ORDER", 4678 },
    { "QUAL_SRC_VP_VALID", 4679 },
    { "QUAL_SRC_VP_VALID_BITMAP", 4680 },
    { "QUAL_SRC_VP_VALID_MASK", 4681 },
    { "QUAL_SRC_VP_VALID_OFFSET", 4682 },
    { "QUAL_SRC_VP_VALID_ORDER", 4683 },
    { "QUAL_SRC_VP_VALID_WIDTH", 4684 },
    { "QUAL_SRC_VP_WIDTH", 4685 },
    { "QUAL_SRV6_SRH_PKT", 4686 },
    { "QUAL_SRV6_SRH_PKT_MASK", 4687 },
    { "QUAL_SRV6_SRH_PKT_OFFSET", 4688 },
    { "QUAL_SRV6_SRH_PKT_ORDER", 4689 },
    { "QUAL_SRV6_SRH_PKT_WIDTH", 4690 },
    { "QUAL_SVP_CLASS", 4691 },
    { "QUAL_SVP_CLASS_BITMAP", 4692 },
    { "QUAL_SVP_CLASS_MASK", 4693 },
    { "QUAL_SVP_CLASS_OFFSET", 4694 },
    { "QUAL_SVP_CLASS_ORDER", 4695 },
    { "QUAL_SVP_CLASS_WIDTH", 4696 },
    { "QUAL_SVP_PORTS", 4697 },
    { "QUAL_SVP_PORTS_BITMAP", 4698 },
    { "QUAL_SVP_PORTS_MASK", 4699 },
    { "QUAL_SVP_PORTS_OFFSET", 4700 },
    { "QUAL_SVP_PORTS_ORDER", 4701 },
    { "QUAL_SVP_PORTS_WIDTH", 4702 },
    { "QUAL_SYSTEM_PORTS", 4703 },
    { "QUAL_SYSTEM_PORTS_BITMAP", 4704 },
    { "QUAL_SYSTEM_PORTS_MASK", 4705 },
    { "QUAL_SYSTEM_PORTS_OFFSET", 4706 },
    { "QUAL_SYSTEM_PORTS_ORDER", 4707 },
    { "QUAL_SYSTEM_PORTS_WIDTH", 4708 },
    { "QUAL_TCP_FLAGS", 4709 },
    { "QUAL_TCP_FLAGS_BITMAP", 4710 },
    { "QUAL_TCP_FLAGS_MASK", 4711 },
    { "QUAL_TCP_FLAGS_OFFSET", 4712 },
    { "QUAL_TCP_FLAGS_ORDER", 4713 },
    { "QUAL_TCP_FLAGS_WIDTH", 4714 },
    { "QUAL_TNL_CLASS_ID", 4715 },
    { "QUAL_TNL_CLASS_ID_MASK", 4716 },
    { "QUAL_TNL_CLASS_ID_OFFSET", 4717 },
    { "QUAL_TNL_CLASS_ID_ORDER", 4718 },
    { "QUAL_TNL_CLASS_ID_WIDTH", 4719 },
    { "QUAL_TNL_IP_TTL", 4720 },
    { "QUAL_TNL_IP_TTL_BITMAP", 4721 },
    { "QUAL_TNL_IP_TTL_MASK", 4722 },
    { "QUAL_TNL_IP_TTL_OFFSET", 4723 },
    { "QUAL_TNL_IP_TTL_ORDER", 4724 },
    { "QUAL_TNL_IP_TTL_WIDTH", 4725 },
    { "QUAL_TNL_TERMINATED", 4726 },
    { "QUAL_TNL_TERMINATED_MASK", 4727 },
    { "QUAL_TNL_TERMINATED_OFFSET", 4728 },
    { "QUAL_TNL_TERMINATED_ORDER", 4729 },
    { "QUAL_TNL_TERMINATED_WIDTH", 4730 },
    { "QUAL_TNL_TYPE", 4731 },
    { "QUAL_TNL_TYPE_BITMAP", 4732 },
    { "QUAL_TNL_TYPE_OFFSET", 4733 },
    { "QUAL_TNL_TYPE_ORDER", 4734 },
    { "QUAL_TNL_TYPE_WIDTH", 4735 },
    { "QUAL_TOS", 4736 },
    { "QUAL_TOS_BITMAP", 4737 },
    { "QUAL_TOS_MASK", 4738 },
    { "QUAL_TOS_OFFSET", 4739 },
    { "QUAL_TOS_ORDER", 4740 },
    { "QUAL_TOS_WIDTH", 4741 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT", 4742 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_BITMAP", 4743 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_MASK", 4744 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_OFFSET", 4745 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_ORDER", 4746 },
    { "QUAL_TRANSLATED_VLAN_INNER_PRESENT_WIDTH", 4747 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT", 4748 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_BITMAP", 4749 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_MASK", 4750 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_OFFSET", 4751 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_ORDER", 4752 },
    { "QUAL_TRANSLATED_VLAN_OUTER_PRESENT_WIDTH", 4753 },
    { "QUAL_TTL", 4754 },
    { "QUAL_TTL_BITMAP", 4755 },
    { "QUAL_TTL_MASK", 4756 },
    { "QUAL_TTL_OFFSET", 4757 },
    { "QUAL_TTL_ORDER", 4758 },
    { "QUAL_TTL_WIDTH", 4759 },
    { "QUAL_UDF_CHUNKS", 4760 },
    { "QUAL_UDF_CHUNKS_BITMAP", 4761 },
    { "QUAL_UDF_CHUNKS_MASK", 4762 },
    { "QUAL_UDF_CHUNKS_OFFSET", 4763 },
    { "QUAL_UDF_CHUNKS_ORDER", 4764 },
    { "QUAL_UDF_CHUNKS_WIDTH", 4765 },
    { "QUAL_UDF_CLASS", 4766 },
    { "QUAL_UDF_CLASS_BITMAP", 4767 },
    { "QUAL_UDF_CLASS_MASK", 4768 },
    { "QUAL_UDF_CLASS_OFFSET", 4769 },
    { "QUAL_UDF_CLASS_ORDER", 4770 },
    { "QUAL_UDF_CLASS_WIDTH", 4771 },
    { "QUAL_UNDERLAY_ECMP", 4772 },
    { "QUAL_UNDERLAY_ECMP_BITMAP", 4773 },
    { "QUAL_UNDERLAY_ECMP_MASK", 4774 },
    { "QUAL_UNDERLAY_ECMP_OFFSET", 4775 },
    { "QUAL_UNDERLAY_ECMP_ORDER", 4776 },
    { "QUAL_UNDERLAY_ECMP_WIDTH", 4777 },
    { "QUAL_VFI", 4778 },
    { "QUAL_VFI_BITMAP", 4779 },
    { "QUAL_VFI_MASK", 4780 },
    { "QUAL_VFI_OFFSET", 4781 },
    { "QUAL_VFI_ORDER", 4782 },
    { "QUAL_VFI_WIDTH", 4783 },
    { "QUAL_VISIBILITY_PKT", 4784 },
    { "QUAL_VISIBILITY_PKT_BITMAP", 4785 },
    { "QUAL_VISIBILITY_PKT_MASK", 4786 },
    { "QUAL_VISIBILITY_PKT_OFFSET", 4787 },
    { "QUAL_VISIBILITY_PKT_ORDER", 4788 },
    { "QUAL_VISIBILITY_PKT_WIDTH", 4789 },
    { "QUAL_VLAN_CLASS", 4790 },
    { "QUAL_VLAN_CLASS_BITMAP", 4791 },
    { "QUAL_VLAN_CLASS_MASK", 4792 },
    { "QUAL_VLAN_CLASS_OFFSET", 4793 },
    { "QUAL_VLAN_CLASS_ORDER", 4794 },
    { "QUAL_VLAN_CLASS_WIDTH", 4795 },
    { "QUAL_VLAN_INNER_PRESENT", 4796 },
    { "QUAL_VLAN_INNER_PRESENT_BITMAP", 4797 },
    { "QUAL_VLAN_INNER_PRESENT_MASK", 4798 },
    { "QUAL_VLAN_INNER_PRESENT_OFFSET", 4799 },
    { "QUAL_VLAN_INNER_PRESENT_ORDER", 4800 },
    { "QUAL_VLAN_INNER_PRESENT_WIDTH", 4801 },
    { "QUAL_VLAN_OUTER_PRESENT", 4802 },
    { "QUAL_VLAN_OUTER_PRESENT_BITMAP", 4803 },
    { "QUAL_VLAN_OUTER_PRESENT_MASK", 4804 },
    { "QUAL_VLAN_OUTER_PRESENT_OFFSET", 4805 },
    { "QUAL_VLAN_OUTER_PRESENT_ORDER", 4806 },
    { "QUAL_VLAN_OUTER_PRESENT_WIDTH", 4807 },
    { "QUAL_VNTAG", 4808 },
    { "QUAL_VNTAG_BITMAP", 4809 },
    { "QUAL_VNTAG_MASK", 4810 },
    { "QUAL_VNTAG_OFFSET", 4811 },
    { "QUAL_VNTAG_ORDER", 4812 },
    { "QUAL_VNTAG_WIDTH", 4813 },
    { "QUAL_VPN", 4814 },
    { "QUAL_VPN_BITMAP", 4815 },
    { "QUAL_VPN_MASK", 4816 },
    { "QUAL_VPN_OFFSET", 4817 },
    { "QUAL_VPN_ORDER", 4818 },
    { "QUAL_VPN_WIDTH", 4819 },
    { "QUAL_VRF", 4820 },
    { "QUAL_VRF_BITMAP", 4821 },
    { "QUAL_VRF_MASK", 4822 },
    { "QUAL_VRF_OFFSET", 4823 },
    { "QUAL_VRF_ORDER", 4824 },
    { "QUAL_VRF_WIDTH", 4825 },
    { "QUAL_VXLAN_FLAGS", 4826 },
    { "QUAL_VXLAN_FLAGS_BITMAP", 4827 },
    { "QUAL_VXLAN_FLAGS_MASK", 4828 },
    { "QUAL_VXLAN_FLAGS_OFFSET", 4829 },
    { "QUAL_VXLAN_FLAGS_ORDER", 4830 },
    { "QUAL_VXLAN_FLAGS_WIDTH", 4831 },
    { "QUAL_VXLAN_RSVD_24", 4832 },
    { "QUAL_VXLAN_RSVD_24_BITMAP", 4833 },
    { "QUAL_VXLAN_RSVD_24_MASK", 4834 },
    { "QUAL_VXLAN_RSVD_24_OFFSET", 4835 },
    { "QUAL_VXLAN_RSVD_24_ORDER", 4836 },
    { "QUAL_VXLAN_RSVD_24_WIDTH", 4837 },
    { "QUAL_VXLAN_RSVD_8", 4838 },
    { "QUAL_VXLAN_RSVD_8_BITMAP", 4839 },
    { "QUAL_VXLAN_RSVD_8_MASK", 4840 },
    { "QUAL_VXLAN_RSVD_8_OFFSET", 4841 },
    { "QUAL_VXLAN_RSVD_8_ORDER", 4842 },
    { "QUAL_VXLAN_RSVD_8_WIDTH", 4843 },
    { "QUAL_VXLAN_VNID", 4844 },
    { "QUAL_VXLAN_VNID_BITMAP", 4845 },
    { "QUAL_VXLAN_VNID_MASK", 4846 },
    { "QUAL_VXLAN_VNID_OFFSET", 4847 },
    { "QUAL_VXLAN_VNID_ORDER", 4848 },
    { "QUAL_VXLAN_VNID_WIDTH", 4849 },
    { "QUAL_VXLT_LOOKUP_HIT", 4850 },
    { "QUAL_VXLT_LOOKUP_HIT_BITMAP", 4851 },
    { "QUAL_VXLT_LOOKUP_HIT_MASK", 4852 },
    { "QUAL_VXLT_LOOKUP_HIT_OFFSET", 4853 },
    { "QUAL_VXLT_LOOKUP_HIT_ORDER", 4854 },
    { "QUAL_VXLT_LOOKUP_HIT_WIDTH", 4855 },
    { "QUANTIZE", 4856 },
    { "QUANTIZED_AVG_PORT_LOADING", 4857 },
    { "QUANTIZED_AVG_PORT_QUEUE_SIZE", 4858 },
    { "QUANTIZED_AVG_TM_QUEUE_SIZE", 4859 },
    { "QUEUE_PKT", 4860 },
    { "Q_AVG", 4861 },
    { "Q_MIN", 4862 },
    { "Q_TYPE", 4863 },
    { "RANDOM_SEED", 4864 },
    { "RANGE_CHECKER", 4865 },
    { "RAW_BUCKET_UTILIZATION", 4866 },
    { "RC_FIELD_TYPE", 4867 },
    { "READ_ONLY", 4868 },
    { "REASON_CODE", 4869 },
    { "RECOVERY_CNT", 4870 },
    { "RECOVERY_MODE", 4871 },
    { "RECOVERY_TIMER", 4872 },
    { "RECOVERY_TYPE", 4873 },
    { "REDIRECT_PORTS", 4874 },
    { "RED_DROP", 4875 },
    { "RED_LIMIT_CELLS_STATIC", 4876 },
    { "RED_LIMIT_CELLS_STATIC_OPER", 4877 },
    { "RED_LIMIT_DYNAMIC", 4878 },
    { "RED_OFFSET_CELLS", 4879 },
    { "RED_PKT", 4880 },
    { "RED_SHARED_LIMIT_CELLS", 4881 },
    { "RED_SHARED_LIMIT_CELLS_OPER", 4882 },
    { "RED_SHARED_RESUME_LIMIT_CELLS", 4883 },
    { "RED_SHARED_RESUME_LIMIT_CELLS_OPER", 4884 },
    { "REFRESH_TIME", 4885 },
    { "REFRESH_TIMER", 4886 },
    { "REMARK_CFI", 4887 },
    { "REMARK_DOT1P", 4888 },
    { "REMOTE_FAULT", 4889 },
    { "REMOTE_FAULT_DISABLE", 4890 },
    { "REPLACE_DST_MAC", 4891 },
    { "REPLACE_INT_PRI", 4892 },
    { "REPLACE_SRC_MAC", 4893 },
    { "REPL_Q_NUM", 4894 },
    { "REPORT", 4895 },
    { "REPORT_SINGLE_BIT_ECC", 4896 },
    { "REQUEST_VECTOR", 4897 },
    { "REQUEST_VECTOR_MASK", 4898 },
    { "RESERVED_FOR_FP", 4899 },
    { "RESERVED_LIMIT_CELLS", 4900 },
    { "RESERVED_LIMIT_CELLS_OPER", 4901 },
    { "RESET_BYTES", 4902 },
    { "RESIDENCE_TIME_FORMAT", 4903 },
    { "RESOURCE_INFO", 4904 },
    { "RESOURCE_INFO_TABLE_ID", 4905 },
    { "RESPONSIVE", 4906 },
    { "RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 4907 },
    { "RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 4908 },
    { "RESPONSIVE_GREEN_DROP_PERCENTAGE", 4909 },
    { "RESPONSIVE_NON_IP_ECN_CNG", 4910 },
    { "RESPONSIVE_RED_DROP_MAX_THD_CELLS", 4911 },
    { "RESPONSIVE_RED_DROP_MIN_THD_CELLS", 4912 },
    { "RESPONSIVE_RED_DROP_PERCENTAGE", 4913 },
    { "RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 4914 },
    { "RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 4915 },
    { "RESPONSIVE_YELLOW_DROP_PERCENTAGE", 4916 },
    { "RESUME_FLOOR_CELLS", 4917 },
    { "RESUME_FLOOR_RED_CELLS", 4918 },
    { "RESUME_FLOOR_YELLOW_CELLS", 4919 },
    { "RESUME_LIMIT_CELLS", 4920 },
    { "RESUME_LIMIT_CELLS_OPER", 4921 },
    { "RESUME_OFFSET_CELLS", 4922 },
    { "RESUME_OFFSET_CELLS_OPER", 4923 },
    { "RESUME_OFFSET_RED_CELLS", 4924 },
    { "RESUME_OFFSET_YELLOW_CELLS", 4925 },
    { "REV_ID", 4926 },
    { "RH_NHOP_ID", 4927 },
    { "RH_NUM_PATHS", 4928 },
    { "RH_RANDOM_SEED", 4929 },
    { "RH_SIZE", 4930 },
    { "RLM", 4931 },
    { "RLM_STATUS", 4932 },
    { "ROBUST", 4933 },
    { "RPA_ID", 4934 },
    { "RQE_COS", 4935 },
    { "RTAG", 4936 },
    { "RUNT_THRESHOLD", 4937 },
    { "RUNT_THRESHOLD_AUTO", 4938 },
    { "RUNT_THRESHOLD_OPER", 4939 },
    { "RX_1023B_PKT", 4940 },
    { "RX_127B_PKT", 4941 },
    { "RX_1518B_PKT", 4942 },
    { "RX_16383B_PKT", 4943 },
    { "RX_2047B_PKT", 4944 },
    { "RX_255B_PKT", 4945 },
    { "RX_4095B_PKT", 4946 },
    { "RX_511B_PKT", 4947 },
    { "RX_64B_PKT", 4948 },
    { "RX_9216B_PKT", 4949 },
    { "RX_ADAPTATION_RESUME_AUTO", 4950 },
    { "RX_ADAPTION_RESUME", 4951 },
    { "RX_AFE_DFE_TAP", 4952 },
    { "RX_AFE_DFE_TAP_AUTO", 4953 },
    { "RX_AFE_DFE_TAP_SIGN", 4954 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER", 4955 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTO", 4956 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER", 4957 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTO", 4958 },
    { "RX_AFE_PEAKING_FILTER", 4959 },
    { "RX_AFE_PEAKING_FILTER_AUTO", 4960 },
    { "RX_AFE_VGA", 4961 },
    { "RX_AFE_VGA_AUTO", 4962 },
    { "RX_ALIGN_ERR_PKT", 4963 },
    { "RX_BC_PKT", 4964 },
    { "RX_BYTES", 4965 },
    { "RX_CODE_ERR_PKT", 4966 },
    { "RX_CTL_PKT", 4967 },
    { "RX_DISCARD", 4968 },
    { "RX_DOUBLE_VLAN_PKT", 4969 },
    { "RX_DROP", 4970 },
    { "RX_ENABLE", 4971 },
    { "RX_ENABLE_AUTO", 4972 },
    { "RX_ENABLE_OPER", 4973 },
    { "RX_FALSE_CARRIER_PKT", 4974 },
    { "RX_FCS_ERR_PKT", 4975 },
    { "RX_FIFO_FULL", 4976 },
    { "RX_FRAGMENT_PKT", 4977 },
    { "RX_HCFC_MSG", 4978 },
    { "RX_HIGIG_BC_PKT", 4979 },
    { "RX_HIGIG_CTRL_PKT", 4980 },
    { "RX_HIGIG_HOL", 4981 },
    { "RX_HIGIG_IBP", 4982 },
    { "RX_HIGIG_IPMC_OPCODE_PKT", 4983 },
    { "RX_HIGIG_L2MC_OPCODE_PKT", 4984 },
    { "RX_HIGIG_NON_UC", 4985 },
    { "RX_HIGIG_PAUSE", 4986 },
    { "RX_HIGIG_UC", 4987 },
    { "RX_HIGIG_UNKNOWN_OPCODE_PKT", 4988 },
    { "RX_HIGIG_UNKNOWN_PKT", 4989 },
    { "RX_IPV4", 4990 },
    { "RX_IPV4_DISCARD", 4991 },
    { "RX_IPV4_HDR_ERR", 4992 },
    { "RX_IPV4_ROUTE_MC", 4993 },
    { "RX_IPV4_UC", 4994 },
    { "RX_IPV6", 4995 },
    { "RX_IPV6_DISCARD", 4996 },
    { "RX_IPV6_HDR_ERR", 4997 },
    { "RX_IPV6_ROUTE_MC", 4998 },
    { "RX_IPV6_UC", 4999 },
    { "RX_JABBER_PKT", 5000 },
    { "RX_LANE_MAP", 5001 },
    { "RX_LANE_MAP_AUTO", 5002 },
    { "RX_LANE_MAP_OPER", 5003 },
    { "RX_LEN_OUT_OF_RANGE_PKT", 5004 },
    { "RX_LLFC_CRC_ERR", 5005 },
    { "RX_LLFC_LOGICAL_MSG", 5006 },
    { "RX_LLFC_PHYSICAL_MSG", 5007 },
    { "RX_LO_PWR_IDLE_DURATION", 5008 },
    { "RX_LO_PWR_IDLE_EVENT", 5009 },
    { "RX_MATCHED_CRC_PKT", 5010 },
    { "RX_MC_DROP", 5011 },
    { "RX_MC_PKT", 5012 },
    { "RX_MC_SA_PKT", 5013 },
    { "RX_MTU_CHECK_ERR_PKT", 5014 },
    { "RX_OK_PKT", 5015 },
    { "RX_OVER_SIZE_PKT", 5016 },
    { "RX_PAUSE_CTL_PKT", 5017 },
    { "RX_PER_PRI_PAUSE_CTL_PKT", 5018 },
    { "RX_PFC_OFF_PKT_PRI0", 5019 },
    { "RX_PFC_OFF_PKT_PRI1", 5020 },
    { "RX_PFC_OFF_PKT_PRI2", 5021 },
    { "RX_PFC_OFF_PKT_PRI3", 5022 },
    { "RX_PFC_OFF_PKT_PRI4", 5023 },
    { "RX_PFC_OFF_PKT_PRI5", 5024 },
    { "RX_PFC_OFF_PKT_PRI6", 5025 },
    { "RX_PFC_OFF_PKT_PRI7", 5026 },
    { "RX_PFC_PKT_PRI0", 5027 },
    { "RX_PFC_PKT_PRI1", 5028 },
    { "RX_PFC_PKT_PRI2", 5029 },
    { "RX_PFC_PKT_PRI3", 5030 },
    { "RX_PFC_PKT_PRI4", 5031 },
    { "RX_PFC_PKT_PRI5", 5032 },
    { "RX_PFC_PKT_PRI6", 5033 },
    { "RX_PFC_PKT_PRI7", 5034 },
    { "RX_PFC_UNSUPPORTED_DA_PKT", 5035 },
    { "RX_PFC_UNSUPPORTED_OPCODE_PKT", 5036 },
    { "RX_PKT", 5037 },
    { "RX_POLARITY_FLIP", 5038 },
    { "RX_POLARITY_FLIP_AUTO", 5039 },
    { "RX_POLARITY_FLIP_OPER", 5040 },
    { "RX_POLICY_DISCARD", 5041 },
    { "RX_PORT_DISCARD", 5042 },
    { "RX_PORT_DROP", 5043 },
    { "RX_PROMISCUOUS_PKT", 5044 },
    { "RX_Q", 5045 },
    { "RX_RUNT_PKT", 5046 },
    { "RX_RUNT_PKT_BYTES", 5047 },
    { "RX_SCH_HDR_CRC_ERR", 5048 },
    { "RX_SIGNAL_DETECT", 5049 },
    { "RX_SQUELCH", 5050 },
    { "RX_SQUELCH_AUTO", 5051 },
    { "RX_TM_BUFFER_DISCARD", 5052 },
    { "RX_TNL", 5053 },
    { "RX_TNL_DECAP_ECN_PKT", 5054 },
    { "RX_TNL_ERR", 5055 },
    { "RX_TRUNCATED_PKT", 5056 },
    { "RX_UC", 5057 },
    { "RX_UC_PKT", 5058 },
    { "RX_UNDER_SIZE_PKT", 5059 },
    { "RX_VLAN_DROP", 5060 },
    { "RX_VLAN_PKT", 5061 },
    { "RX_VLAN_TAG_PKT", 5062 },
    { "RX_VOQ_FLOW_CTRL", 5063 },
    { "SAMPLE", 5064 },
    { "SAMPLE_EGR", 5065 },
    { "SAMPLE_EGR_RATE", 5066 },
    { "SAMPLE_ING", 5067 },
    { "SAMPLE_ING_CPU", 5068 },
    { "SAMPLE_ING_FLEX", 5069 },
    { "SAMPLE_ING_FLEX_CPU", 5070 },
    { "SAMPLE_ING_FLEX_MIRROR_INSTANCE", 5071 },
    { "SAMPLE_ING_FLEX_RATE", 5072 },
    { "SAMPLE_ING_MIRROR_INSTANCE", 5073 },
    { "SAMPLE_ING_RATE", 5074 },
    { "SAMPLE_MIRROR_ING_INSTANCE", 5075 },
    { "SAMPLE_PKT", 5076 },
    { "SAMPLE_POOL_PKT", 5077 },
    { "SAMPLE_POOL_PKT_SNAPSHOT", 5078 },
    { "SAMPLE_RATE", 5079 },
    { "SAMPLE_THRESHOLD", 5080 },
    { "SAMPLE_TO_CPU", 5081 },
    { "SAMPLING_PERIOD", 5082 },
    { "SCALAR", 5083 },
    { "SCALAR_VALUE", 5084 },
    { "SCALE", 5085 },
    { "SCAN_ENABLE", 5086 },
    { "SCAN_INTERVAL", 5087 },
    { "SCAN_MODE", 5088 },
    { "SCAN_MODE_OPER", 5089 },
    { "SCAN_ROUND", 5090 },
    { "SCAN_THD", 5091 },
    { "SCHED_MODE", 5092 },
    { "SCHED_NODE", 5093 },
    { "SCRAMBLING_ENABLE", 5094 },
    { "SCRAMBLING_ENABLE_AUTO", 5095 },
    { "SEED", 5096 },
    { "SELECTOR", 5097 },
    { "SELECTOR_FIELD_ID", 5098 },
    { "SEQ", 5099 },
    { "SEQ_RESET_MODE", 5100 },
    { "SEQ_RESET_STAGE_TIME", 5101 },
    { "SERVICE_POOL", 5102 },
    { "SERVICE_POOL_INDEX", 5103 },
    { "SERVICE_POOL_MC", 5104 },
    { "SERVICE_POOL_MC_INDEX", 5105 },
    { "SERVICE_POOL_UC", 5106 },
    { "SERVICE_POOL_UC_INDEX", 5107 },
    { "SER_CHECK_TYPE", 5108 },
    { "SER_ENABLE", 5109 },
    { "SER_ERR_CORRECTED", 5110 },
    { "SER_ERR_INJECTED", 5111 },
    { "SER_ERR_TYPE", 5112 },
    { "SER_INSTRUCTION_TYPE", 5113 },
    { "SER_LOGGING", 5114 },
    { "SER_LOG_DEPTH", 5115 },
    { "SER_LOG_ID", 5116 },
    { "SER_RECOVERY_TYPE", 5117 },
    { "SER_RECOVERY_TYPE_FOR_DOUBLE_BIT", 5118 },
    { "SER_RECOVERY_TYPE_FOR_SINGLE_BIT", 5119 },
    { "SESSION_ID", 5120 },
    { "SFLOW_EGR_CPU_COS", 5121 },
    { "SFLOW_EGR_CPU_COS_STRENGTH", 5122 },
    { "SFLOW_EGR_CPU_Q_HI_PRI", 5123 },
    { "SFLOW_EGR_SAMPLE", 5124 },
    { "SFLOW_EGR_SAMPLE_MASK", 5125 },
    { "SFLOW_EGR_SEED", 5126 },
    { "SFLOW_EGR_TRUNCATE_CPU_COPY", 5127 },
    { "SFLOW_FLEX_SAMPLE", 5128 },
    { "SFLOW_FLEX_SAMPLE_MASK", 5129 },
    { "SFLOW_ING_FLEX_SEED", 5130 },
    { "SFLOW_ING_MIRROR", 5131 },
    { "SFLOW_ING_MIRROR_INSTANCE_ID", 5132 },
    { "SFLOW_ING_SAMPLE", 5133 },
    { "SFLOW_ING_SAMPLE_MASK", 5134 },
    { "SFLOW_ING_SEED", 5135 },
    { "SFLOW_VERSION", 5136 },
    { "SHADOW", 5137 },
    { "SHADOW_POOL_ID", 5138 },
    { "SHADOW_VALID", 5139 },
    { "SHAPING_MODE", 5140 },
    { "SHARED_CELLS", 5141 },
    { "SHARED_LIMITS", 5142 },
    { "SHARED_LIMIT_CELLS", 5143 },
    { "SHARED_LIMIT_CELLS_OPER", 5144 },
    { "SHARED_LIMIT_CELLS_STATIC", 5145 },
    { "SHARED_LIMIT_DYNAMIC", 5146 },
    { "SHARED_REPL_RESOURCE", 5147 },
    { "SHARED_RESUME_LIMIT_CELLS", 5148 },
    { "SHARED_RESUME_LIMIT_CELLS_OPER", 5149 },
    { "SHARED_RESUME_OFFSET_CELLS", 5150 },
    { "SHARED_USAGE_CELLS", 5151 },
    { "SHARED_VLAN", 5152 },
    { "SHARE_FRAGMENT_ID", 5153 },
    { "SHIFT", 5154 },
    { "SHIFT_1", 5155 },
    { "SHIFT_2", 5156 },
    { "SHIFT_3", 5157 },
    { "SHIFT_4", 5158 },
    { "SHIFT_5", 5159 },
    { "SIGN_FROM_TIMESTAMP", 5160 },
    { "SIMULATE_LINK_EVENTS", 5161 },
    { "SINGLE_OVERLAY_RANDOM_SEED", 5162 },
    { "SIT_ICFI", 5163 },
    { "SIT_IPRI", 5164 },
    { "SIT_ITAG", 5165 },
    { "SIT_OCFI", 5166 },
    { "SIT_OPRI", 5167 },
    { "SIT_OTAG", 5168 },
    { "SIT_PITAG", 5169 },
    { "SIZE", 5170 },
    { "SKIP_BUFFER_RESERVATION", 5171 },
    { "SKIP_COLLECTION", 5172 },
    { "SKIP_HIT_DST_MAC", 5173 },
    { "SKIP_L2_OFFSET", 5174 },
    { "SKIP_L3_NON_UDP_OFFSET", 5175 },
    { "SKIP_L3_UDP_OFFSET", 5176 },
    { "SKIP_LEARNING", 5177 },
    { "SKIP_LEARNING_DHCP", 5178 },
    { "SKIP_OUTER_IFA_METADATA", 5179 },
    { "SKIP_PKT_CHECKS", 5180 },
    { "SKIP_RESIDUE_COLLECTION", 5181 },
    { "SKIP_SA_REPLACE", 5182 },
    { "SKIP_SRC_DROP", 5183 },
    { "SKIP_TIMESTAMP", 5184 },
    { "SKIP_TTL_CHECK", 5185 },
    { "SKIP_TTL_DEC", 5186 },
    { "SKIP_TX_TIMESTAMP", 5187 },
    { "SKIP_VLAN_CHECK", 5188 },
    { "SKIP_VLAN_PRUNE", 5189 },
    { "SLICE_ID", 5190 },
    { "SLOW_POLL", 5191 },
    { "SNAPSHOT", 5192 },
    { "SOT_ICFI", 5193 },
    { "SOT_IPRI", 5194 },
    { "SOT_ITAG", 5195 },
    { "SOT_OCFI", 5196 },
    { "SOT_OPRI", 5197 },
    { "SOT_OTAG", 5198 },
    { "SOT_POTAG", 5199 },
    { "SPANNING_TREE_STATE", 5200 },
    { "SPEED", 5201 },
    { "SPEED_VCO_FREQ", 5202 },
    { "SPLIT_HORIZON_DROP", 5203 },
    { "SQUASH_DUPLICATED_SER_EVENT_INTERVAL", 5204 },
    { "SRAM_ENTRIES_READ_PER_INTERVAL", 5205 },
    { "SRAM_SCAN", 5206 },
    { "SRAM_SCAN_CHUNK_SIZE", 5207 },
    { "SRAM_SCAN_INTERVAL", 5208 },
    { "SRC_CLASS_MODE", 5209 },
    { "SRC_DROP", 5210 },
    { "SRC_IPV4", 5211 },
    { "SRC_IPV4_MASK", 5212 },
    { "SRC_IPV6_LOWER", 5213 },
    { "SRC_IPV6_LOWER_MASK", 5214 },
    { "SRC_IPV6_MASK_LOWER", 5215 },
    { "SRC_IPV6_MASK_UPPER", 5216 },
    { "SRC_IPV6_UPPER", 5217 },
    { "SRC_IPV6_UPPER_MASK", 5218 },
    { "SRC_IP_LINK_LOCAL", 5219 },
    { "SRC_L2_DISCARD", 5220 },
    { "SRC_L2_STATIC_MOVE", 5221 },
    { "SRC_L3_DISCARD", 5222 },
    { "SRC_L4_PORT", 5223 },
    { "SRC_L4_PORT_MASK", 5224 },
    { "SRC_MAC", 5225 },
    { "SRC_MAC_EQUALS_DST_MAC", 5226 },
    { "SRC_MAC_ZERO", 5227 },
    { "SRC_MC_MAC_TO_CPU", 5228 },
    { "SRC_NIV_VIF", 5229 },
    { "SRC_PORT_KNOCKOUT_DROP", 5230 },
    { "SRC_PORT_MAX_SPEED", 5231 },
    { "SRC_PVLAN_PORT_TYPE", 5232 },
    { "SRC_ROUTE", 5233 },
    { "SRC_TYPE", 5234 },
    { "SRP_DST_MAC", 5235 },
    { "SRP_ETHERTYPE", 5236 },
    { "SRP_FWD_ACTION", 5237 },
    { "SRP_PROTOCOL", 5238 },
    { "SRP_PROTOCOL_MASK", 5239 },
    { "SRP_TO_CPU", 5240 },
    { "STAGE_0_MODE", 5241 },
    { "STAGE_1_MODE", 5242 },
    { "STALL_TX", 5243 },
    { "STALL_TX_OPER", 5244 },
    { "START", 5245 },
    { "START_THD", 5246 },
    { "START_TIME_OFFSET", 5247 },
    { "START_VALUE", 5248 },
    { "STATE", 5249 },
    { "STATIC", 5250 },
    { "STATIC_MAC_MOVE_TO_CPU", 5251 },
    { "STATIC_MOVE_DROP_DISABLE", 5252 },
    { "STATUS", 5253 },
    { "STG_DROP", 5254 },
    { "STOP", 5255 },
    { "STOP_THD", 5256 },
    { "STOP_VALUE", 5257 },
    { "STRENGTH", 5258 },
    { "STRENGTH_PROFILE_INDEX", 5259 },
    { "STRICT_MLD_CHECK", 5260 },
    { "STRICT_PRIORITY", 5261 },
    { "STRICT_PRIORITY_OPER", 5262 },
    { "SUBSET_SELECT", 5263 },
    { "SUSPEND", 5264 },
    { "SVP_ES_DROP", 5265 },
    { "SWITCH", 5266 },
    { "SWITCHED_PKT_TYPE", 5267 },
    { "SWITCHED_PKT_TYPE_MASK", 5268 },
    { "SWITCH_ID", 5269 },
    { "SWITCH_IDENTIFIER", 5270 },
    { "SWITCH_MASK", 5271 },
    { "SYMBOL", 5272 },
    { "SYMBOL_DEFAULT", 5273 },
    { "SYMBOL_ERRORS", 5274 },
    { "SYMBOL_ERROR_START_VALUE", 5275 },
    { "SYMBOL_ERROR_THRESHOLD", 5276 },
    { "SYMBOL_ERROR_WINDOW", 5277 },
    { "SYNC_DROP", 5278 },
    { "SYNC_TO_CPU", 5279 },
    { "SYSTEM_PORT_TYPE", 5280 },
    { "SYSTEM_RANDOM_SEED", 5281 },
    { "TABLE_DELETE_CNT", 5282 },
    { "TABLE_DELETE_ERROR_CNT", 5283 },
    { "TABLE_ERROR_CNT", 5284 },
    { "TABLE_HANDLER_ERROR_CNT", 5285 },
    { "TABLE_ID", 5286 },
    { "TABLE_INSERT_CNT", 5287 },
    { "TABLE_INSERT_ERROR_CNT", 5288 },
    { "TABLE_LOOKUP_CNT", 5289 },
    { "TABLE_LOOKUP_ERROR_CNT", 5290 },
    { "TABLE_OP_PT_INFO", 5291 },
    { "TABLE_TRAVERSE_CNT", 5292 },
    { "TABLE_TRAVERSE_ERROR_CNT", 5293 },
    { "TABLE_UPDATE_CNT", 5294 },
    { "TABLE_UPDATE_ERROR_CNT", 5295 },
    { "TAG_SIZE", 5296 },
    { "TAG_TYPE", 5297 },
    { "TAG_UNTAG_DISCARD", 5298 },
    { "TCAM_ENTRIES_READ_PER_INTERVAL", 5299 },
    { "TCAM_SCAN", 5300 },
    { "TCAM_SCAN_CHUNK_SIZE", 5301 },
    { "TCAM_SCAN_INTERVAL", 5302 },
    { "TCAM_SINGLE_BIT_AUTO_CORRECTION", 5303 },
    { "TCP_DST_PORT_EQUAL_TO_SRC_PORT", 5304 },
    { "TCP_FLAGS", 5305 },
    { "TCP_FLAGS_MASK", 5306 },
    { "TCP_FRAGMENT_OFFSET_ONE", 5307 },
    { "TCP_HDR_MIN_SIZE", 5308 },
    { "TCP_HDR_SIZE_CHECK", 5309 },
    { "TCP_PKT_CTRL_FLAG_SEQ_NUM_ZERO", 5310 },
    { "TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZERO", 5311 },
    { "TCP_PKT_SYN_FIN_SET", 5312 },
    { "TCP_SYN_PKT_FRAGMENT", 5313 },
    { "TEMPLATE_IDENTIFIER", 5314 },
    { "THD", 5315 },
    { "THRESHOLD_MODE", 5316 },
    { "TILE_MODE", 5317 },
    { "TIMESTAMP", 5318 },
    { "TIMESTAMPING_MODE", 5319 },
    { "TIMESTAMP_MODE", 5320 },
    { "TIMESTAMP_ORIGIN", 5321 },
    { "TIME_DOMAIN", 5322 },
    { "TIME_STEP", 5323 },
    { "TIME_SYNC", 5324 },
    { "TIME_SYNC_DROP", 5325 },
    { "TIME_SYNC_MASK", 5326 },
    { "TIME_SYNC_PKT", 5327 },
    { "TIME_SYNC_TO_CPU", 5328 },
    { "TIME_TO_WAIT", 5329 },
    { "TM_BST_SERVICE_POOL_THD_ID", 5330 },
    { "TM_COMPACT_GLOBAL_PORT", 5331 },
    { "TM_CONGESTION", 5332 },
    { "TM_CPU_COS", 5333 },
    { "TM_CPU_COS_OVERRIDE", 5334 },
    { "TM_EBST_DATA_ID", 5335 },
    { "TM_EBST_PROFILE_ID", 5336 },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_ID", 5337 },
    { "TM_EGR_BST_THD_Q_PROFILE_ID", 5338 },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_ID", 5339 },
    { "TM_EGR_SERVICE_POOL_ID", 5340 },
    { "TM_HEADROOM_POOL_ID", 5341 },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_ID", 5342 },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE_ID", 5343 },
    { "TM_ING_NONUC_ING_PRI_MAP_ID", 5344 },
    { "TM_ING_SERVICE_POOL_ID", 5345 },
    { "TM_ING_SERVICE_POOL_INDEX", 5346 },
    { "TM_ING_UC_ING_PRI_MAP_ID", 5347 },
    { "TM_LOCAL_PORT", 5348 },
    { "TM_MC_GROUP_ID", 5349 },
    { "TM_MC_PORT_AGG_ID", 5350 },
    { "TM_MC_PORT_AGG_LIST_ID", 5351 },
    { "TM_MC_Q_ID", 5352 },
    { "TM_MIRROR_ON_DROP_DESTINATION_ID", 5353 },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE_ID", 5354 },
    { "TM_MIRROR_ON_DROP_PROFILE_ID", 5355 },
    { "TM_PFC_PRI_PROFILE_ID", 5356 },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP_ID", 5357 },
    { "TM_PIPE", 5358 },
    { "TM_PRI_GRP_ID", 5359 },
    { "TM_PRI_GRP_POOL_MAP_ID", 5360 },
    { "TM_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 5361 },
    { "TM_QUEUE_SIZE_SCALING_FACTOR", 5362 },
    { "TM_QUEUE_SIZE_WEIGHT", 5363 },
    { "TM_Q_ID_MATCH", 5364 },
    { "TM_SCHEDULER_NODE_ID", 5365 },
    { "TM_SCHEDULER_PROFILE_ID", 5366 },
    { "TM_SCHEDULER_SHAPER_CPU_NODE_ID", 5367 },
    { "TM_SPARSE_GLOBAL_PORT", 5368 },
    { "TM_STAT", 5369 },
    { "TM_UC_Q_ID", 5370 },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 5371 },
    { "TM_WRED_DROP_CURVE_SET_PROFILE_ID", 5372 },
    { "TM_WRED_PORT_SERVICE_POOL_ID", 5373 },
    { "TM_WRED_SERVICE_POOL_ID", 5374 },
    { "TM_WRED_TIME_PROFILE_ID", 5375 },
    { "TNL_DECAP_ECN", 5376 },
    { "TNL_DECAP_ECN_DROP", 5377 },
    { "TNL_DECAP_ECN_TO_CPU", 5378 },
    { "TNL_DECAP_PORT_PROFILE_ID", 5379 },
    { "TNL_ECN", 5380 },
    { "TNL_ENCAP_FRAGMENT_ID", 5381 },
    { "TNL_ENCAP_NON_RESPONSIVE_DEFAULT_INT_ECN_CNG", 5382 },
    { "TNL_ENCAP_RESPONSIVE_DEFAULT_INT_ECN_CNG", 5383 },
    { "TNL_ERR", 5384 },
    { "TNL_ERROR", 5385 },
    { "TNL_ERR_MASK", 5386 },
    { "TNL_ERR_TO_CPU", 5387 },
    { "TNL_EXP_TO_INNER_EXP", 5388 },
    { "TNL_HDR_DSCP_FOR_PHB", 5389 },
    { "TNL_IPV4_ENCAP_ID", 5390 },
    { "TNL_IPV4_ENCAP_INDEX", 5391 },
    { "TNL_IPV6_ENCAP_ID", 5392 },
    { "TNL_IPV6_ENCAP_INDEX", 5393 },
    { "TNL_L2_PAYLOAD_OUTER_TPID_MATCH", 5394 },
    { "TNL_MPLS_CTR_ING_EFLEX_ACTION_ID", 5395 },
    { "TNL_MPLS_DST_MAC_ID", 5396 },
    { "TNL_MPLS_ENCAP_ID", 5397 },
    { "TNL_MPLS_ENCAP_INDEX", 5398 },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE_ID", 5399 },
    { "TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION_ID", 5400 },
    { "TNL_MPLS_TRANSIT_ID", 5401 },
    { "TNL_MPLS_VPN_ENCAP_ID", 5402 },
    { "TNL_PKT", 5403 },
    { "TNL_TTL", 5404 },
    { "TNL_TYPE", 5405 },
    { "TNL_VXLAN_DECAP_SRC_IP_LOOKUP_MISS_DROP", 5406 },
    { "TOD_NSEC", 5407 },
    { "TOD_NSEC_OPER", 5408 },
    { "TOD_SEC", 5409 },
    { "TOD_SEC_OPER", 5410 },
    { "TOO_MANY_ACTIONS", 5411 },
    { "TOP_INDEX", 5412 },
    { "TOS", 5413 },
    { "TOTAL_ERR_CNT", 5414 },
    { "TOTAL_MC_USAGE_CELLS", 5415 },
    { "TOTAL_USAGE_CELLS", 5416 },
    { "TPID", 5417 },
    { "TRACE", 5418 },
    { "TRACKING_MODE", 5419 },
    { "TRAFFIC_CLASS", 5420 },
    { "TRANSFORM_ERROR_CNT", 5421 },
    { "TRAVERSE_OPCODE", 5422 },
    { "TRIGGER", 5423 },
    { "TRILL_FRAME_ON_ACCESS_PORT_DROP", 5424 },
    { "TRILL_HOPCOUNT_CHECK_FAIL", 5425 },
    { "TRILL_RBRIDGE_LOOKUP_MISS_DROP", 5426 },
    { "TRILL_RPF_CHECK_FAIL_DROP", 5427 },
    { "TRUNCATE", 5428 },
    { "TRUNCATE_ACTION", 5429 },
    { "TRUNCATE_CPU_COPY", 5430 },
    { "TRUNK_BIT_MASK", 5431 },
    { "TRUNK_CTR_ING_EFLEX_ACTION_ID", 5432 },
    { "TRUNK_FAILOVER_LOOPBACK", 5433 },
    { "TRUNK_FAILOVER_LOOPBACK_DISCARD", 5434 },
    { "TRUNK_FAIL_LOOPBACK", 5435 },
    { "TRUNK_ID", 5436 },
    { "TRUNK_ID_MASK", 5437 },
    { "TRUST_INCOMING_VID", 5438 },
    { "TRUST_IP_DSCP", 5439 },
    { "TRUST_PHB_EGR_DSCP_MAP", 5440 },
    { "TRUST_PHB_EGR_L2_ITAG", 5441 },
    { "TRUST_PHB_EGR_L2_OTAG", 5442 },
    { "TRUST_PHB_EGR_PORT_L2_OTAG", 5443 },
    { "TRUST_PHB_ING_DSCP_V4", 5444 },
    { "TRUST_PHB_ING_DSCP_V6", 5445 },
    { "TRUST_PHB_ING_L2_ITAG", 5446 },
    { "TRUST_SRC_INT_PRI", 5447 },
    { "TS_COMP_MODE", 5448 },
    { "TS_DELAY_REQ", 5449 },
    { "TS_PDELAY_REQ", 5450 },
    { "TS_PDELAY_RESP", 5451 },
    { "TS_PLL_CLK_SEL", 5452 },
    { "TS_SYNC", 5453 },
    { "TTL", 5454 },
    { "TTL_1", 5455 },
    { "TTL_1_MASK", 5456 },
    { "TTL_1_TO_CPU", 5457 },
    { "TTL_DROP", 5458 },
    { "TTL_ERROR_TO_CPU", 5459 },
    { "TURNAROUND_COPY_TO_CPU", 5460 },
    { "TVCO_SOURCE_INDEX", 5461 },
    { "TXFIR_TAP_MODE", 5462 },
    { "TXFIR_TAP_MODE_AUTO", 5463 },
    { "TX_1023B_PKT", 5464 },
    { "TX_127B_PKT", 5465 },
    { "TX_1518B_PKT", 5466 },
    { "TX_16383B_PKT", 5467 },
    { "TX_2047B_PKT", 5468 },
    { "TX_255B_PKT", 5469 },
    { "TX_4095B_PKT", 5470 },
    { "TX_511B_PKT", 5471 },
    { "TX_64B_PKT", 5472 },
    { "TX_9216B_PKT", 5473 },
    { "TX_AMP", 5474 },
    { "TX_AMP_AUTO", 5475 },
    { "TX_AMP_SIGN", 5476 },
    { "TX_BC_PKT", 5477 },
    { "TX_BYTES", 5478 },
    { "TX_CTL_PKT", 5479 },
    { "TX_DOUBLE_VLAN_PKT", 5480 },
    { "TX_DRV_MODE", 5481 },
    { "TX_DRV_MODE_AUTO", 5482 },
    { "TX_DRV_MODE_SIGN", 5483 },
    { "TX_ECN_PKT", 5484 },
    { "TX_ENABLE", 5485 },
    { "TX_ENABLE_AUTO", 5486 },
    { "TX_ENABLE_OPER", 5487 },
    { "TX_ERR_PKT", 5488 },
    { "TX_EXCESS_COLLISION_PKT", 5489 },
    { "TX_FCS_ERR_PKT", 5490 },
    { "TX_FIFO_UNDER_RUN_PKT", 5491 },
    { "TX_FRAGMENT_PKT", 5492 },
    { "TX_HCFC_MSG", 5493 },
    { "TX_HOL_BLOCK_PKT", 5494 },
    { "TX_JABBER_PKT", 5495 },
    { "TX_LANE_MAP", 5496 },
    { "TX_LANE_MAP_AUTO", 5497 },
    { "TX_LANE_MAP_OPER", 5498 },
    { "TX_LATE_COLLISION_PKT", 5499 },
    { "TX_LLFC_LOGICAL_MSG", 5500 },
    { "TX_LLFC_PHYSICAL_MSG", 5501 },
    { "TX_LO_PWR_IDLE_DURATION", 5502 },
    { "TX_LO_PWR_IDLE_EVENT", 5503 },
    { "TX_MAIN", 5504 },
    { "TX_MAIN_AUTO", 5505 },
    { "TX_MAIN_SIGN", 5506 },
    { "TX_MC_PKT", 5507 },
    { "TX_MULTI_COLLISION_PKT", 5508 },
    { "TX_MULTI_DEFERED_PKT", 5509 },
    { "TX_OK_PKT", 5510 },
    { "TX_OVER_SIZE_PKT", 5511 },
    { "TX_PAUSE_CTL_PKT", 5512 },
    { "TX_PER_PRI_PAUSE_CTL_PKT", 5513 },
    { "TX_PFC_OFF_PKT_PRI0", 5514 },
    { "TX_PFC_OFF_PKT_PRI1", 5515 },
    { "TX_PFC_OFF_PKT_PRI2", 5516 },
    { "TX_PFC_OFF_PKT_PRI3", 5517 },
    { "TX_PFC_OFF_PKT_PRI4", 5518 },
    { "TX_PFC_OFF_PKT_PRI5", 5519 },
    { "TX_PFC_OFF_PKT_PRI6", 5520 },
    { "TX_PFC_OFF_PKT_PRI7", 5521 },
    { "TX_PFC_PKT_PRI0", 5522 },
    { "TX_PFC_PKT_PRI1", 5523 },
    { "TX_PFC_PKT_PRI2", 5524 },
    { "TX_PFC_PKT_PRI3", 5525 },
    { "TX_PFC_PKT_PRI4", 5526 },
    { "TX_PFC_PKT_PRI5", 5527 },
    { "TX_PFC_PKT_PRI6", 5528 },
    { "TX_PFC_PKT_PRI7", 5529 },
    { "TX_PI_FREQ_OVERRIDE", 5530 },
    { "TX_PI_FREQ_OVERRIDE_AUTO", 5531 },
    { "TX_PI_FREQ_OVERRIDE_SIGN", 5532 },
    { "TX_PKT", 5533 },
    { "TX_POLARITY_FLIP", 5534 },
    { "TX_POLARITY_FLIP_AUTO", 5535 },
    { "TX_POLARITY_FLIP_OPER", 5536 },
    { "TX_POST", 5537 },
    { "TX_POST2", 5538 },
    { "TX_POST2_AUTO", 5539 },
    { "TX_POST2_SIGN", 5540 },
    { "TX_POST3", 5541 },
    { "TX_POST3_AUTO", 5542 },
    { "TX_POST3_SIGN", 5543 },
    { "TX_POST_AUTO", 5544 },
    { "TX_POST_SIGN", 5545 },
    { "TX_PRE", 5546 },
    { "TX_PRE2", 5547 },
    { "TX_PRE2_AUTO", 5548 },
    { "TX_PRE2_SIGN", 5549 },
    { "TX_PRE3", 5550 },
    { "TX_PRE3_AUTO", 5551 },
    { "TX_PRE3_SIGN", 5552 },
    { "TX_PRE_AUTO", 5553 },
    { "TX_PRE_SIGN", 5554 },
    { "TX_RPARA", 5555 },
    { "TX_RPARA_AUTO", 5556 },
    { "TX_RPARA_SIGN", 5557 },
    { "TX_RUNT_PKT", 5558 },
    { "TX_SIG_MODE", 5559 },
    { "TX_SIG_MODE_AUTO", 5560 },
    { "TX_SINGLE_COLLISION_PKT", 5561 },
    { "TX_SINGLE_DEFERED_PKT", 5562 },
    { "TX_SQUELCH", 5563 },
    { "TX_SQUELCH_AUTO", 5564 },
    { "TX_TIMESTAMP", 5565 },
    { "TX_TOTAL_COLLISION", 5566 },
    { "TX_UC_PKT", 5567 },
    { "TX_VLAN_PKT", 5568 },
    { "TX_VLAN_TAG_PKT", 5569 },
    { "TYPE", 5570 },
    { "UC_BASE_INDEX", 5571 },
    { "UC_CELLS", 5572 },
    { "UC_CONCAT", 5573 },
    { "UC_COS", 5574 },
    { "UC_ELEPHANT_COS", 5575 },
    { "UC_GREEN_PKT", 5576 },
    { "UC_HASH_USE_SRC_PORT", 5577 },
    { "UC_MEMBER_CNT", 5578 },
    { "UC_MEMBER_MODID", 5579 },
    { "UC_MEMBER_MODPORT", 5580 },
    { "UC_MIN_USAGE_CELLS", 5581 },
    { "UC_NUM_ENTRIES", 5582 },
    { "UC_OFFSET", 5583 },
    { "UC_PKT", 5584 },
    { "UC_PKT_MC_COS", 5585 },
    { "UC_PKT_MC_COS_OVERRIDE", 5586 },
    { "UC_Q", 5587 },
    { "UC_Q_CELLS", 5588 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS", 5589 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 5590 },
    { "UC_Q_PORT", 5591 },
    { "UC_RED_PKT", 5592 },
    { "UC_RTAG", 5593 },
    { "UC_SHARED_USAGE_CELLS", 5594 },
    { "UC_SUBSET_SELECT", 5595 },
    { "UC_TM_EBST_DATA_ID", 5596 },
    { "UC_TOTAL_USAGE_CELLS", 5597 },
    { "UC_YELLOW_PKT", 5598 },
    { "UDF0_DATA", 5599 },
    { "UDF0_DATA_MASK", 5600 },
    { "UDF1_CHUNK2_MASK", 5601 },
    { "UDF1_DATA", 5602 },
    { "UDF1_DATA_MASK", 5603 },
    { "UDF2_DATA", 5604 },
    { "UDF2_DATA_MASK", 5605 },
    { "UDF3_DATA", 5606 },
    { "UDF3_DATA_MASK", 5607 },
    { "UDF6_DATA_MASK", 5608 },
    { "UDF7_DATA_MASK", 5609 },
    { "UDF_OPERMODE_PIPEUNIQUE", 5610 },
    { "UDP_DST_PORT_EQUAL_TO_SRC_PORT", 5611 },
    { "UDP_TYPE", 5612 },
    { "UNCORRECTABLE_CODE_WORDS", 5613 },
    { "UNDERLAY_L3_EIF_ID", 5614 },
    { "UNDERLAY_L3_EIF_VALID", 5615 },
    { "UNDERLAY_RANDOM_SEED", 5616 },
    { "UNKNOWN_HIGIG", 5617 },
    { "UNKNOWN_MC", 5618 },
    { "UNKNOWN_MC_MASK_MODE", 5619 },
    { "UNKNOWN_MC_TO_CPU", 5620 },
    { "UNKNOWN_UC", 5621 },
    { "UNKNOWN_UC_MASK_MODE", 5622 },
    { "UNKNOWN_UC_TO_CPU", 5623 },
    { "UNKNOWN_VLAN", 5624 },
    { "UNKNOWN_VLAN_MASK", 5625 },
    { "UNKNOWN_VLAN_TO_CPU", 5626 },
    { "UNMARKED", 5627 },
    { "UNRELIABLE_LOS", 5628 },
    { "UNRELIABLE_LOS_AUTO", 5629 },
    { "UNRESOLVED_SIP_TO_CPU", 5630 },
    { "UNTAG", 5631 },
    { "UNTAGGED_MEMBER_PORTS", 5632 },
    { "UPDATE_IP_LENGTH", 5633 },
    { "UPDATE_MODE_A", 5634 },
    { "UPDATE_MODE_B", 5635 },
    { "UPDATE_OPCODE", 5636 },
    { "UPDATE_UDP_LENGTH", 5637 },
    { "URPF", 5638 },
    { "URPF_DEFAULT_ROUTE_CHECK", 5639 },
    { "URPF_DROP", 5640 },
    { "URPF_FAIL", 5641 },
    { "URPF_FAIL_MASK", 5642 },
    { "URPF_MODE", 5643 },
    { "USAGE_CELLS", 5644 },
    { "USER_DEFINED_PROTOCOL_DST_MAC", 5645 },
    { "USER_DEFINED_PROTOCOL_DST_MAC_MASK", 5646 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE", 5647 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE_MASK", 5648 },
    { "USER_DEFINED_PROTOCOL_MATCH", 5649 },
    { "USER_DEFINED_PROTOCOL_TRAFFIC_CLASS", 5650 },
    { "USER_DEFINED_VALUE", 5651 },
    { "USE_DIP_IN_HASH_CALC", 5652 },
    { "USE_DYNAMIC_MAX_USAGE_CELLS", 5653 },
    { "USE_GTP_TEID", 5654 },
    { "USE_IVID_AS_OVID", 5655 },
    { "USE_L4_DST_PORT", 5656 },
    { "USE_METADATA_PROFILE", 5657 },
    { "USE_MOST_SIGNIFICANT_BYTE_AS_FLOW_ID", 5658 },
    { "USE_MPLS_STACK_HASH0_CNTAG_RPID", 5659 },
    { "USE_MPLS_STACK_HASH0_DST_MODID", 5660 },
    { "USE_MPLS_STACK_HASH0_DST_PORT", 5661 },
    { "USE_MPLS_STACK_HASH0_EXT_EGR_PORT_ID_LOWER", 5662 },
    { "USE_MPLS_STACK_HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 5663 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_2ND_LABEL_15_0", 5664 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_3RD_LABEL_15_0", 5665 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_15_0", 5666 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_19_16", 5667 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_15_0", 5668 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_19_16", 5669 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_LABELS_19_16", 5670 },
    { "USE_MPLS_STACK_HASH0_EXT_MPLS_TOP_LABEL_15_0", 5671 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_1", 5672 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_2", 5673 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_3", 5674 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_4", 5675 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_5", 5676 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_6", 5677 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_7", 5678 },
    { "USE_MPLS_STACK_HASH0_EXT_UDF_8", 5679 },
    { "USE_MPLS_STACK_HASH0_EXT_VLAN_ID", 5680 },
    { "USE_MPLS_STACK_HASH0_EXT_VRF_ID", 5681 },
    { "USE_MPLS_STACK_HASH0_MPLS_2ND_LABEL", 5682 },
    { "USE_MPLS_STACK_HASH0_MPLS_3RD_LABEL", 5683 },
    { "USE_MPLS_STACK_HASH0_MPLS_4MSB_4TH_LABEL", 5684 },
    { "USE_MPLS_STACK_HASH0_MPLS_4MSB_5TH_LABEL", 5685 },
    { "USE_MPLS_STACK_HASH0_MPLS_4TH_LABEL", 5686 },
    { "USE_MPLS_STACK_HASH0_MPLS_5TH_LABEL", 5687 },
    { "USE_MPLS_STACK_HASH0_MPLS_LABELS_4MSB", 5688 },
    { "USE_MPLS_STACK_HASH0_MPLS_TOP_LABEL", 5689 },
    { "USE_MPLS_STACK_HASH0_SRC_MODID", 5690 },
    { "USE_MPLS_STACK_HASH0_SRC_PORT", 5691 },
    { "USE_MPLS_STACK_HASH1_CNTAG_RPID", 5692 },
    { "USE_MPLS_STACK_HASH1_DST_MODID", 5693 },
    { "USE_MPLS_STACK_HASH1_DST_PORT", 5694 },
    { "USE_MPLS_STACK_HASH1_EXT_EGR_PORT_ID_LOWER", 5695 },
    { "USE_MPLS_STACK_HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER", 5696 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_2ND_LABEL_15_0", 5697 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_3RD_LABEL_15_0", 5698 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_15_0", 5699 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_19_16", 5700 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_15_0", 5701 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_19_16", 5702 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_LABELS_19_16", 5703 },
    { "USE_MPLS_STACK_HASH1_EXT_MPLS_TOP_LABEL_15_0", 5704 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_1", 5705 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_2", 5706 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_3", 5707 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_4", 5708 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_5", 5709 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_6", 5710 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_7", 5711 },
    { "USE_MPLS_STACK_HASH1_EXT_UDF_8", 5712 },
    { "USE_MPLS_STACK_HASH1_EXT_VLAN_ID", 5713 },
    { "USE_MPLS_STACK_HASH1_EXT_VRF_ID", 5714 },
    { "USE_MPLS_STACK_HASH1_MPLS_2ND_LABEL", 5715 },
    { "USE_MPLS_STACK_HASH1_MPLS_3RD_LABEL", 5716 },
    { "USE_MPLS_STACK_HASH1_MPLS_4MSB_4TH_LABEL", 5717 },
    { "USE_MPLS_STACK_HASH1_MPLS_4MSB_5TH_LABEL", 5718 },
    { "USE_MPLS_STACK_HASH1_MPLS_4TH_LABEL", 5719 },
    { "USE_MPLS_STACK_HASH1_MPLS_5TH_LABEL", 5720 },
    { "USE_MPLS_STACK_HASH1_MPLS_LABELS_4MSB", 5721 },
    { "USE_MPLS_STACK_HASH1_MPLS_TOP_LABEL", 5722 },
    { "USE_MPLS_STACK_HASH1_SRC_MODID", 5723 },
    { "USE_MPLS_STACK_HASH1_SRC_PORT", 5724 },
    { "USE_PAYLOAD_IP_PROTO_FOR_RESPONSIVE", 5725 },
    { "USE_PORT_TRUNK_ID", 5726 },
    { "USE_PROBE_MARKER_1", 5727 },
    { "USE_PROBE_MARKER_2", 5728 },
    { "USE_QGROUP_MIN", 5729 },
    { "USE_SCTP_SRC_AND_DST_L4_PORT", 5730 },
    { "USE_TABLE_FP_VLAN_PORT_GRP", 5731 },
    { "USE_TABLE_VLAN_OUTER_TPID_ID", 5732 },
    { "USE_TCP_UDP_PORT", 5733 },
    { "USE_TNL_HDR_HOP_LIMIT", 5734 },
    { "USE_TNL_HDR_TTL", 5735 },
    { "USE_TTL_FROM_DECAP_HDR", 5736 },
    { "UT_ICFI", 5737 },
    { "UT_IPRI", 5738 },
    { "UT_ITAG", 5739 },
    { "UT_OCFI", 5740 },
    { "UT_OPRI", 5741 },
    { "UT_OTAG", 5742 },
    { "V4IPMC", 5743 },
    { "V4L3", 5744 },
    { "V6IPMC", 5745 },
    { "V6L3", 5746 },
    { "VALID", 5747 },
    { "VALIDATE_ERROR_CNT", 5748 },
    { "VAL_A_CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 5749 },
    { "VAL_A_CTR_ING_EFLEX_OPERAND_PROFILE_ID", 5750 },
    { "VAL_B_CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 5751 },
    { "VAL_B_CTR_ING_EFLEX_OPERAND_PROFILE_ID", 5752 },
    { "VARIABLE_FLAG", 5753 },
    { "VARIANT", 5754 },
    { "VCO_RATE", 5755 },
    { "VECTOR_TYPE", 5756 },
    { "VENDOR_ID", 5757 },
    { "VERSION", 5758 },
    { "VFI_EGR_ADAPT_PORT_GRP", 5759 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 5760 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 5761 },
    { "VFI_ID", 5762 },
    { "VFI_ING_ADAPT_FIRST_LOOKUP", 5763 },
    { "VFI_ING_ADAPT_FIRST_LOOKUP_MISS_DROP", 5764 },
    { "VFI_ING_ADAPT_FIRST_LOOKUP_PORT_GRP_MODE", 5765 },
    { "VFI_ING_ADAPT_LOOKUP_MISS", 5766 },
    { "VFI_ING_ADAPT_LOOKUP_MISS_DROP", 5767 },
    { "VFI_ING_ADAPT_LOOKUP_MISS_TO_CPU", 5768 },
    { "VFI_ING_ADAPT_PORT_GRP", 5769 },
    { "VFI_ING_ADAPT_SECOND_LOOKUP", 5770 },
    { "VFI_ING_ADAPT_SECOND_LOOKUP_PORT_GRP_MODE", 5771 },
    { "VFP", 5772 },
    { "VFP_MASK", 5773 },
    { "VIRTUAL_SLICE_GRP", 5774 },
    { "VIRTUAL_SLICE_ID", 5775 },
    { "VLAN_ASSIGNMENT_BASED_IPV4", 5776 },
    { "VLAN_ASSIGNMENT_BASED_MAC", 5777 },
    { "VLAN_ASSIGNMENT_PROTOCOL_ID", 5778 },
    { "VLAN_BLOCKED_DROP", 5779 },
    { "VLAN_CC_OR_PBT", 5780 },
    { "VLAN_EGR_TAG_ACTION_PROFILE_ID", 5781 },
    { "VLAN_FP", 5782 },
    { "VLAN_ID", 5783 },
    { "VLAN_ID_MASK", 5784 },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE_ID", 5785 },
    { "VLAN_ING_TAG_ACTION_PROFILE_ID", 5786 },
    { "VLAN_MEMBERSHIP_DROP", 5787 },
    { "VLAN_OUTER_TPID_ID", 5788 },
    { "VLAN_PRECEDENCE", 5789 },
    { "VLAN_PROFILE_ID", 5790 },
    { "VLAN_STG_DROP", 5791 },
    { "VLAN_STG_ID", 5792 },
    { "VLAN_TAG", 5793 },
    { "VLAN_TAGGED", 5794 },
    { "VLAN_TAG_MASK", 5795 },
    { "VLAN_XLATE_LOOKUP_MISS_TO_CPU", 5796 },
    { "VLAN_XLATE_MISS", 5797 },
    { "VLAN_XLATE_MISS_MASK", 5798 },
    { "VLAN_XLATE_PORT_GRP", 5799 },
    { "VNTAG", 5800 },
    { "VNTAG_ERROR", 5801 },
    { "VNTAG_ETHERTYPE", 5802 },
    { "VNTAG_MASK", 5803 },
    { "VNTAG_PARSE", 5804 },
    { "VPN_LABEL", 5805 },
    { "VP_PRUNE_DROP", 5806 },
    { "VRF", 5807 },
    { "VRF_ID", 5808 },
    { "VRF_ID_MASK", 5809 },
    { "VRF_MASK", 5810 },
    { "VXLAN_DECAP", 5811 },
    { "VXLAN_DECAP_KEY_MODE", 5812 },
    { "VXLAN_DECAP_USE_PKT_OVID", 5813 },
    { "VXLAN_SVP_ASSIGN_FAIL_DROP", 5814 },
    { "VXLAN_SVP_ASSIGN_FAIL_TO_CPU", 5815 },
    { "VXLAN_SVP_ASSIGN_USE_PKT_OVID", 5816 },
    { "VXLAN_TNL_ERR_DROP", 5817 },
    { "VXLAN_VFI_ASSIGN_FAIL_DROP", 5818 },
    { "VXLAN_VFI_ASSIGN_FAIL_TO_CPU", 5819 },
    { "VXLAN_VFI_ASSIGN_KEY_MODE", 5820 },
    { "VXLAN_VFI_ASSIGN_USE_PKT_OVID", 5821 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 5822 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 5823 },
    { "WAL_DEPTH_MULTIPLIER", 5824 },
    { "WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLD", 5825 },
    { "WDRR_CREDITS", 5826 },
    { "WEIGHT", 5827 },
    { "WEIGHTED_MODE", 5828 },
    { "WEIGHTED_SIZE", 5829 },
    { "WIDE_INDEX", 5830 },
    { "WIDE_SIZE", 5831 },
    { "WIDE_START", 5832 },
    { "WRED", 5833 },
    { "WRED_GREEN_PKT", 5834 },
    { "WRED_PKT", 5835 },
    { "WRED_RED_PKT", 5836 },
    { "WRED_YELLOW_PKT", 5837 },
    { "WRR", 5838 },
    { "WRR_CREDITS", 5839 },
    { "XOFF_TIMER", 5840 },
    { "XOR_BANK", 5841 },
    { "YELLOW_DROP", 5842 },
    { "YELLOW_LIMIT_CELLS_STATIC", 5843 },
    { "YELLOW_LIMIT_CELLS_STATIC_OPER", 5844 },
    { "YELLOW_LIMIT_DYNAMIC", 5845 },
    { "YELLOW_OFFSET_CELLS", 5846 },
    { "YELLOW_PKT", 5847 },
    { "YELLOW_SHARED_LIMIT_CELLS", 5848 },
    { "YELLOW_SHARED_LIMIT_CELLS_OPER", 5849 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS", 5850 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS_OPER", 5851 },
    { "ZONE", 5852 },
};

/* enum LTID_T */
#include <bcmltd/id/bcmltd_common_id.h> /* LTID_T */
static const shr_enum_map_t bcm56990_a0_lrd_ltid_t_enum[BCM56990_A0_LRD_LTID_T_ENUM_COUNT] = {
    { "INVALID_LT", -1 },
    { "CTR_CONTROL", CTR_CONTROLt },
    { "CTR_ECN", CTR_ECNt },
    { "CTR_EFLEX_CONFIG", CTR_EFLEX_CONFIGt },
    { "CTR_EGR_DEBUG", CTR_EGR_DEBUGt },
    { "CTR_EGR_DEBUG_SELECT", CTR_EGR_DEBUG_SELECTt },
    { "CTR_EGR_EFLEX_ACTION_PROFILE", CTR_EGR_EFLEX_ACTION_PROFILEt },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_INFO", CTR_EGR_EFLEX_ACTION_PROFILE_INFOt },
    { "CTR_EGR_EFLEX_ERROR_STATS", CTR_EGR_EFLEX_ERROR_STATSt },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE", CTR_EGR_EFLEX_GROUP_ACTION_PROFILEt },
    { "CTR_EGR_EFLEX_OBJ_INFO", CTR_EGR_EFLEX_OBJ_INFOt },
    { "CTR_EGR_EFLEX_OBJ_QUANTIZATION", CTR_EGR_EFLEX_OBJ_QUANTIZATIONt },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE", CTR_EGR_EFLEX_OPERAND_PROFILEt },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_INFO", CTR_EGR_EFLEX_OPERAND_PROFILE_INFOt },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE", CTR_EGR_EFLEX_PKT_ATTRIBUTEt },
    { "CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT", CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECTt },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE", CTR_EGR_EFLEX_RANGE_CHK_PROFILEt },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFO", CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFOt },
    { "CTR_EGR_EFLEX_STATS", CTR_EGR_EFLEX_STATSt },
    { "CTR_EGR_EFLEX_TRIGGER", CTR_EGR_EFLEX_TRIGGERt },
    { "CTR_EGR_FLEX_POOL_CONTROL", CTR_EGR_FLEX_POOL_CONTROLt },
    { "CTR_EGR_FLEX_POOL_INFO", CTR_EGR_FLEX_POOL_INFOt },
    { "CTR_EGR_SOBMH", CTR_EGR_SOBMHt },
    { "CTR_EGR_TM_BST_MC_Q", CTR_EGR_TM_BST_MC_Qt },
    { "CTR_EGR_TM_BST_PORT_SERVICE_POOL", CTR_EGR_TM_BST_PORT_SERVICE_POOLt },
    { "CTR_EGR_TM_BST_SERVICE_POOL", CTR_EGR_TM_BST_SERVICE_POOLt },
    { "CTR_EGR_TM_BST_UC_Q", CTR_EGR_TM_BST_UC_Qt },
    { "CTR_EGR_TM_PORT", CTR_EGR_TM_PORTt },
    { "CTR_EGR_TM_PORT_DROP", CTR_EGR_TM_PORT_DROPt },
    { "CTR_EGR_TM_PORT_SERVICE_POOL", CTR_EGR_TM_PORT_SERVICE_POOLt },
    { "CTR_EGR_TM_SERVICE_POOL", CTR_EGR_TM_SERVICE_POOLt },
    { "CTR_ETRAP", CTR_ETRAPt },
    { "CTR_EVENT_SYNC_STATE", CTR_EVENT_SYNC_STATEt },
    { "CTR_EVENT_SYNC_STATE_CONTROL", CTR_EVENT_SYNC_STATE_CONTROLt },
    { "CTR_ING_DEBUG", CTR_ING_DEBUGt },
    { "CTR_ING_DEBUG_SELECT", CTR_ING_DEBUG_SELECTt },
    { "CTR_ING_EFLEX_ACTION_PROFILE", CTR_ING_EFLEX_ACTION_PROFILEt },
    { "CTR_ING_EFLEX_ACTION_PROFILE_INFO", CTR_ING_EFLEX_ACTION_PROFILE_INFOt },
    { "CTR_ING_EFLEX_ERROR_STATS", CTR_ING_EFLEX_ERROR_STATSt },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE", CTR_ING_EFLEX_GROUP_ACTION_PROFILEt },
    { "CTR_ING_EFLEX_OBJ_INFO", CTR_ING_EFLEX_OBJ_INFOt },
    { "CTR_ING_EFLEX_OBJ_QUANTIZATION", CTR_ING_EFLEX_OBJ_QUANTIZATIONt },
    { "CTR_ING_EFLEX_OPERAND_PROFILE", CTR_ING_EFLEX_OPERAND_PROFILEt },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_INFO", CTR_ING_EFLEX_OPERAND_PROFILE_INFOt },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE", CTR_ING_EFLEX_PKT_ATTRIBUTEt },
    { "CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT", CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECTt },
    { "CTR_ING_EFLEX_PKT_RESOLUTION_INFO", CTR_ING_EFLEX_PKT_RESOLUTION_INFOt },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE", CTR_ING_EFLEX_RANGE_CHK_PROFILEt },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFO", CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFOt },
    { "CTR_ING_EFLEX_STATS", CTR_ING_EFLEX_STATSt },
    { "CTR_ING_EFLEX_TRIGGER", CTR_ING_EFLEX_TRIGGERt },
    { "CTR_ING_FLEX_POOL_CONTROL", CTR_ING_FLEX_POOL_CONTROLt },
    { "CTR_ING_FLEX_POOL_INFO", CTR_ING_FLEX_POOL_INFOt },
    { "CTR_ING_PFC", CTR_ING_PFCt },
    { "CTR_ING_TM_BST_PORT_PRI_GRP", CTR_ING_TM_BST_PORT_PRI_GRPt },
    { "CTR_ING_TM_BST_PORT_SERVICE_POOL", CTR_ING_TM_BST_PORT_SERVICE_POOLt },
    { "CTR_ING_TM_BST_SERVICE_POOL", CTR_ING_TM_BST_SERVICE_POOLt },
    { "CTR_ING_TM_HEADROOM_POOL", CTR_ING_TM_HEADROOM_POOLt },
    { "CTR_ING_TM_PORT_PRI_GRP", CTR_ING_TM_PORT_PRI_GRPt },
    { "CTR_ING_TM_PORT_UC_DROP", CTR_ING_TM_PORT_UC_DROPt },
    { "CTR_ING_TM_SERVICE_POOL", CTR_ING_TM_SERVICE_POOLt },
    { "CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROP", CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROPt },
    { "CTR_ING_TM_THD_PORT_SERVICE_POOL", CTR_ING_TM_THD_PORT_SERVICE_POOLt },
    { "CTR_L3", CTR_L3t },
    { "CTR_MAC", CTR_MACt },
    { "CTR_MAC_ERR", CTR_MAC_ERRt },
    { "CTR_MIRROR_ING_FLEX_SFLOW", CTR_MIRROR_ING_FLEX_SFLOWt },
    { "CTR_MIRROR_ING_PORT_SFLOW", CTR_MIRROR_ING_PORT_SFLOWt },
    { "CTR_TM_BST_DEVICE", CTR_TM_BST_DEVICEt },
    { "CTR_TM_BST_REPL_Q_GLOBAL", CTR_TM_BST_REPL_Q_GLOBALt },
    { "CTR_TM_BST_REPL_Q_PRI_QUEUE", CTR_TM_BST_REPL_Q_PRI_QUEUEt },
    { "CTR_TM_BUFFER_POOL_DROP", CTR_TM_BUFFER_POOL_DROPt },
    { "CTR_TM_CUT_THROUGH", CTR_TM_CUT_THROUGHt },
    { "CTR_TM_CUT_THROUGH_CONTROL", CTR_TM_CUT_THROUGH_CONTROLt },
    { "CTR_TM_MC_Q_DROP", CTR_TM_MC_Q_DROPt },
    { "CTR_TM_MIRROR_ON_DROP_BUFFER_POOL", CTR_TM_MIRROR_ON_DROP_BUFFER_POOLt },
    { "CTR_TM_MIRROR_ON_DROP_DESTINATION_USAGE", CTR_TM_MIRROR_ON_DROP_DESTINATION_USAGEt },
    { "CTR_TM_OBM_PORT_DROP", CTR_TM_OBM_PORT_DROPt },
    { "CTR_TM_OBM_PORT_FLOW_CTRL", CTR_TM_OBM_PORT_FLOW_CTRLt },
    { "CTR_TM_OBM_PORT_USAGE", CTR_TM_OBM_PORT_USAGEt },
    { "CTR_TM_REPL_Q", CTR_TM_REPL_Qt },
    { "CTR_TM_REPL_Q_DROP", CTR_TM_REPL_Q_DROPt },
    { "CTR_TM_REPL_Q_SERVICE_POOL", CTR_TM_REPL_Q_SERVICE_POOLt },
    { "CTR_TM_STORE_AND_FORWARD", CTR_TM_STORE_AND_FORWARDt },
    { "CTR_TM_STORE_AND_FORWARD_CONTROL", CTR_TM_STORE_AND_FORWARD_CONTROLt },
    { "CTR_TM_THD_CONTROL", CTR_TM_THD_CONTROLt },
    { "CTR_TM_THD_DYNAMIC_HIGH", CTR_TM_THD_DYNAMIC_HIGHt },
    { "CTR_TM_THD_DYNAMIC_LOW", CTR_TM_THD_DYNAMIC_LOWt },
    { "CTR_TM_THD_MC_Q", CTR_TM_THD_MC_Qt },
    { "CTR_TM_THD_Q_GRP", CTR_TM_THD_Q_GRPt },
    { "CTR_TM_THD_UC_Q", CTR_TM_THD_UC_Qt },
    { "CTR_TM_UC_Q_DROP", CTR_TM_UC_Q_DROPt },
    { "DEVICE_CONFIG", DEVICE_CONFIGt },
    { "DEVICE_EM_BANK", DEVICE_EM_BANKt },
    { "DEVICE_EM_BANK_INFO", DEVICE_EM_BANK_INFOt },
    { "DEVICE_EM_GROUP", DEVICE_EM_GROUPt },
    { "DEVICE_EM_GROUP_INFO", DEVICE_EM_GROUP_INFOt },
    { "DEVICE_INFO", DEVICE_INFOt },
    { "DEVICE_OP_DSH_INFO", DEVICE_OP_DSH_INFOt },
    { "DEVICE_OP_PT_INFO", DEVICE_OP_PT_INFOt },
    { "DEVICE_PKT_RX_Q", DEVICE_PKT_RX_Qt },
    { "DEVICE_TS_CONTROL", DEVICE_TS_CONTROLt },
    { "DEVICE_TS_PTP_MSG_CONTROL_PROFILE", DEVICE_TS_PTP_MSG_CONTROL_PROFILEt },
    { "DEVICE_TS_SYNCE_CLK_CONTROL", DEVICE_TS_SYNCE_CLK_CONTROLt },
    { "DEVICE_TS_TOD", DEVICE_TS_TODt },
    { "DEVICE_WAL_CONFIG", DEVICE_WAL_CONFIGt },
    { "DLB_CONTROL", DLB_CONTROLt },
    { "DLB_ECMP", DLB_ECMPt },
    { "DLB_ECMP_CONTROL", DLB_ECMP_CONTROLt },
    { "DLB_ECMP_ETHERTYPE", DLB_ECMP_ETHERTYPEt },
    { "DLB_ECMP_MONITOR", DLB_ECMP_MONITORt },
    { "DLB_ECMP_PORT_CONTROL", DLB_ECMP_PORT_CONTROLt },
    { "DLB_ECMP_PORT_STATUS", DLB_ECMP_PORT_STATUSt },
    { "DLB_ECMP_STATS", DLB_ECMP_STATSt },
    { "DLB_PORT_CONTROL", DLB_PORT_CONTROLt },
    { "DLB_QUALITY_MAP", DLB_QUALITY_MAPt },
    { "DLB_QUANTIZATION_THRESHOLD", DLB_QUANTIZATION_THRESHOLDt },
    { "DOS_CONTROL", DOS_CONTROLt },
    { "ECMP", ECMPt },
    { "ECMP_CONTROL", ECMP_CONTROLt },
    { "ECMP_CTR_ING_EFLEX_ACTION", ECMP_CTR_ING_EFLEX_ACTIONt },
    { "ECMP_WEIGHTED", ECMP_WEIGHTEDt },
    { "ECN_CNG_TO_IP_ECN", ECN_CNG_TO_IP_ECNt },
    { "ECN_CNG_TO_MPLS_EXP", ECN_CNG_TO_MPLS_EXPt },
    { "ECN_CNG_TO_WRED", ECN_CNG_TO_WREDt },
    { "ECN_CONTROL", ECN_CONTROLt },
    { "ECN_INT_PRI_TO_CNG_POST", ECN_INT_PRI_TO_CNG_POSTt },
    { "ECN_INT_PRI_TO_CNG_PRE", ECN_INT_PRI_TO_CNG_PREt },
    { "ECN_IP_TO_CNG_POST", ECN_IP_TO_CNG_POSTt },
    { "ECN_IP_TO_CNG_PRE", ECN_IP_TO_CNG_PREt },
    { "ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE", ECN_IP_TO_MPLS_EXP_NON_RESPONSIVEt },
    { "ECN_IP_TO_MPLS_EXP_RESPONSIVE", ECN_IP_TO_MPLS_EXP_RESPONSIVEt },
    { "ECN_LATENCY_PROFILE", ECN_LATENCY_PROFILEt },
    { "ECN_LATENCY_WRED_UPDATE", ECN_LATENCY_WRED_UPDATEt },
    { "ECN_MPLS_EXP_TO_IP_ECN", ECN_MPLS_EXP_TO_IP_ECNt },
    { "ECN_PROTOCOL", ECN_PROTOCOLt },
    { "ECN_TNL_DECAP_IP_PAYLOAD", ECN_TNL_DECAP_IP_PAYLOADt },
    { "ECN_TNL_ENCAP_IP_PAYLOAD", ECN_TNL_ENCAP_IP_PAYLOADt },
    { "ECN_TNL_ENCAP_IP_TO_CNG", ECN_TNL_ENCAP_IP_TO_CNGt },
    { "ECN_TNL_ENCAP_NON_IP_PAYLOAD", ECN_TNL_ENCAP_NON_IP_PAYLOADt },
    { "ECN_WRED_UPDATE", ECN_WRED_UPDATEt },
    { "FP_COMPRESSION_ETHERTYPE", FP_COMPRESSION_ETHERTYPEt },
    { "FP_COMPRESSION_IP_PROTOCOL", FP_COMPRESSION_IP_PROTOCOLt },
    { "FP_COMPRESSION_IP_TOS", FP_COMPRESSION_IP_TOSt },
    { "FP_COMPRESSION_IP_TTL", FP_COMPRESSION_IP_TTLt },
    { "FP_COMPRESSION_TCP_FLAGS", FP_COMPRESSION_TCP_FLAGSt },
    { "FP_COMPRESSION_TNL_IP_TTL", FP_COMPRESSION_TNL_IP_TTLt },
    { "FP_CONFIG", FP_CONFIGt },
    { "FP_CONTROL", FP_CONTROLt },
    { "FP_DELAYED_DROP", FP_DELAYED_DROPt },
    { "FP_DELAYED_REDIRECT", FP_DELAYED_REDIRECTt },
    { "FP_EGR_ENTRY", FP_EGR_ENTRYt },
    { "FP_EGR_GRP_TEMPLATE", FP_EGR_GRP_TEMPLATEt },
    { "FP_EGR_GRP_TEMPLATE_INFO", FP_EGR_GRP_TEMPLATE_INFOt },
    { "FP_EGR_GRP_TEMPLATE_PARTITION_INFO", FP_EGR_GRP_TEMPLATE_PARTITION_INFOt },
    { "FP_EGR_INFO", FP_EGR_INFOt },
    { "FP_EGR_POLICY_TEMPLATE", FP_EGR_POLICY_TEMPLATEt },
    { "FP_EGR_RULE_TEMPLATE", FP_EGR_RULE_TEMPLATEt },
    { "FP_EGR_SLICE_INFO", FP_EGR_SLICE_INFOt },
    { "FP_EM_ENTRY", FP_EM_ENTRYt },
    { "FP_EM_GRP_TEMPLATE", FP_EM_GRP_TEMPLATEt },
    { "FP_EM_GRP_TEMPLATE_INFO", FP_EM_GRP_TEMPLATE_INFOt },
    { "FP_EM_GRP_TEMPLATE_PARTITION_INFO", FP_EM_GRP_TEMPLATE_PARTITION_INFOt },
    { "FP_EM_PDD_TEMPLATE", FP_EM_PDD_TEMPLATEt },
    { "FP_EM_PDD_TEMPLATE_PARTITION_INFO", FP_EM_PDD_TEMPLATE_PARTITION_INFOt },
    { "FP_EM_POLICY_TEMPLATE", FP_EM_POLICY_TEMPLATEt },
    { "FP_EM_PRESEL_ENTRY_TEMPLATE", FP_EM_PRESEL_ENTRY_TEMPLATEt },
    { "FP_EM_PRESEL_TEMPLATE_PARTITION_INFO", FP_EM_PRESEL_TEMPLATE_PARTITION_INFOt },
    { "FP_EM_RULE_TEMPLATE", FP_EM_RULE_TEMPLATEt },
    { "FP_EM_SRC_CLASS_MODE", FP_EM_SRC_CLASS_MODEt },
    { "FP_ING_ACTION_NHOP", FP_ING_ACTION_NHOPt },
    { "FP_ING_ADD_REDIRECT_DATA", FP_ING_ADD_REDIRECT_DATAt },
    { "FP_ING_COS_Q_INT_PRI_MAP", FP_ING_COS_Q_INT_PRI_MAPt },
    { "FP_ING_ENTRY", FP_ING_ENTRYt },
    { "FP_ING_ENTRY_INFO", FP_ING_ENTRY_INFOt },
    { "FP_ING_GRP_TEMPLATE", FP_ING_GRP_TEMPLATEt },
    { "FP_ING_GRP_TEMPLATE_ACTION", FP_ING_GRP_TEMPLATE_ACTIONt },
    { "FP_ING_GRP_TEMPLATE_INFO", FP_ING_GRP_TEMPLATE_INFOt },
    { "FP_ING_GRP_TEMPLATE_PARTITION_INFO", FP_ING_GRP_TEMPLATE_PARTITION_INFOt },
    { "FP_ING_GRP_TEMPLATE_STATUS", FP_ING_GRP_TEMPLATE_STATUSt },
    { "FP_ING_INFO", FP_ING_INFOt },
    { "FP_ING_POLICY_TEMPLATE", FP_ING_POLICY_TEMPLATEt },
    { "FP_ING_PRESEL_ENTRY_TEMPLATE", FP_ING_PRESEL_ENTRY_TEMPLATEt },
    { "FP_ING_PRESEL_TEMPLATE_PARTITION_INFO", FP_ING_PRESEL_TEMPLATE_PARTITION_INFOt },
    { "FP_ING_RANGE_CHECK", FP_ING_RANGE_CHECKt },
    { "FP_ING_RANGE_CHECK_GROUP", FP_ING_RANGE_CHECK_GROUPt },
    { "FP_ING_REMOVE_REDIRECT_DATA", FP_ING_REMOVE_REDIRECT_DATAt },
    { "FP_ING_RULE_TEMPLATE", FP_ING_RULE_TEMPLATEt },
    { "FP_ING_SLICE_INFO", FP_ING_SLICE_INFOt },
    { "FP_ING_SRC_CLASS_MODE", FP_ING_SRC_CLASS_MODEt },
    { "FP_VLAN_ENTRY", FP_VLAN_ENTRYt },
    { "FP_VLAN_GRP_TEMPLATE", FP_VLAN_GRP_TEMPLATEt },
    { "FP_VLAN_GRP_TEMPLATE_INFO", FP_VLAN_GRP_TEMPLATE_INFOt },
    { "FP_VLAN_GRP_TEMPLATE_PARTITION_INFO", FP_VLAN_GRP_TEMPLATE_PARTITION_INFOt },
    { "FP_VLAN_HASH_TABLE_A", FP_VLAN_HASH_TABLE_At },
    { "FP_VLAN_HASH_TABLE_B", FP_VLAN_HASH_TABLE_Bt },
    { "FP_VLAN_INFO", FP_VLAN_INFOt },
    { "FP_VLAN_POLICY_TEMPLATE", FP_VLAN_POLICY_TEMPLATEt },
    { "FP_VLAN_RULE_TEMPLATE", FP_VLAN_RULE_TEMPLATEt },
    { "FP_VLAN_SLICE_INFO", FP_VLAN_SLICE_INFOt },
    { "L2_CONTROL", L2_CONTROLt },
    { "L2_DST_BLOCK", L2_DST_BLOCKt },
    { "L2_FDB_VLAN", L2_FDB_VLANt },
    { "L2_FDB_VLAN_CC", L2_FDB_VLAN_CCt },
    { "L2_FDB_VLAN_STATIC", L2_FDB_VLAN_STATICt },
    { "L2_LEARN_CONTROL", L2_LEARN_CONTROLt },
    { "L2_LEARN_DATA", L2_LEARN_DATAt },
    { "L2_LEARN_OVERRIDE", L2_LEARN_OVERRIDEt },
    { "L2_MC_GROUP", L2_MC_GROUPt },
    { "L2_MY_STATION", L2_MY_STATIONt },
    { "L2_MY_STATION_MODPORT", L2_MY_STATION_MODPORTt },
    { "L2_MY_STATION_TRUNK", L2_MY_STATION_TRUNKt },
    { "L2_OPAQUE_TAG", L2_OPAQUE_TAGt },
    { "L2_PARSER_CONTROL", L2_PARSER_CONTROLt },
    { "L3_ALPM_CONTROL", L3_ALPM_CONTROLt },
    { "L3_ALPM_LEVEL_1_USAGE", L3_ALPM_LEVEL_1_USAGEt },
    { "L3_ALPM_LEVEL_2_USAGE", L3_ALPM_LEVEL_2_USAGEt },
    { "L3_ALPM_LEVEL_3_USAGE", L3_ALPM_LEVEL_3_USAGEt },
    { "L3_EIF", L3_EIFt },
    { "L3_IIF", L3_IIFt },
    { "L3_IIF_PROFILE", L3_IIF_PROFILEt },
    { "L3_IPV4_COMP_DST", L3_IPV4_COMP_DSTt },
    { "L3_IPV4_COMP_SRC", L3_IPV4_COMP_SRCt },
    { "L3_IPV4_MC_CTR_ING_EFLEX_ACTION", L3_IPV4_MC_CTR_ING_EFLEX_ACTIONt },
    { "L3_IPV4_MC_ROUTE", L3_IPV4_MC_ROUTEt },
    { "L3_IPV4_UC_ROUTE", L3_IPV4_UC_ROUTEt },
    { "L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION", L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTIONt },
    { "L3_IPV4_UC_ROUTE_OVERRIDE", L3_IPV4_UC_ROUTE_OVERRIDEt },
    { "L3_IPV4_UC_ROUTE_VRF", L3_IPV4_UC_ROUTE_VRFt },
    { "L3_IPV6_COMP_DST", L3_IPV6_COMP_DSTt },
    { "L3_IPV6_COMP_SRC", L3_IPV6_COMP_SRCt },
    { "L3_IPV6_MC_CTR_ING_EFLEX_ACTION", L3_IPV6_MC_CTR_ING_EFLEX_ACTIONt },
    { "L3_IPV6_MC_ROUTE", L3_IPV6_MC_ROUTEt },
    { "L3_IPV6_PREFIX_TO_IPV4_MAP", L3_IPV6_PREFIX_TO_IPV4_MAPt },
    { "L3_IPV6_RESERVED_MC", L3_IPV6_RESERVED_MCt },
    { "L3_IPV6_UC_ROUTE", L3_IPV6_UC_ROUTEt },
    { "L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION", L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTIONt },
    { "L3_IPV6_UC_ROUTE_OVERRIDE", L3_IPV6_UC_ROUTE_OVERRIDEt },
    { "L3_IPV6_UC_ROUTE_VRF", L3_IPV6_UC_ROUTE_VRFt },
    { "L3_IP_OPTION_CONTROL_PROFILE", L3_IP_OPTION_CONTROL_PROFILEt },
    { "L3_MC_CONTROL", L3_MC_CONTROLt },
    { "L3_MC_MTU", L3_MC_MTUt },
    { "L3_MC_NHOP", L3_MC_NHOPt },
    { "L3_MC_NHOP_CTR_EGR_EFLEX_ACTION", L3_MC_NHOP_CTR_EGR_EFLEX_ACTIONt },
    { "L3_MC_PORT_CONTROL", L3_MC_PORT_CONTROLt },
    { "L3_PARSER_CONTROL", L3_PARSER_CONTROLt },
    { "L3_PROTECTION_ENABLE", L3_PROTECTION_ENABLEt },
    { "L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION", L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTIONt },
    { "L3_SRC_IPV4_UC_ROUTE", L3_SRC_IPV4_UC_ROUTEt },
    { "L3_SRC_IPV4_UC_ROUTE_OVERRIDE", L3_SRC_IPV4_UC_ROUTE_OVERRIDEt },
    { "L3_SRC_IPV4_UC_ROUTE_VRF", L3_SRC_IPV4_UC_ROUTE_VRFt },
    { "L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION", L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTIONt },
    { "L3_SRC_IPV6_UC_ROUTE", L3_SRC_IPV6_UC_ROUTEt },
    { "L3_SRC_IPV6_UC_ROUTE_OVERRIDE", L3_SRC_IPV6_UC_ROUTE_OVERRIDEt },
    { "L3_SRC_IPV6_UC_ROUTE_VRF", L3_SRC_IPV6_UC_ROUTE_VRFt },
    { "L3_UC_CONTROL", L3_UC_CONTROLt },
    { "L3_UC_MTU", L3_UC_MTUt },
    { "L3_UC_NHOP", L3_UC_NHOPt },
    { "L3_UC_NHOP_CTR_EGR_EFLEX_ACTION", L3_UC_NHOP_CTR_EGR_EFLEX_ACTIONt },
    { "L3_UC_TNL_MTU", L3_UC_TNL_MTUt },
    { "LB_HASH_ALGORITHM", LB_HASH_ALGORITHMt },
    { "LB_HASH_BINS_ASSIGNMENT", LB_HASH_BINS_ASSIGNMENTt },
    { "LB_HASH_CONTROL", LB_HASH_CONTROLt },
    { "LB_HASH_DEVICE_INFO", LB_HASH_DEVICE_INFOt },
    { "LB_HASH_FLEX_FIELDS_SELECTION", LB_HASH_FLEX_FIELDS_SELECTIONt },
    { "LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION", LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTIONt },
    { "LB_HASH_FLOW_ECMP_OUTPUT_SELECTION", LB_HASH_FLOW_ECMP_OUTPUT_SELECTIONt },
    { "LB_HASH_FLOW_ID_SELECTION", LB_HASH_FLOW_ID_SELECTIONt },
    { "LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION", LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTIONt },
    { "LB_HASH_FLOW_SYMMETRY", LB_HASH_FLOW_SYMMETRYt },
    { "LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION", LB_HASH_FLOW_TRUNK_OUTPUT_SELECTIONt },
    { "LB_HASH_GTP_L4_PORT_MATCH", LB_HASH_GTP_L4_PORT_MATCHt },
    { "LB_HASH_IPV4_FIELDS_SELECTION", LB_HASH_IPV4_FIELDS_SELECTIONt },
    { "LB_HASH_IPV4_TCP_UDP_FIELDS_SELECTION", LB_HASH_IPV4_TCP_UDP_FIELDS_SELECTIONt },
    { "LB_HASH_IPV4_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION", LB_HASH_IPV4_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTIONt },
    { "LB_HASH_IPV6_COLLAPSE_SELECTION", LB_HASH_IPV6_COLLAPSE_SELECTIONt },
    { "LB_HASH_IPV6_FIELDS_SELECTION", LB_HASH_IPV6_FIELDS_SELECTIONt },
    { "LB_HASH_IPV6_TCP_UDP_FIELDS_SELECTION", LB_HASH_IPV6_TCP_UDP_FIELDS_SELECTIONt },
    { "LB_HASH_IPV6_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION", LB_HASH_IPV6_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTIONt },
    { "LB_HASH_L2_FIELDS_SELECTION", LB_HASH_L2_FIELDS_SELECTIONt },
    { "LB_HASH_L3MPLS_PAYLOAD_FIELDS_SELECTION", LB_HASH_L3MPLS_PAYLOAD_FIELDS_SELECTIONt },
    { "LB_HASH_PKT_HDR_SELECTION", LB_HASH_PKT_HDR_SELECTIONt },
    { "LB_HASH_PORT_DLB_ECMP_OUTPUT_SELECTION", LB_HASH_PORT_DLB_ECMP_OUTPUT_SELECTIONt },
    { "LB_HASH_PORT_ENTROPY_LABEL_OUTPUT_SELECTION", LB_HASH_PORT_ENTROPY_LABEL_OUTPUT_SELECTIONt },
    { "LB_HASH_PORT_L3_ECMP_OUTPUT_SELECTION", LB_HASH_PORT_L3_ECMP_OUTPUT_SELECTIONt },
    { "LB_HASH_PORT_MPLS_ECMP_OUTPUT_SELECTION", LB_HASH_PORT_MPLS_ECMP_OUTPUT_SELECTIONt },
    { "LB_HASH_PORT_PLFS_OUTPUT_SELECTION", LB_HASH_PORT_PLFS_OUTPUT_SELECTIONt },
    { "LB_HASH_PORT_RH_ECMP_OUTPUT_SELECTION", LB_HASH_PORT_RH_ECMP_OUTPUT_SELECTIONt },
    { "LB_HASH_PORT_TRUNK_OUTPUT_SELECTION", LB_HASH_PORT_TRUNK_OUTPUT_SELECTIONt },
    { "LB_HASH_SEED_CONTROL", LB_HASH_SEED_CONTROLt },
    { "LB_HASH_TNL_MPLS_TRANSIT_FIELDS_SELECTION", LB_HASH_TNL_MPLS_TRANSIT_FIELDS_SELECTIONt },
    { "LB_HASH_TUNNEL_FIELDS_SELECTION", LB_HASH_TUNNEL_FIELDS_SELECTIONt },
    { "LB_HASH_VERSATILE_CONTROL", LB_HASH_VERSATILE_CONTROLt },
    { "LB_HASH_VXLAN_L2_PAYLOAD_FIELDS_SELECTION", LB_HASH_VXLAN_L2_PAYLOAD_FIELDS_SELECTIONt },
    { "LB_HASH_VXLAN_L3_PAYLOAD_FIELDS_SELECTION", LB_HASH_VXLAN_L3_PAYLOAD_FIELDS_SELECTIONt },
    { "LM_CONTROL", LM_CONTROLt },
    { "LM_LINK_STATE", LM_LINK_STATEt },
    { "LM_PORT_CONTROL", LM_PORT_CONTROLt },
    { "METER_FP_CONFIG", METER_FP_CONFIGt },
    { "METER_FP_CONTROL", METER_FP_CONTROLt },
    { "METER_ING_FP_DEVICE_INFO", METER_ING_FP_DEVICE_INFOt },
    { "METER_ING_FP_GRANULARITY_INFO", METER_ING_FP_GRANULARITY_INFOt },
    { "METER_ING_FP_TEMPLATE", METER_ING_FP_TEMPLATEt },
    { "MIRROR_CONTROL", MIRROR_CONTROLt },
    { "MIRROR_DST_IPV4", MIRROR_DST_IPV4t },
    { "MIRROR_DST_IPV6", MIRROR_DST_IPV6t },
    { "MIRROR_EGR_INSTANCE", MIRROR_EGR_INSTANCEt },
    { "MIRROR_EGR_MEMBER", MIRROR_EGR_MEMBERt },
    { "MIRROR_EGR_ZERO_PAYLOAD", MIRROR_EGR_ZERO_PAYLOADt },
    { "MIRROR_EGR_ZERO_PAYLOAD_PROFILE", MIRROR_EGR_ZERO_PAYLOAD_PROFILEt },
    { "MIRROR_ENCAP_ERSPAN", MIRROR_ENCAP_ERSPANt },
    { "MIRROR_ENCAP_ERSPAN_IPV6", MIRROR_ENCAP_ERSPAN_IPV6t },
    { "MIRROR_ENCAP_MIRROR_ON_DROP", MIRROR_ENCAP_MIRROR_ON_DROPt },
    { "MIRROR_ENCAP_MIRROR_ON_DROP_IPV6", MIRROR_ENCAP_MIRROR_ON_DROP_IPV6t },
    { "MIRROR_ENCAP_PSAMP", MIRROR_ENCAP_PSAMPt },
    { "MIRROR_ENCAP_PSAMP_IPV6", MIRROR_ENCAP_PSAMP_IPV6t },
    { "MIRROR_ENCAP_PSAMP_METADATA", MIRROR_ENCAP_PSAMP_METADATAt },
    { "MIRROR_ENCAP_PSAMP_METADATA_IPV6", MIRROR_ENCAP_PSAMP_METADATA_IPV6t },
    { "MIRROR_ENCAP_RSPAN", MIRROR_ENCAP_RSPANt },
    { "MIRROR_ENCAP_SFLOW", MIRROR_ENCAP_SFLOWt },
    { "MIRROR_ENCAP_SFLOW_IPV6", MIRROR_ENCAP_SFLOW_IPV6t },
    { "MIRROR_ENCAP_SFLOW_SEQ", MIRROR_ENCAP_SFLOW_SEQt },
    { "MIRROR_ENCAP_SFLOW_SEQ_IPV6", MIRROR_ENCAP_SFLOW_SEQ_IPV6t },
    { "MIRROR_ING_EVENT_CONTAINER", MIRROR_ING_EVENT_CONTAINERt },
    { "MIRROR_ING_EVENT_GROUP", MIRROR_ING_EVENT_GROUPt },
    { "MIRROR_ING_EVENT_PROFILE", MIRROR_ING_EVENT_PROFILEt },
    { "MIRROR_ING_FLEX_SFLOW", MIRROR_ING_FLEX_SFLOWt },
    { "MIRROR_ING_INSTANCE", MIRROR_ING_INSTANCEt },
    { "MIRROR_ING_MEMBER", MIRROR_ING_MEMBERt },
    { "MIRROR_PORT_ENCAP_SFLOW", MIRROR_PORT_ENCAP_SFLOWt },
    { "MON_EGR_LDH_PORT", MON_EGR_LDH_PORTt },
    { "MON_ETRAP_CANDIDATE_FILTER", MON_ETRAP_CANDIDATE_FILTERt },
    { "MON_ETRAP_COLOR_ASSIGNMENT", MON_ETRAP_COLOR_ASSIGNMENTt },
    { "MON_ETRAP_CONTROL", MON_ETRAP_CONTROLt },
    { "MON_ETRAP_FLOW", MON_ETRAP_FLOWt },
    { "MON_ETRAP_INT_PRI_REMAP", MON_ETRAP_INT_PRI_REMAPt },
    { "MON_ETRAP_QUEUE_ASSIGNMENT", MON_ETRAP_QUEUE_ASSIGNMENTt },
    { "MON_ETRAP_THRESHOLD", MON_ETRAP_THRESHOLDt },
    { "MON_FLOWCOUNT_CONTROL", MON_FLOWCOUNT_CONTROLt },
    { "MON_INBAND_TELEMETRY_ACTION_PROFILE", MON_INBAND_TELEMETRY_ACTION_PROFILEt },
    { "MON_INBAND_TELEMETRY_DATAPLANE_CONTROL", MON_INBAND_TELEMETRY_DATAPLANE_CONTROLt },
    { "MON_INBAND_TELEMETRY_DATAPLANE_PARSE", MON_INBAND_TELEMETRY_DATAPLANE_PARSEt },
    { "MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH", MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCHt },
    { "MON_INBAND_TELEMETRY_IFA_PARSE", MON_INBAND_TELEMETRY_IFA_PARSEt },
    { "MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH", MON_INBAND_TELEMETRY_IFA_VECTOR_MATCHt },
    { "MON_INBAND_TELEMETRY_IOAM_PARSE", MON_INBAND_TELEMETRY_IOAM_PARSEt },
    { "MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH", MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCHt },
    { "MON_INBAND_TELEMETRY_METADATA_CHUNK_INFO", MON_INBAND_TELEMETRY_METADATA_CHUNK_INFOt },
    { "MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_NARROW_PROFILE", MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_NARROW_PROFILEt },
    { "MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_WIDE_PROFILE", MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_WIDE_PROFILEt },
    { "MON_INBAND_TELEMETRY_METADATA_FIELD_CONTROL", MON_INBAND_TELEMETRY_METADATA_FIELD_CONTROLt },
    { "MON_INBAND_TELEMETRY_METADATA_FIELD_INFO", MON_INBAND_TELEMETRY_METADATA_FIELD_INFOt },
    { "MON_INBAND_TELEMETRY_METADATA_PROFILE", MON_INBAND_TELEMETRY_METADATA_PROFILEt },
    { "MON_INBAND_TELEMETRY_METADATA_SELECT_NARROW_PROFILE", MON_INBAND_TELEMETRY_METADATA_SELECT_NARROW_PROFILEt },
    { "MON_INBAND_TELEMETRY_METADATA_SELECT_WIDE_PROFILE", MON_INBAND_TELEMETRY_METADATA_SELECT_WIDE_PROFILEt },
    { "MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER", MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINERt },
    { "MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE", MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILEt },
    { "MON_INBAND_TELEMETRY_TM_STATS_CONTROL", MON_INBAND_TELEMETRY_TM_STATS_CONTROLt },
    { "MON_INBAND_TELEMETRY_VECTOR_MATCH_CONTROL", MON_INBAND_TELEMETRY_VECTOR_MATCH_CONTROLt },
    { "MON_ING_LDH_PORT", MON_ING_LDH_PORTt },
    { "MON_LDH_CONTROL", MON_LDH_CONTROLt },
    { "PC_AUTONEG_PROFILE", PC_AUTONEG_PROFILEt },
    { "PC_FDR_CONTROL", PC_FDR_CONTROLt },
    { "PC_FDR_STATS", PC_FDR_STATSt },
    { "PC_MAC_CONTROL", PC_MAC_CONTROLt },
    { "PC_PFC", PC_PFCt },
    { "PC_PHYS_PORT", PC_PHYS_PORTt },
    { "PC_PHY_CONTROL", PC_PHY_CONTROLt },
    { "PC_PHY_PRBS_CONTROL", PC_PHY_PRBS_CONTROLt },
    { "PC_PHY_PRBS_STATUS", PC_PHY_PRBS_STATUSt },
    { "PC_PHY_STATUS", PC_PHY_STATUSt },
    { "PC_PMD_FIRMWARE", PC_PMD_FIRMWAREt },
    { "PC_PMD_FIRMWARE_STATUS", PC_PMD_FIRMWARE_STATUSt },
    { "PC_PM_CORE", PC_PM_COREt },
    { "PC_PM_PROP", PC_PM_PROPt },
    { "PC_PORT", PC_PORTt },
    { "PC_PORT_ABILITIES", PC_PORT_ABILITIESt },
    { "PC_PORT_DIAG_CONTROL", PC_PORT_DIAG_CONTROLt },
    { "PC_PORT_DIAG_STATS", PC_PORT_DIAG_STATSt },
    { "PC_PORT_INFO", PC_PORT_INFOt },
    { "PC_PORT_MONITOR", PC_PORT_MONITORt },
    { "PC_PORT_PHYS_MAP", PC_PORT_PHYS_MAPt },
    { "PC_PORT_STATUS", PC_PORT_STATUSt },
    { "PC_PORT_TIMESYNC", PC_PORT_TIMESYNCt },
    { "PC_SERDES_CONFIG", PC_SERDES_CONFIGt },
    { "PC_TX_TAPS", PC_TX_TAPSt },
    { "PC_TX_TAPS_STATUS", PC_TX_TAPS_STATUSt },
    { "PHB_CONTROL", PHB_CONTROLt },
    { "PHB_EGR_IP_INT_PRI_TO_DSCP", PHB_EGR_IP_INT_PRI_TO_DSCPt },
    { "PHB_EGR_L2_INT_PRI_TO_OTAG", PHB_EGR_L2_INT_PRI_TO_OTAGt },
    { "PHB_EGR_MPLS_EXP_TO_L2_OTAG", PHB_EGR_MPLS_EXP_TO_L2_OTAGt },
    { "PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG", PHB_EGR_MPLS_INT_PRI_TO_L2_OTAGt },
    { "PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP", PHB_EGR_MPLS_INT_PRI_TO_LSP_EXPt },
    { "PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP", PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXPt },
    { "PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP", PHB_EGR_MPLS_INT_PRI_TO_VPN_EXPt },
    { "PHB_EGR_PORT_INT_PRI_TO_L2_OTAG", PHB_EGR_PORT_INT_PRI_TO_L2_OTAGt },
    { "PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG", PHB_EGR_VLAN_INT_PRI_TO_L2_OTAGt },
    { "PHB_ING_IP_DSCP_TO_INT_PRI_REMAP", PHB_ING_IP_DSCP_TO_INT_PRI_REMAPt },
    { "PHB_ING_L2_OTAG_REMAP", PHB_ING_L2_OTAG_REMAPt },
    { "PHB_ING_L2_TAGGED_TO_INT_PRI", PHB_ING_L2_TAGGED_TO_INT_PRIt },
    { "PHB_ING_L2_UNTAGGED_TO_INT_PRI", PHB_ING_L2_UNTAGGED_TO_INT_PRIt },
    { "PHB_ING_MPLS_EXP_TO_INT_PRI", PHB_ING_MPLS_EXP_TO_INT_PRIt },
    { "PORT", PORTt },
    { "PORT_BRIDGE", PORT_BRIDGEt },
    { "PORT_CONFIG", PORT_CONFIGt },
    { "PORT_CONTROL", PORT_CONTROLt },
    { "PORT_COS_Q_MAP", PORT_COS_Q_MAPt },
    { "PORT_ECN", PORT_ECNt },
    { "PORT_EGR_MIRROR", PORT_EGR_MIRRORt },
    { "PORT_EGR_TS_PTP", PORT_EGR_TS_PTPt },
    { "PORT_EGR_VISIBILITY", PORT_EGR_VISIBILITYt },
    { "PORT_FLOOD_BLOCK", PORT_FLOOD_BLOCKt },
    { "PORT_FP", PORT_FPt },
    { "PORT_ING_MIRROR", PORT_ING_MIRRORt },
    { "PORT_ING_TS_PTP", PORT_ING_TS_PTPt },
    { "PORT_ING_VISIBILITY", PORT_ING_VISIBILITYt },
    { "PORT_LB", PORT_LBt },
    { "PORT_LEARN", PORT_LEARNt },
    { "PORT_MEMBERSHIP_POLICY", PORT_MEMBERSHIP_POLICYt },
    { "PORT_MIRROR", PORT_MIRRORt },
    { "PORT_PHB", PORT_PHBt },
    { "PORT_PKT_CONTROL", PORT_PKT_CONTROLt },
    { "PORT_POLICY", PORT_POLICYt },
    { "PORT_PVLAN", PORT_PVLANt },
    { "PORT_SYSTEM", PORT_SYSTEMt },
    { "PORT_SYSTEM_BRIDGE_PROFILE", PORT_SYSTEM_BRIDGE_PROFILEt },
    { "PORT_SYSTEM_FP_PROFILE", PORT_SYSTEM_FP_PROFILEt },
    { "PORT_SYSTEM_ING_MIRROR_PROFILE", PORT_SYSTEM_ING_MIRROR_PROFILEt },
    { "PORT_SYSTEM_LEARN_PROFILE", PORT_SYSTEM_LEARN_PROFILEt },
    { "PORT_SYSTEM_MEMBERSHIP_POLICY_PROFILE", PORT_SYSTEM_MEMBERSHIP_POLICY_PROFILEt },
    { "PORT_SYSTEM_PHB_PROFILE", PORT_SYSTEM_PHB_PROFILEt },
    { "PORT_SYSTEM_POLICY_PROFILE", PORT_SYSTEM_POLICY_PROFILEt },
    { "PORT_SYSTEM_PROFILE", PORT_SYSTEM_PROFILEt },
    { "PORT_SYSTEM_PVLAN_PROFILE", PORT_SYSTEM_PVLAN_PROFILEt },
    { "PORT_SYSTEM_TM_MIRROR_ON_DROP_PROFILE", PORT_SYSTEM_TM_MIRROR_ON_DROP_PROFILEt },
    { "PORT_TM_MIRROR_ON_DROP", PORT_TM_MIRROR_ON_DROPt },
    { "SER_CONFIG", SER_CONFIGt },
    { "SER_CONTROL", SER_CONTROLt },
    { "SER_INJECTION", SER_INJECTIONt },
    { "SER_INJECTION_STATUS", SER_INJECTION_STATUSt },
    { "SER_LOG", SER_LOGt },
    { "SER_LOG_STATUS", SER_LOG_STATUSt },
    { "SER_NOTIFICATION", SER_NOTIFICATIONt },
    { "SER_PT_CONTROL", SER_PT_CONTROLt },
    { "SER_PT_STATUS", SER_PT_STATUSt },
    { "SER_STATS", SER_STATSt },
    { "TABLE_CONTROL", TABLE_CONTROLt },
    { "TABLE_EM_CONTROL", TABLE_EM_CONTROLt },
    { "TABLE_EM_INFO", TABLE_EM_INFOt },
    { "TABLE_FIELD_INFO", TABLE_FIELD_INFOt },
    { "TABLE_FIELD_SELECT", TABLE_FIELD_SELECTt },
    { "TABLE_INFO", TABLE_INFOt },
    { "TABLE_OP_DOP_CONTROL", TABLE_OP_DOP_CONTROLt },
    { "TABLE_OP_DOP_INFO", TABLE_OP_DOP_INFOt },
    { "TABLE_OP_PT_INFO", TABLE_OP_PT_INFOt },
    { "TABLE_RESOURCE_INFO", TABLE_RESOURCE_INFOt },
    { "TABLE_STATS", TABLE_STATSt },
    { "TM_BST_CONTROL", TM_BST_CONTROLt },
    { "TM_BST_DEVICE_THD", TM_BST_DEVICE_THDt },
    { "TM_BST_EVENT_SOURCE_EGR", TM_BST_EVENT_SOURCE_EGRt },
    { "TM_BST_EVENT_SOURCE_ING", TM_BST_EVENT_SOURCE_INGt },
    { "TM_BST_EVENT_SOURCE_REPL_Q", TM_BST_EVENT_SOURCE_REPL_Qt },
    { "TM_BST_EVENT_STATE", TM_BST_EVENT_STATEt },
    { "TM_BST_EVENT_STATE_CONTROL", TM_BST_EVENT_STATE_CONTROLt },
    { "TM_BST_REPL_Q_PRI_QUEUE_THD", TM_BST_REPL_Q_PRI_QUEUE_THDt },
    { "TM_BST_REPL_Q_SERVICE_POOL_THD", TM_BST_REPL_Q_SERVICE_POOL_THDt },
    { "TM_BST_SERVICE_POOL_THD", TM_BST_SERVICE_POOL_THDt },
    { "TM_COS_Q_CPU_MAP", TM_COS_Q_CPU_MAPt },
    { "TM_CUT_THROUGH_PORT", TM_CUT_THROUGH_PORTt },
    { "TM_CUT_THROUGH_PORT_INFO", TM_CUT_THROUGH_PORT_INFOt },
    { "TM_DEVICE_INFO", TM_DEVICE_INFOt },
    { "TM_EBST_CONTROL", TM_EBST_CONTROLt },
    { "TM_EBST_DATA", TM_EBST_DATAt },
    { "TM_EBST_MC_Q", TM_EBST_MC_Qt },
    { "TM_EBST_PORT", TM_EBST_PORTt },
    { "TM_EBST_PORT_SERVICE_POOL", TM_EBST_PORT_SERVICE_POOLt },
    { "TM_EBST_PROFILE", TM_EBST_PROFILEt },
    { "TM_EBST_SERVICE_POOL", TM_EBST_SERVICE_POOLt },
    { "TM_EBST_STATUS", TM_EBST_STATUSt },
    { "TM_EBST_UC_Q", TM_EBST_UC_Qt },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE", TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILEt },
    { "TM_EGR_BST_THD_Q_PROFILE", TM_EGR_BST_THD_Q_PROFILEt },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE", TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILEt },
    { "TM_EGR_SERVICE_POOL_DYNAMIC", TM_EGR_SERVICE_POOL_DYNAMICt },
    { "TM_EGR_THD_MC_PORT_SERVICE_POOL", TM_EGR_THD_MC_PORT_SERVICE_POOLt },
    { "TM_EGR_THD_SERVICE_POOL", TM_EGR_THD_SERVICE_POOLt },
    { "TM_EGR_THD_UC_PORT_SERVICE_POOL", TM_EGR_THD_UC_PORT_SERVICE_POOLt },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE", TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILEt },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE", TM_ING_BST_THD_PRI_GRP_PROFILEt },
    { "TM_ING_NONUC_ING_PRI_MAP", TM_ING_NONUC_ING_PRI_MAPt },
    { "TM_ING_PORT", TM_ING_PORTt },
    { "TM_ING_PORT_PRI_GRP", TM_ING_PORT_PRI_GRPt },
    { "TM_ING_THD_HEADROOM_POOL", TM_ING_THD_HEADROOM_POOLt },
    { "TM_ING_THD_PORT_PRI_GRP", TM_ING_THD_PORT_PRI_GRPt },
    { "TM_ING_THD_PORT_SERVICE_POOL", TM_ING_THD_PORT_SERVICE_POOLt },
    { "TM_ING_THD_SERVICE_POOL", TM_ING_THD_SERVICE_POOLt },
    { "TM_ING_UC_ING_PRI_MAP", TM_ING_UC_ING_PRI_MAPt },
    { "TM_MC_GROUP", TM_MC_GROUPt },
    { "TM_MC_PORT_AGG_LIST", TM_MC_PORT_AGG_LISTt },
    { "TM_MC_PORT_AGG_MAP", TM_MC_PORT_AGG_MAPt },
    { "TM_MIRROR_ON_DROP_CONTROL", TM_MIRROR_ON_DROP_CONTROLt },
    { "TM_MIRROR_ON_DROP_DESTINATION", TM_MIRROR_ON_DROP_DESTINATIONt },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE", TM_MIRROR_ON_DROP_ENCAP_PROFILEt },
    { "TM_MIRROR_ON_DROP_PROFILE", TM_MIRROR_ON_DROP_PROFILEt },
    { "TM_OBM_PC_PM_MAX_USAGE_MODE", TM_OBM_PC_PM_MAX_USAGE_MODEt },
    { "TM_OBM_PC_PM_PKT_PARSE", TM_OBM_PC_PM_PKT_PARSEt },
    { "TM_OBM_PORT_FLOW_CTRL", TM_OBM_PORT_FLOW_CTRLt },
    { "TM_OBM_PORT_PKT_PARSE", TM_OBM_PORT_PKT_PARSEt },
    { "TM_OBM_PORT_PKT_PRI_TC_MAP", TM_OBM_PORT_PKT_PRI_TC_MAPt },
    { "TM_PFC_DEADLOCK_RECOVERY", TM_PFC_DEADLOCK_RECOVERYt },
    { "TM_PFC_DEADLOCK_RECOVERY_CONTROL", TM_PFC_DEADLOCK_RECOVERY_CONTROLt },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE", TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATEt },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE_CONTROL", TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE_CONTROLt },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE", TM_PFC_DEADLOCK_RECOVERY_STATEt },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE_CONTROL", TM_PFC_DEADLOCK_RECOVERY_STATE_CONTROLt },
    { "TM_PFC_DEADLOCK_RECOVERY_STATUS", TM_PFC_DEADLOCK_RECOVERY_STATUSt },
    { "TM_PFC_EGR", TM_PFC_EGRt },
    { "TM_PFC_PRI_PROFILE", TM_PFC_PRI_PROFILEt },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP", TM_PFC_PRI_TO_PRI_GRP_MAPt },
    { "TM_PIPE_MAP_INFO", TM_PIPE_MAP_INFOt },
    { "TM_PM_FLEX_CONFIG", TM_PM_FLEX_CONFIGt },
    { "TM_PORT_MAP_INFO", TM_PORT_MAP_INFOt },
    { "TM_PORT_MC_Q_TO_SERVICE_POOL", TM_PORT_MC_Q_TO_SERVICE_POOLt },
    { "TM_PORT_UC_Q_TO_SERVICE_POOL", TM_PORT_UC_Q_TO_SERVICE_POOLt },
    { "TM_PRI_GRP_POOL_MAP", TM_PRI_GRP_POOL_MAPt },
    { "TM_SCHEDULER_CONFIG", TM_SCHEDULER_CONFIGt },
    { "TM_SCHEDULER_CPU_PORT", TM_SCHEDULER_CPU_PORTt },
    { "TM_SCHEDULER_NODE", TM_SCHEDULER_NODEt },
    { "TM_SCHEDULER_PORT_PROFILE", TM_SCHEDULER_PORT_PROFILEt },
    { "TM_SCHEDULER_PROFILE", TM_SCHEDULER_PROFILEt },
    { "TM_SCHEDULER_PROFILE_Q_INFO", TM_SCHEDULER_PROFILE_Q_INFOt },
    { "TM_SCHEDULER_SHAPER_CPU_NODE", TM_SCHEDULER_SHAPER_CPU_NODEt },
    { "TM_SCHEDULER_SP_PROFILE", TM_SCHEDULER_SP_PROFILEt },
    { "TM_SERVICE_POOL_OVERRIDE", TM_SERVICE_POOL_OVERRIDEt },
    { "TM_SHAPER_CONFIG", TM_SHAPER_CONFIGt },
    { "TM_SHAPER_NODE", TM_SHAPER_NODEt },
    { "TM_SHAPER_PORT", TM_SHAPER_PORTt },
    { "TM_THD_CONFIG", TM_THD_CONFIGt },
    { "TM_THD_DYNAMIC_MARGIN", TM_THD_DYNAMIC_MARGINt },
    { "TM_THD_MC_EGR_SERVICE_POOL", TM_THD_MC_EGR_SERVICE_POOLt },
    { "TM_THD_MC_Q", TM_THD_MC_Qt },
    { "TM_THD_Q_GRP", TM_THD_Q_GRPt },
    { "TM_THD_UC_Q", TM_THD_UC_Qt },
    { "TM_TS_TOD", TM_TS_TODt },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE", TM_WRED_CNG_NOTIFICATION_PROFILEt },
    { "TM_WRED_CONTROL", TM_WRED_CONTROLt },
    { "TM_WRED_DROP_CURVE_SET_PROFILE", TM_WRED_DROP_CURVE_SET_PROFILEt },
    { "TM_WRED_PORT_SERVICE_POOL", TM_WRED_PORT_SERVICE_POOLt },
    { "TM_WRED_SERVICE_POOL", TM_WRED_SERVICE_POOLt },
    { "TM_WRED_TIME_PROFILE", TM_WRED_TIME_PROFILEt },
    { "TM_WRED_UC_Q", TM_WRED_UC_Qt },
    { "TNL_CONTROL", TNL_CONTROLt },
    { "TNL_DECAP_PORT_PROFILE", TNL_DECAP_PORT_PROFILEt },
    { "TNL_ENCAP_FRAGMENT", TNL_ENCAP_FRAGMENTt },
    { "TNL_IPV4_DECAP", TNL_IPV4_DECAPt },
    { "TNL_IPV4_DECAP_EM", TNL_IPV4_DECAP_EMt },
    { "TNL_IPV4_DECAP_EM_KEY_MASK", TNL_IPV4_DECAP_EM_KEY_MASKt },
    { "TNL_IPV4_ENCAP", TNL_IPV4_ENCAPt },
    { "TNL_IPV6_DECAP", TNL_IPV6_DECAPt },
    { "TNL_IPV6_DECAP_EM", TNL_IPV6_DECAP_EMt },
    { "TNL_IPV6_DECAP_EM_KEY_MASK", TNL_IPV6_DECAP_EM_KEY_MASKt },
    { "TNL_IPV6_ENCAP", TNL_IPV6_ENCAPt },
    { "TNL_MPLS_CTR_ING_EFLEX_ACTION", TNL_MPLS_CTR_ING_EFLEX_ACTIONt },
    { "TNL_MPLS_DECAP_1", TNL_MPLS_DECAP_1t },
    { "TNL_MPLS_DECAP_2", TNL_MPLS_DECAP_2t },
    { "TNL_MPLS_DECAP_KEY_MASK", TNL_MPLS_DECAP_KEY_MASKt },
    { "TNL_MPLS_DECAP_TRUNK_1", TNL_MPLS_DECAP_TRUNK_1t },
    { "TNL_MPLS_DECAP_TRUNK_2", TNL_MPLS_DECAP_TRUNK_2t },
    { "TNL_MPLS_DST_MAC", TNL_MPLS_DST_MACt },
    { "TNL_MPLS_ENCAP", TNL_MPLS_ENCAPt },
    { "TNL_MPLS_ENCAP_NHOP", TNL_MPLS_ENCAP_NHOPt },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE", TNL_MPLS_GLOBAL_LABEL_RANGEt },
    { "TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION", TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTIONt },
    { "TNL_MPLS_TRANSIT_NHOP", TNL_MPLS_TRANSIT_NHOPt },
    { "TRUNK_CONTROL", TRUNK_CONTROLt },
    { "TRUNK_CTR_ING_EFLEX_ACTION", TRUNK_CTR_ING_EFLEX_ACTIONt },
    { "TRUNK_FAILOVER", TRUNK_FAILOVERt },
    { "TRUNK_FAST", TRUNK_FASTt },
    { "UDF", UDFt },
    { "UDF_CONFIG", UDF_CONFIGt },
    { "VLAN", VLANt },
    { "VLAN_CONTROL", VLAN_CONTROLt },
    { "VLAN_EGR_TAG_ACTION_PROFILE", VLAN_EGR_TAG_ACTION_PROFILEt },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE", VLAN_ING_EGR_MEMBER_PORTS_PROFILEt },
    { "VLAN_ING_TAG_ACTION_PROFILE", VLAN_ING_TAG_ACTION_PROFILEt },
    { "VLAN_OUTER_TPID", VLAN_OUTER_TPIDt },
    { "VLAN_PROFILE", VLAN_PROFILEt },
    { "VLAN_STG", VLAN_STGt },
};

/* enum MIRROR_IP_ENTRY_NUM_T */
static const shr_enum_map_t bcm56990_a0_lrd_mirror_ip_entry_num_t_enum[BCM56990_A0_LRD_MIRROR_IP_ENTRY_NUM_T_ENUM_COUNT] = {
    { "ENTRY_NUM_1", 0 },
    { "ENTRY_NUM_2", 1 },
    { "ENTRY_NUM_4", 2 },
    { "ENTRY_NUM_8", 3 },
    { "ENTRY_NUM_16", 4 },
    { "ENTRY_NUM_32", 5 },
    { "ENTRY_NUM_64", 6 },
};

/* enum MIRROR_METADATA_T */
static const shr_enum_map_t bcm56990_a0_lrd_mirror_metadata_t_enum[BCM56990_A0_LRD_MIRROR_METADATA_T_ENUM_COUNT] = {
    { "ZEROES", 0 },
    { "ING_TO_EGR_CLASS_ID", 1 },
    { "NHOP_CLASS_ID", 2 },
    { "TABLE_METADATA", 3 },
};

/* enum MIRROR_TRUNCATE_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_mirror_truncate_action_t_enum[BCM56990_A0_LRD_MIRROR_TRUNCATE_ACTION_T_ENUM_COUNT] = {
    { "DO_NOT_TRUNCATE", 0 },
    { "TRUNCATE", 1 },
    { "TRUNCATE_AND_ZERO", 2 },
};

/* enum MMRP_FWD_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_mmrp_fwd_action_t_enum[BCM56990_A0_LRD_MMRP_FWD_ACTION_T_ENUM_COUNT] = {
    { "FORWARD", 0 },
    { "DROP", 1 },
    { "FLOOD", 2 },
};

/* enum MPLS_EXP_MAP_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_mpls_exp_map_action_t_enum[BCM56990_A0_LRD_MPLS_EXP_MAP_ACTION_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "MAP_PRI_CNG", 1 },
    { "FIXED_PRI_MAP_CNG", 2 },
};

/* enum MPLS_EXP_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_mpls_exp_mode_t_enum[BCM56990_A0_LRD_MPLS_EXP_MODE_T_ENUM_COUNT] = {
    { "FIXED", 0 },
    { "MAP", 1 },
    { "USE_INNER_LABEL", 2 },
};

/* enum MPLS_TNL_BOS_ACTIONS_T */
static const shr_enum_map_t bcm56990_a0_lrd_mpls_tnl_bos_actions_t_enum[BCM56990_A0_LRD_MPLS_TNL_BOS_ACTIONS_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "L3_IIF", 2 },
    { "SWAP_NHI", 3 },
    { "L3_NHI", 4 },
    { "L3_ECMP", 5 },
    { "SWAP_ECMP", 6 },
};

/* enum MPLS_TNL_NON_BOS_ACTIONS_T */
static const shr_enum_map_t bcm56990_a0_lrd_mpls_tnl_non_bos_actions_t_enum[BCM56990_A0_LRD_MPLS_TNL_NON_BOS_ACTIONS_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "POP", 1 },
    { "PHP_NHI", 2 },
    { "SWAP_NHI", 3 },
    { "SWAP_ECMP", 4 },
    { "PHP_ECMP", 5 },
};

/* enum OPAQUE_TAG_SIZE_T */
static const shr_enum_map_t bcm56990_a0_lrd_opaque_tag_size_t_enum[BCM56990_A0_LRD_OPAQUE_TAG_SIZE_T_ENUM_COUNT] = {
    { "FOUR_BYTES_OPAQUE_TAG", 1 },
    { "EIGHT_BYTES_OPAQUE_TAG", 2 },
};

/* enum PC_ABILITY_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_pc_ability_type_t_enum[BCM56990_A0_LRD_PC_ABILITY_TYPE_T_ENUM_COUNT] = {
    { "PC_ABILITY_LOCAL", 0 },
    { "PC_ABILITY_ADVERT", 1 },
};

/* enum PC_FDR_SYMBOL_ERROR_WINDOW_SIZE_T */
static const shr_enum_map_t bcm56990_a0_lrd_pc_fdr_symbol_error_window_size_t_enum[BCM56990_A0_LRD_PC_FDR_SYMBOL_ERROR_WINDOW_SIZE_T_ENUM_COUNT] = {
    { "SYMBOL_ERROR_WINDOW_CW_128", 0 },
    { "SYMBOL_ERROR_WINDOW_CW_1K", 1 },
    { "SYMBOL_ERROR_WINDOW_CW_8K", 2 },
    { "SYMBOL_ERROR_WINDOW_CW_64K", 3 },
    { "SYMBOL_ERROR_WINDOW_CW_512K", 4 },
    { "SYMBOL_ERROR_WINDOW_CW_4M", 5 },
    { "SYMBOL_ERROR_WINDOW_CW_32M", 6 },
    { "SYMBOL_ERROR_WINDOW_CW_256M", 7 },
};

/* enum PC_PM_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_pc_pm_mode_t_enum[BCM56990_A0_LRD_PC_PM_MODE_T_ENUM_COUNT] = {
    { "PC_PM_MODE_DEFAULT", 0 },
};

/* enum PC_PM_PLL_VCO_RATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_pc_pm_pll_vco_rate_t_enum[BCM56990_A0_LRD_PC_PM_PLL_VCO_RATE_T_ENUM_COUNT] = {
    { "PC_PM_PLL_VCO_RATE_NONE", 0 },
    { "PC_PM_PLL_VCO_RATE_10P3125G", 1 },
    { "PC_PM_PLL_VCO_RATE_12P5G", 2 },
    { "PC_PM_PLL_VCO_RATE_20P625G", 3 },
    { "PC_PM_PLL_VCO_RATE_25P781G", 4 },
    { "PC_PM_PLL_VCO_RATE_26P562G", 5 },
};

/* enum PFC_DEADLOCK_RECOVERY_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_pfc_deadlock_recovery_action_t_enum[BCM56990_A0_LRD_PFC_DEADLOCK_RECOVERY_ACTION_T_ENUM_COUNT] = {
    { "TRANSMIT", 0 },
    { "DISCARD", 1 },
};

/* enum PHB_EGR_DSCP_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_phb_egr_dscp_action_t_enum[BCM56990_A0_LRD_PHB_EGR_DSCP_ACTION_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "FIXED", 1 },
    { "MAP", 2 },
};

/* enum PHB_EGR_L2_TAG_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_phb_egr_l2_tag_action_t_enum[BCM56990_A0_LRD_PHB_EGR_L2_TAG_ACTION_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "FIXED", 1 },
    { "MAP", 2 },
};

/* enum PHB_EGR_TNL_DSCP_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_phb_egr_tnl_dscp_action_t_enum[BCM56990_A0_LRD_PHB_EGR_TNL_DSCP_ACTION_T_ENUM_COUNT] = {
    { "FIXED", 0 },
    { "PACKET", 1 },
    { "MAP", 2 },
};

/* enum PKT_PRI_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_pkt_pri_type_t_enum[BCM56990_A0_LRD_PKT_PRI_TYPE_T_ENUM_COUNT] = {
    { "PKT_PRI_TYPE_VLAN", 0 },
    { "PKT_PRI_TYPE_DSCP", 1 },
    { "PKT_PRI_TYPE_MPLS", 2 },
    { "PKT_PRI_TYPE_ETAG", 3 },
};

/* enum PORT_CONTEXT_SEL_T */
static const shr_enum_map_t bcm56990_a0_lrd_port_context_sel_t_enum[BCM56990_A0_LRD_PORT_CONTEXT_SEL_T_ENUM_COUNT] = {
    { "USE_INGRESS_PORT", 0 },
    { "USE_EGRESS_PORT", 1 },
};

/* enum PORT_OPERATING_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_port_operating_mode_t_enum[BCM56990_A0_LRD_PORT_OPERATING_MODE_T_ENUM_COUNT] = {
    { "NORMAL", 0 },
    { "L3_IIF", 2 },
    { "VRF", 3 },
    { "VLAN", 4 },
};

/* enum PORT_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_port_type_t_enum[BCM56990_A0_LRD_PORT_TYPE_T_ENUM_COUNT] = {
    { "ETHERNET", 0 },
    { "LOOPBACK", 2 },
};

/* enum PTID_T */
#include <bcmdrd/chip/bcm56990_a0_enum.h> /* PTID_T */
static const shr_enum_map_t bcm56990_a0_lrd_ptid_t_enum[BCM56990_A0_LRD_PTID_T_ENUM_COUNT] = {
    { "ADAPT_RAM_CONTROLr", ADAPT_RAM_CONTROLr },
    { "ADAPT_SER_CONTROLr", ADAPT_SER_CONTROLr },
    { "ALLOWED_PORT_BITMAP_PROFILEm", ALLOWED_PORT_BITMAP_PROFILEm },
    { "ALPM_FLEX_CTR_CONTROLr", ALPM_FLEX_CTR_CONTROLr },
    { "ALT_TTL_FNm", ALT_TTL_FNm },
    { "AM_TABLEm", AM_TABLEm },
    { "AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr", AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr },
    { "AVS_CEN_ROSC_STATUSr", AVS_CEN_ROSC_STATUSr },
    { "AVS_CLEAR_PMB_ERROR_STATUSr", AVS_CLEAR_PMB_ERROR_STATUSr },
    { "AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r", AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r },
    { "AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr", AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr },
    { "AVS_HW_MNTR_ADC_SETTLING_TIMEr", AVS_HW_MNTR_ADC_SETTLING_TIMEr },
    { "AVS_HW_MNTR_AVS_INTR_FLAGSr", AVS_HW_MNTR_AVS_INTR_FLAGSr },
    { "AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr", AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr },
    { "AVS_HW_MNTR_AVS_REGISTERS_LOCKSr", AVS_HW_MNTR_AVS_REGISTERS_LOCKSr },
    { "AVS_HW_MNTR_AVS_SPAREr", AVS_HW_MNTR_AVS_SPAREr },
    { "AVS_HW_MNTR_AVS_SPARE_0r", AVS_HW_MNTR_AVS_SPARE_0r },
    { "AVS_HW_MNTR_AVS_SPARE_1r", AVS_HW_MNTR_AVS_SPARE_1r },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r", AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr", AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr },
    { "AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r", AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r },
    { "AVS_HW_MNTR_INTR_POW_WDOG_ENr", AVS_HW_MNTR_INTR_POW_WDOG_ENr },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_1r", AVS_HW_MNTR_INTR_POW_WDOG_EN_1r },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_2r", AVS_HW_MNTR_INTR_POW_WDOG_EN_2r },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_3r", AVS_HW_MNTR_INTR_POW_WDOG_EN_3r },
    { "AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr", AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr },
    { "AVS_HW_MNTR_LAST_MEASURED_SENSORr", AVS_HW_MNTR_LAST_MEASURED_SENSORr },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r", AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr", AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr", AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr },
    { "AVS_HW_MNTR_ROSC_COUNTING_MODEr", AVS_HW_MNTR_ROSC_COUNTING_MODEr },
    { "AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr", AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr },
    { "AVS_HW_MNTR_SEQUENCER_INITr", AVS_HW_MNTR_SEQUENCER_INITr },
    { "AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r", AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r },
    { "AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr", AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr },
    { "AVS_HW_MNTR_SW_CONTROLSr", AVS_HW_MNTR_SW_CONTROLSr },
    { "AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr", AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr },
    { "AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr", AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr },
    { "AVS_HW_MNTR_TEMPERATURE_THRESHOLDr", AVS_HW_MNTR_TEMPERATURE_THRESHOLDr },
    { "AVS_MISC_CONTROL_0r", AVS_MISC_CONTROL_0r },
    { "AVS_MISC_CONTROL_1r", AVS_MISC_CONTROL_1r },
    { "AVS_MISC_CONTROL_2r", AVS_MISC_CONTROL_2r },
    { "AVS_MISC_CONTROL_3r", AVS_MISC_CONTROL_3r },
    { "AVS_MISC_STATUSr", AVS_MISC_STATUSr },
    { "AVS_MISC_STATUS_0r", AVS_MISC_STATUS_0r },
    { "AVS_MISC_STATUS_1r", AVS_MISC_STATUS_1r },
    { "AVS_PMB_ERROR_STATUSr", AVS_PMB_ERROR_STATUSr },
    { "AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr", AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_PWD_CONTROLr", AVS_PMB_SLAVE_AVS_PWD_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr", AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr", AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr", AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r },
    { "AVS_PMB_TIMEOUTr", AVS_PMB_TIMEOUTr },
    { "AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr", AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr },
    { "AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr", AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODEr", AVS_PVT_MNTR_CONFIG_DAC_CODEr },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr", AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr },
    { "AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr", AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr },
    { "AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr", AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr", AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr", AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr", AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr },
    { "AVS_PVT_PAD_ADC_STATUSr", AVS_PVT_PAD_ADC_STATUSr },
    { "AVS_PVT_PAD_DAC_STATUSr", AVS_PVT_PAD_DAC_STATUSr },
    { "AVS_PVT_REMOTE_0_SENSOR_STATUSr", AVS_PVT_REMOTE_0_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_1_SENSOR_STATUSr", AVS_PVT_REMOTE_1_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_2_SENSOR_STATUSr", AVS_PVT_REMOTE_2_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_3_SENSOR_STATUSr", AVS_PVT_REMOTE_3_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_4_SENSOR_STATUSr", AVS_PVT_REMOTE_4_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_5_SENSOR_STATUSr", AVS_PVT_REMOTE_5_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_6_SENSOR_STATUSr", AVS_PVT_REMOTE_6_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_7_SENSOR_STATUSr", AVS_PVT_REMOTE_7_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_SENSOR_STATUSr", AVS_PVT_REMOTE_SENSOR_STATUSr },
    { "AVS_PVT_VMON_1P8V_STATUSr", AVS_PVT_VMON_1P8V_STATUSr },
    { "AVS_PVT_VMON_1V_0_STATUSr", AVS_PVT_VMON_1V_0_STATUSr },
    { "AVS_PVT_VMON_1V_1_STATUSr", AVS_PVT_VMON_1V_1_STATUSr },
    { "AVS_PVT_VMON_1V_2_STATUSr", AVS_PVT_VMON_1V_2_STATUSr },
    { "AVS_PVT_VMON_1V_3_STATUSr", AVS_PVT_VMON_1V_3_STATUSr },
    { "AVS_PVT_VMON_1V_4_STATUSr", AVS_PVT_VMON_1V_4_STATUSr },
    { "AVS_PVT_VMON_1V_5_STATUSr", AVS_PVT_VMON_1V_5_STATUSr },
    { "AVS_PVT_VMON_1V_STATUSr", AVS_PVT_VMON_1V_STATUSr },
    { "AVS_PVT_VMON_3P3V_STATUSr", AVS_PVT_VMON_3P3V_STATUSr },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r", AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r", AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr", AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr", AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr },
    { "AVS_ROSC_THRESHOLD1_CEN_ROSCr", AVS_ROSC_THRESHOLD1_CEN_ROSCr },
    { "AVS_ROSC_THRESHOLD1_DIRECTIONr", AVS_ROSC_THRESHOLD1_DIRECTIONr },
    { "AVS_ROSC_THRESHOLD2_CEN_ROSCr", AVS_ROSC_THRESHOLD2_CEN_ROSCr },
    { "AVS_ROSC_THRESHOLD2_DIRECTIONr", AVS_ROSC_THRESHOLD2_DIRECTIONr },
    { "AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr", AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr },
    { "AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr", AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr },
    { "AVS_TMON_SPARE_0r", AVS_TMON_SPARE_0r },
    { "AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr", AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr },
    { "AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr", AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr },
    { "AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr", AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr },
    { "AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr", AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr },
    { "AVS_TMON_TEMPERATURE_RESET_THRESHOLDr", AVS_TMON_TEMPERATURE_RESET_THRESHOLDr },
    { "AVS_TMON_TP_TMON_TEST_ENABLEr", AVS_TMON_TP_TMON_TEST_ENABLEr },
    { "AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr", AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr },
    { "AVS_TOP_CTRL_AVS_STATUS_INr", AVS_TOP_CTRL_AVS_STATUS_INr },
    { "AVS_TOP_CTRL_AVS_STATUS_OUTr", AVS_TOP_CTRL_AVS_STATUS_OUTr },
    { "AVS_TOP_CTRL_MEMORY_ASSISTr", AVS_TOP_CTRL_MEMORY_ASSISTr },
    { "AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr", AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr },
    { "AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr", AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr },
    { "AVS_TOP_CTRL_OTP_AVS_INFOr", AVS_TOP_CTRL_OTP_AVS_INFOr },
    { "AVS_TOP_CTRL_OTP_STATUSr", AVS_TOP_CTRL_OTP_STATUSr },
    { "AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr },
    { "AVS_TOP_CTRL_REVIDr", AVS_TOP_CTRL_REVIDr },
    { "AVS_TOP_CTRL_RMON_HZr", AVS_TOP_CTRL_RMON_HZr },
    { "AVS_TOP_CTRL_RMON_RAWR_EXTr", AVS_TOP_CTRL_RMON_RAWR_EXTr },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_HZr", AVS_TOP_CTRL_RMON_RAWR_INT_HZr },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_VTr", AVS_TOP_CTRL_RMON_RAWR_INT_VTr },
    { "AVS_TOP_CTRL_RMON_VTr", AVS_TOP_CTRL_RMON_VTr },
    { "AVS_TOP_CTRL_S2_STANDBY_STATUSr", AVS_TOP_CTRL_S2_STANDBY_STATUSr },
    { "AVS_TOP_CTRL_SPARE_HIGHr", AVS_TOP_CTRL_SPARE_HIGHr },
    { "AVS_TOP_CTRL_SPARE_LOWr", AVS_TOP_CTRL_SPARE_LOWr },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr", AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr", AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr },
    { "AVS_TOP_CTRL_START_AVS_CPUr", AVS_TOP_CTRL_START_AVS_CPUr },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr", AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr", AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr },
    { "AVS_TOP_CTRL_VTRAP_STATUSr", AVS_TOP_CTRL_VTRAP_STATUSr },
    { "AVS_TOP_CTRL_VTRAP_STATUS_CLEARr", AVS_TOP_CTRL_VTRAP_STATUS_CLEARr },
    { "BCAST_BLOCK_MASKm", BCAST_BLOCK_MASKm },
    { "BFD_RX_ACH_TYPE_CONTROL0r", BFD_RX_ACH_TYPE_CONTROL0r },
    { "BFD_RX_ACH_TYPE_CONTROL1r", BFD_RX_ACH_TYPE_CONTROL1r },
    { "BFD_RX_ACH_TYPE_MPLSTP1_32r", BFD_RX_ACH_TYPE_MPLSTP1_32r },
    { "BFD_RX_ACH_TYPE_MPLSTPr", BFD_RX_ACH_TYPE_MPLSTPr },
    { "BFD_RX_UDP_CONTROLr", BFD_RX_UDP_CONTROLr },
    { "BFD_RX_UDP_CONTROL_1r", BFD_RX_UDP_CONTROL_1r },
    { "CDMAC_CLOCK_CTRLr", CDMAC_CLOCK_CTRLr },
    { "CDMAC_CTRLr", CDMAC_CTRLr },
    { "CDMAC_ECC_CTRLr", CDMAC_ECC_CTRLr },
    { "CDMAC_ECC_STATUSr", CDMAC_ECC_STATUSr },
    { "CDMAC_FIFO_STATUSr", CDMAC_FIFO_STATUSr },
    { "CDMAC_INTR_ENABLEr", CDMAC_INTR_ENABLEr },
    { "CDMAC_INTR_STATUSr", CDMAC_INTR_STATUSr },
    { "CDMAC_LAG_FAILOVER_STATUSr", CDMAC_LAG_FAILOVER_STATUSr },
    { "CDMAC_LINK_INTR_CTRLr", CDMAC_LINK_INTR_CTRLr },
    { "CDMAC_LINK_INTR_STATUSr", CDMAC_LINK_INTR_STATUSr },
    { "CDMAC_MEM_CTRLr", CDMAC_MEM_CTRLr },
    { "CDMAC_MIB_COUNTER_CTRLr", CDMAC_MIB_COUNTER_CTRLr },
    { "CDMAC_MIB_COUNTER_MODEr", CDMAC_MIB_COUNTER_MODEr },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r },
    { "CDMAC_MODEr", CDMAC_MODEr },
    { "CDMAC_PAUSE_CTRLr", CDMAC_PAUSE_CTRLr },
    { "CDMAC_PFC_CTRLr", CDMAC_PFC_CTRLr },
    { "CDMAC_PFC_DAr", CDMAC_PFC_DAr },
    { "CDMAC_PFC_OPCODEr", CDMAC_PFC_OPCODEr },
    { "CDMAC_PFC_TYPEr", CDMAC_PFC_TYPEr },
    { "CDMAC_RSV_MASKr", CDMAC_RSV_MASKr },
    { "CDMAC_RX_CTRLr", CDMAC_RX_CTRLr },
    { "CDMAC_RX_LSS_CTRLr", CDMAC_RX_LSS_CTRLr },
    { "CDMAC_RX_LSS_STATUSr", CDMAC_RX_LSS_STATUSr },
    { "CDMAC_RX_MAC_SAr", CDMAC_RX_MAC_SAr },
    { "CDMAC_RX_MAX_SIZEr", CDMAC_RX_MAX_SIZEr },
    { "CDMAC_RX_VLAN_TAGr", CDMAC_RX_VLAN_TAGr },
    { "CDMAC_SPAREr", CDMAC_SPAREr },
    { "CDMAC_TXFIFO_STATUSr", CDMAC_TXFIFO_STATUSr },
    { "CDMAC_TX_CTRLr", CDMAC_TX_CTRLr },
    { "CDMAC_TX_MAC_SAr", CDMAC_TX_MAC_SAr },
    { "CDMAC_VERSION_IDr", CDMAC_VERSION_IDr },
    { "CDMIB_MEMm", CDMIB_MEMm },
    { "CDPORT_FAULT_LINK_STATUSr", CDPORT_FAULT_LINK_STATUSr },
    { "CDPORT_FLOW_CONTROL_CONFIGr", CDPORT_FLOW_CONTROL_CONFIGr },
    { "CDPORT_GENERAL_SPARE0_REGr", CDPORT_GENERAL_SPARE0_REGr },
    { "CDPORT_GENERAL_SPARE1_REGr", CDPORT_GENERAL_SPARE1_REGr },
    { "CDPORT_GENERAL_SPARE2_REGr", CDPORT_GENERAL_SPARE2_REGr },
    { "CDPORT_GENERAL_SPARE3_REGr", CDPORT_GENERAL_SPARE3_REGr },
    { "CDPORT_INTR_MASKr", CDPORT_INTR_MASKr },
    { "CDPORT_INTR_STATUSr", CDPORT_INTR_STATUSr },
    { "CDPORT_LAG_FAILOVER_CONFIGr", CDPORT_LAG_FAILOVER_CONFIGr },
    { "CDPORT_LED_CONTROLr", CDPORT_LED_CONTROLr },
    { "CDPORT_MAC_CONTROLr", CDPORT_MAC_CONTROLr },
    { "CDPORT_MODE_REGr", CDPORT_MODE_REGr },
    { "CDPORT_PM_VERSION_IDr", CDPORT_PM_VERSION_IDr },
    { "CDPORT_PORT_INTR_ENABLEr", CDPORT_PORT_INTR_ENABLEr },
    { "CDPORT_PORT_INTR_STATUSr", CDPORT_PORT_INTR_STATUSr },
    { "CDPORT_PORT_STATUSr", CDPORT_PORT_STATUSr },
    { "CDPORT_SBUS_CONTROLr", CDPORT_SBUS_CONTROLr },
    { "CDPORT_SPARE0_REGr", CDPORT_SPARE0_REGr },
    { "CDPORT_SPARE1_REGr", CDPORT_SPARE1_REGr },
    { "CDPORT_SPARE2_REGr", CDPORT_SPARE2_REGr },
    { "CDPORT_SPARE3_REGr", CDPORT_SPARE3_REGr },
    { "CDPORT_SW_FLOW_CONTROLr", CDPORT_SW_FLOW_CONTROLr },
    { "CDPORT_TSC_CLOCK_CONTROLr", CDPORT_TSC_CLOCK_CONTROLr },
    { "CDPORT_TSC_MEM_CTRLr", CDPORT_TSC_MEM_CTRLr },
    { "CDPORT_TSC_PLL_LOCK_STATUSr", CDPORT_TSC_PLL_LOCK_STATUSr },
    { "CDPORT_TSC_UCMEM_DATAm", CDPORT_TSC_UCMEM_DATAm },
    { "CDPORT_XGXS0_CTRL_REGr", CDPORT_XGXS0_CTRL_REGr },
    { "CDPORT_XGXS0_LN0_STATUS_REGr", CDPORT_XGXS0_LN0_STATUS_REGr },
    { "CDPORT_XGXS0_LN1_STATUS_REGr", CDPORT_XGXS0_LN1_STATUS_REGr },
    { "CDPORT_XGXS0_LN2_STATUS_REGr", CDPORT_XGXS0_LN2_STATUS_REGr },
    { "CDPORT_XGXS0_LN3_STATUS_REGr", CDPORT_XGXS0_LN3_STATUS_REGr },
    { "CDPORT_XGXS0_STATUS_REGr", CDPORT_XGXS0_STATUS_REGr },
    { "CENTRAL_CTR_EVICTION_CONTROLr", CENTRAL_CTR_EVICTION_CONTROLr },
    { "CENTRAL_CTR_EVICTION_COUNTER_FLAGr", CENTRAL_CTR_EVICTION_COUNTER_FLAGr },
    { "CENTRAL_CTR_EVICTION_FIFOm", CENTRAL_CTR_EVICTION_FIFOm },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr", CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr", CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr },
    { "CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr", CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr },
    { "CENTRAL_CTR_EVICTION_FIFO_STATUSr", CENTRAL_CTR_EVICTION_FIFO_STATUSr },
    { "CENTRAL_CTR_EVICTION_INTR_ENABLEr", CENTRAL_CTR_EVICTION_INTR_ENABLEr },
    { "CENTRAL_CTR_EVICTION_INTR_STATUSr", CENTRAL_CTR_EVICTION_INTR_STATUSr },
    { "COS_MAP_SELm", COS_MAP_SELm },
    { "CPU_CONTROL_0r", CPU_CONTROL_0r },
    { "CPU_CONTROL_1r", CPU_CONTROL_1r },
    { "CPU_CONTROL_Mr", CPU_CONTROL_Mr },
    { "CPU_COS_MAPm", CPU_COS_MAPm },
    { "CPU_COS_MAP_CAM_BIST_CONFIG_1_64r", CPU_COS_MAP_CAM_BIST_CONFIG_1_64r },
    { "CPU_COS_MAP_CAM_BIST_CONFIG_64r", CPU_COS_MAP_CAM_BIST_CONFIG_64r },
    { "CPU_COS_MAP_CAM_BIST_STATUSr", CPU_COS_MAP_CAM_BIST_STATUSr },
    { "CPU_COS_MAP_CAM_CONTROLr", CPU_COS_MAP_CAM_CONTROLr },
    { "CPU_COS_MAP_DATA_ONLYm", CPU_COS_MAP_DATA_ONLYm },
    { "CPU_COS_MAP_ONLYm", CPU_COS_MAP_ONLYm },
    { "CPU_HI_RQE_Q_NUMr", CPU_HI_RQE_Q_NUMr },
    { "CPU_LO_RQE_Q_NUMr", CPU_LO_RQE_Q_NUMr },
    { "CPU_MASQUERADE_COUNTER_DEST_TYPEr", CPU_MASQUERADE_COUNTER_DEST_TYPEr },
    { "CPU_PBMm", CPU_PBMm },
    { "CPU_PKT_PROFILE_1r", CPU_PKT_PROFILE_1r },
    { "CPU_PKT_PROFILE_2r", CPU_PKT_PROFILE_2r },
    { "CPU_PKT_PROFILE_3r", CPU_PKT_PROFILE_3r },
    { "CPU_TS_MAPm", CPU_TS_MAPm },
    { "DCN_ELIGIBILITY_IP_PROTOm", DCN_ELIGIBILITY_IP_PROTOm },
    { "DCN_ELIGIBILITY_IP_TOSm", DCN_ELIGIBILITY_IP_TOSm },
    { "DCN_PROFILEm", DCN_PROFILEm },
    { "DLB_ECMP_CURRENT_TIMEr", DLB_ECMP_CURRENT_TIMEr },
    { "DLB_ECMP_EEM_CONFIGURATIONm", DLB_ECMP_EEM_CONFIGURATIONm },
    { "DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm", DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm },
    { "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm", DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm },
    { "DLB_ECMP_FLOWSET_INST0m", DLB_ECMP_FLOWSET_INST0m },
    { "DLB_ECMP_FLOWSET_INST1m", DLB_ECMP_FLOWSET_INST1m },
    { "DLB_ECMP_FLOWSET_MEMBER_INST0m", DLB_ECMP_FLOWSET_MEMBER_INST0m },
    { "DLB_ECMP_FLOWSET_MEMBER_INST1m", DLB_ECMP_FLOWSET_MEMBER_INST1m },
    { "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0m", DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0m },
    { "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1m", DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1m },
    { "DLB_ECMP_GLB_QUANTIZE_THRESHOLDm", DLB_ECMP_GLB_QUANTIZE_THRESHOLDm },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12m", DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12m },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25m", DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25m },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38m", DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38m },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51m", DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51m },
    { "DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63m", DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63m },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m },
    { "DLB_ECMP_GROUP_CONTROLm", DLB_ECMP_GROUP_CONTROLm },
    { "DLB_ECMP_GROUP_MEMBERSHIPm", DLB_ECMP_GROUP_MEMBERSHIPm },
    { "DLB_ECMP_GROUP_MONITOR_CONTROLm", DLB_ECMP_GROUP_MONITOR_CONTROLm },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12m", DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12m },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25m", DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25m },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38m", DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38m },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51m", DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51m },
    { "DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63m", DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63m },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m", DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m", DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m", DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m", DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m },
    { "DLB_ECMP_GROUP_STATS_INST0m", DLB_ECMP_GROUP_STATS_INST0m },
    { "DLB_ECMP_GROUP_STATS_INST1m", DLB_ECMP_GROUP_STATS_INST1m },
    { "DLB_ECMP_HW_RESET_CONTROLr", DLB_ECMP_HW_RESET_CONTROLr },
    { "DLB_ECMP_INTR_ENABLEr", DLB_ECMP_INTR_ENABLEr },
    { "DLB_ECMP_INTR_STATUSr", DLB_ECMP_INTR_STATUSr },
    { "DLB_ECMP_LINK_CONTROLm", DLB_ECMP_LINK_CONTROLm },
    { "DLB_ECMP_MONITOR_CONTROL_INST0r", DLB_ECMP_MONITOR_CONTROL_INST0r },
    { "DLB_ECMP_MONITOR_CONTROL_INST1r", DLB_ECMP_MONITOR_CONTROL_INST1r },
    { "DLB_ECMP_MONITOR_IFP_CONTROL_INST0r", DLB_ECMP_MONITOR_IFP_CONTROL_INST0r },
    { "DLB_ECMP_MONITOR_IFP_CONTROL_INST1r", DLB_ECMP_MONITOR_IFP_CONTROL_INST1r },
    { "DLB_ECMP_MONITOR_MIRROR_CONFIGr", DLB_ECMP_MONITOR_MIRROR_CONFIGr },
    { "DLB_ECMP_OPTIMAL_CANDIDATE_INST0m", DLB_ECMP_OPTIMAL_CANDIDATE_INST0m },
    { "DLB_ECMP_OPTIMAL_CANDIDATE_INST1m", DLB_ECMP_OPTIMAL_CANDIDATE_INST1m },
    { "DLB_ECMP_PORT_AVG_QUALITY_MEASUREm", DLB_ECMP_PORT_AVG_QUALITY_MEASUREm },
    { "DLB_ECMP_PORT_INST_QUALITY_MEASUREm", DLB_ECMP_PORT_INST_QUALITY_MEASUREm },
    { "DLB_ECMP_PORT_QUALITY_MAPPINGm", DLB_ECMP_PORT_QUALITY_MAPPINGm },
    { "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm", DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm },
    { "DLB_ECMP_PORT_STATEm", DLB_ECMP_PORT_STATEm },
    { "DLB_ECMP_QUALITY_MEASURE_CONTROLr", DLB_ECMP_QUALITY_MEASURE_CONTROLr },
    { "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm", DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm },
    { "DLB_ECMP_QUANTIZE_CONTROLm", DLB_ECMP_QUANTIZE_CONTROLm },
    { "DLB_ECMP_RAM_CONTROL_0r", DLB_ECMP_RAM_CONTROL_0r },
    { "DLB_ECMP_RAM_CONTROL_1r", DLB_ECMP_RAM_CONTROL_1r },
    { "DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0r", DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0r },
    { "DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1r", DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1r },
    { "DLB_ECMP_REFRESH_DISABLEr", DLB_ECMP_REFRESH_DISABLEr },
    { "DLB_ECMP_REFRESH_INDEXr", DLB_ECMP_REFRESH_INDEXr },
    { "DLB_ECMP_SER_CONTROLr", DLB_ECMP_SER_CONTROLr },
    { "DLB_ECMP_SER_CONTROL_2r", DLB_ECMP_SER_CONTROL_2r },
    { "DLB_ECMP_SER_FIFOm", DLB_ECMP_SER_FIFOm },
    { "DLB_ECMP_SER_FIFO_CTRLr", DLB_ECMP_SER_FIFO_CTRLr },
    { "DLB_ECMP_SER_FIFO_STATUSr", DLB_ECMP_SER_FIFO_STATUSr },
    { "DLB_ID_0_TO_63_ENABLEr", DLB_ID_0_TO_63_ENABLEr },
    { "DLB_ID_64_TO_127_ENABLEr", DLB_ID_64_TO_127_ENABLEr },
    { "DLB_IETR_CLK_CTRLr", DLB_IETR_CLK_CTRLr },
    { "DOS_CONTROLr", DOS_CONTROLr },
    { "DOS_CONTROL_2r", DOS_CONTROL_2r },
    { "DOS_CONTROL_3r", DOS_CONTROL_3r },
    { "DROP_CONTROL_0r", DROP_CONTROL_0r },
    { "DSCP_TABLEm", DSCP_TABLEm },
    { "EBTOQ_DEBUGr", EBTOQ_DEBUGr },
    { "EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr", EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr },
    { "EBTOQ_STATUSr", EBTOQ_STATUSr },
    { "ECMP_GROUP_DLB_ID_OFFSETr", ECMP_GROUP_DLB_ID_OFFSETr },
    { "ECMP_RANDOM_LB_CONFIG_INST0r", ECMP_RANDOM_LB_CONFIG_INST0r },
    { "ECMP_RANDOM_LB_CONFIG_INST1r", ECMP_RANDOM_LB_CONFIG_INST1r },
    { "ECN_CONTROLr", ECN_CONTROLr },
    { "EDB_AUX_RESERVED_CREDIT_COUNTr", EDB_AUX_RESERVED_CREDIT_COUNTr },
    { "EDB_BUF_CFG_OVERRIDEr", EDB_BUF_CFG_OVERRIDEr },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLEr", EDB_CM_RCPU_SRC_PORT_FILTER_TABLEr },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32r },
    { "EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64r", EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64r },
    { "EDB_CONTROL_BUFFER_ECC_ENr", EDB_CONTROL_BUFFER_ECC_ENr },
    { "EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr", EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr },
    { "EDB_DATA_BUFFER_ECC_ENr", EDB_DATA_BUFFER_ECC_ENr },
    { "EDB_DATA_BUFFER_EN_COR_ERR_RPTr", EDB_DATA_BUFFER_EN_COR_ERR_RPTr },
    { "EDB_DBG_Ar", EDB_DBG_Ar },
    { "EDB_DBG_Br", EDB_DBG_Br },
    { "EDB_DBG_Cr", EDB_DBG_Cr },
    { "EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm", EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm },
    { "EDB_INTR_ENABLEr", EDB_INTR_ENABLEr },
    { "EDB_INTR_STATUSr", EDB_INTR_STATUSr },
    { "EDB_INT_ENr", EDB_INT_ENr },
    { "EDB_INT_STATUSr", EDB_INT_STATUSr },
    { "EDB_IP_CUT_THRU_CLASSm", EDB_IP_CUT_THRU_CLASSm },
    { "EDB_MISC_CTRLr", EDB_MISC_CTRLr },
    { "EDB_PM0_BUF_START_END_ADDRr", EDB_PM0_BUF_START_END_ADDRr },
    { "EDB_PM0_BUF_START_END_ADDR_0_1r", EDB_PM0_BUF_START_END_ADDR_0_1r },
    { "EDB_PM0_BUF_START_END_ADDR_2_3r", EDB_PM0_BUF_START_END_ADDR_2_3r },
    { "EDB_PM1_BUF_START_END_ADDRr", EDB_PM1_BUF_START_END_ADDRr },
    { "EDB_PM1_BUF_START_END_ADDR_0_1r", EDB_PM1_BUF_START_END_ADDR_0_1r },
    { "EDB_PM1_BUF_START_END_ADDR_2_3r", EDB_PM1_BUF_START_END_ADDR_2_3r },
    { "EDB_PM2_BUF_START_END_ADDRr", EDB_PM2_BUF_START_END_ADDRr },
    { "EDB_PM2_BUF_START_END_ADDR_0_1r", EDB_PM2_BUF_START_END_ADDR_0_1r },
    { "EDB_PM2_BUF_START_END_ADDR_2_3r", EDB_PM2_BUF_START_END_ADDR_2_3r },
    { "EDB_PM3_BUF_START_END_ADDRr", EDB_PM3_BUF_START_END_ADDRr },
    { "EDB_PM3_BUF_START_END_ADDR_0_1r", EDB_PM3_BUF_START_END_ADDR_0_1r },
    { "EDB_PM3_BUF_START_END_ADDR_2_3r", EDB_PM3_BUF_START_END_ADDR_2_3r },
    { "EDB_PORT_MODE_OVERRIDEr", EDB_PORT_MODE_OVERRIDEr },
    { "EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESr", EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESr },
    { "EDB_RAM_TM_CONTROLr", EDB_RAM_TM_CONTROLr },
    { "EDB_RAM_TM_CONTROL_0r", EDB_RAM_TM_CONTROL_0r },
    { "EDB_RAM_TM_CONTROL_1r", EDB_RAM_TM_CONTROL_1r },
    { "EDB_SER_FIFOm", EDB_SER_FIFOm },
    { "EDB_SER_FIFO_CTRLr", EDB_SER_FIFO_CTRLr },
    { "EDB_SER_FIFO_STATUSr", EDB_SER_FIFO_STATUSr },
    { "EDB_SPECIAL_DROP_DEBUGr", EDB_SPECIAL_DROP_DEBUGr },
    { "EDB_XMIT_START_COUNTm", EDB_XMIT_START_COUNTm },
    { "EFP_CAM_BIST_CONFIG_1_64r", EFP_CAM_BIST_CONFIG_1_64r },
    { "EFP_CAM_BIST_CONFIG_64r", EFP_CAM_BIST_CONFIG_64r },
    { "EFP_CAM_BIST_STATUSr", EFP_CAM_BIST_STATUSr },
    { "EFP_CAM_CONTROLr", EFP_CAM_CONTROLr },
    { "EFP_CLASSID_SELECTORr", EFP_CLASSID_SELECTORr },
    { "EFP_EN_COR_ERR_RPTr", EFP_EN_COR_ERR_RPTr },
    { "EFP_KEY4_L3_CLASSID_SELECTORr", EFP_KEY4_L3_CLASSID_SELECTORr },
    { "EFP_KEY4_MDL_SELECTORr", EFP_KEY4_MDL_SELECTORr },
    { "EFP_KEY8_L3_CLASSID_SELECTORr", EFP_KEY8_L3_CLASSID_SELECTORr },
    { "EFP_POLICY_TABLEm", EFP_POLICY_TABLEm },
    { "EFP_RAM_CONTROL_64r", EFP_RAM_CONTROL_64r },
    { "EFP_SER_CONTROLr", EFP_SER_CONTROLr },
    { "EFP_SLICE_CONTROLr", EFP_SLICE_CONTROLr },
    { "EFP_SLICE_MAPr", EFP_SLICE_MAPr },
    { "EFP_TCAMm", EFP_TCAMm },
    { "EGR_1588_EGRESS_CTRLr", EGR_1588_EGRESS_CTRLr },
    { "EGR_1588_INGRESS_CTRLr", EGR_1588_INGRESS_CTRLr },
    { "EGR_1588_LINK_DELAY_64r", EGR_1588_LINK_DELAY_64r },
    { "EGR_1588_PARSING_CONTROLr", EGR_1588_PARSING_CONTROLr },
    { "EGR_1588_SAm", EGR_1588_SAm },
    { "EGR_ADAPT_ACTION_TABLE_Am", EGR_ADAPT_ACTION_TABLE_Am },
    { "EGR_ADAPT_ACTION_TABLE_Bm", EGR_ADAPT_ACTION_TABLE_Bm },
    { "EGR_ADAPT_ECCm", EGR_ADAPT_ECCm },
    { "EGR_ADAPT_HASH_CONTROLm", EGR_ADAPT_HASH_CONTROLm },
    { "EGR_ADAPT_HT_DEBUG_CMDm", EGR_ADAPT_HT_DEBUG_CMDm },
    { "EGR_ADAPT_HT_DEBUG_KEYm", EGR_ADAPT_HT_DEBUG_KEYm },
    { "EGR_ADAPT_HT_DEBUG_RESULTm", EGR_ADAPT_HT_DEBUG_RESULTm },
    { "EGR_ADAPT_KEY_ATTRIBUTESm", EGR_ADAPT_KEY_ATTRIBUTESm },
    { "EGR_ADAPT_REMAP_TABLE_Am", EGR_ADAPT_REMAP_TABLE_Am },
    { "EGR_ADAPT_REMAP_TABLE_Bm", EGR_ADAPT_REMAP_TABLE_Bm },
    { "EGR_ADAPT_SINGLEm", EGR_ADAPT_SINGLEm },
    { "EGR_CONFIGr", EGR_CONFIGr },
    { "EGR_CONFIG_1r", EGR_CONFIG_1r },
    { "EGR_COUNTER_CONTROLr", EGR_COUNTER_CONTROLr },
    { "EGR_DBGr", EGR_DBGr },
    { "EGR_DBG_2r", EGR_DBG_2r },
    { "EGR_DCN_PROFILEm", EGR_DCN_PROFILEm },
    { "EGR_DII_AUX_ARB_CONTROLr", EGR_DII_AUX_ARB_CONTROLr },
    { "EGR_DII_DEBUG_CONFIGr", EGR_DII_DEBUG_CONFIGr },
    { "EGR_DII_DPP_CTRLr", EGR_DII_DPP_CTRLr },
    { "EGR_DII_ECC_CONTROLr", EGR_DII_ECC_CONTROLr },
    { "EGR_DII_EVENT_FIFO_STATUSr", EGR_DII_EVENT_FIFO_STATUSr },
    { "EGR_DII_EVENT_FIFO_STATUS_1r", EGR_DII_EVENT_FIFO_STATUS_1r },
    { "EGR_DII_HW_RESET_CONTROL_0r", EGR_DII_HW_RESET_CONTROL_0r },
    { "EGR_DII_HW_STATUSr", EGR_DII_HW_STATUSr },
    { "EGR_DII_INTR_ENABLEr", EGR_DII_INTR_ENABLEr },
    { "EGR_DII_INTR_STATUSr", EGR_DII_INTR_STATUSr },
    { "EGR_DII_NULL_SLOT_CFGr", EGR_DII_NULL_SLOT_CFGr },
    { "EGR_DII_Q_BEGINr", EGR_DII_Q_BEGINr },
    { "EGR_DII_RAM_CONTROLr", EGR_DII_RAM_CONTROLr },
    { "EGR_DII_SER_CONTROL_0r", EGR_DII_SER_CONTROL_0r },
    { "EGR_DII_SER_CONTROL_1r", EGR_DII_SER_CONTROL_1r },
    { "EGR_DII_SER_SCAN_CONFIGr", EGR_DII_SER_SCAN_CONFIGr },
    { "EGR_DII_SER_SCAN_STATUSr", EGR_DII_SER_SCAN_STATUSr },
    { "EGR_DOI_EVENT_FIFO_STATUSr", EGR_DOI_EVENT_FIFO_STATUSr },
    { "EGR_DOI_INTR_ENABLEr", EGR_DOI_INTR_ENABLEr },
    { "EGR_DOI_INTR_STATUSr", EGR_DOI_INTR_STATUSr },
    { "EGR_DOI_RAM_CONTROLr", EGR_DOI_RAM_CONTROLr },
    { "EGR_DOI_SER_CONTROLr", EGR_DOI_SER_CONTROLr },
    { "EGR_DOI_SER_FIFOm", EGR_DOI_SER_FIFOm },
    { "EGR_DOI_SER_FIFO_CTRLr", EGR_DOI_SER_FIFO_CTRLr },
    { "EGR_DOI_SER_FIFO_STATUSr", EGR_DOI_SER_FIFO_STATUSr },
    { "EGR_DROP_VECTORr", EGR_DROP_VECTORr },
    { "EGR_DSCP_TABLEm", EGR_DSCP_TABLEm },
    { "EGR_ECN_CONTROLr", EGR_ECN_CONTROLr },
    { "EGR_ECN_COUNTER_64r", EGR_ECN_COUNTER_64r },
    { "EGR_EFPMOD_HW_CONFIGr", EGR_EFPMOD_HW_CONFIGr },
    { "EGR_EFPMOD_RAM_CONTROLr", EGR_EFPMOD_RAM_CONTROLr },
    { "EGR_EFPMOD_SER_CONTROLr", EGR_EFPMOD_SER_CONTROLr },
    { "EGR_EFPPARS_HW_CONFIGr", EGR_EFPPARS_HW_CONFIGr },
    { "EGR_EFPPARS_OPAQUE_TAG_CONFIGr", EGR_EFPPARS_OPAQUE_TAG_CONFIGr },
    { "EGR_EFPPARS_OPAQUE_TAG_CONFIG_0r", EGR_EFPPARS_OPAQUE_TAG_CONFIG_0r },
    { "EGR_EFPPARS_OPAQUE_TAG_CONFIG_1r", EGR_EFPPARS_OPAQUE_TAG_CONFIG_1r },
    { "EGR_EFPPARS_RAM_CONTROLr", EGR_EFPPARS_RAM_CONTROLr },
    { "EGR_EFPPARS_SER_CONTROLr", EGR_EFPPARS_SER_CONTROLr },
    { "EGR_EFP_HW_CONFIGr", EGR_EFP_HW_CONFIGr },
    { "EGR_ENABLEm", EGR_ENABLEm },
    { "EGR_EPARS_EN_COR_ERR_RPTr", EGR_EPARS_EN_COR_ERR_RPTr },
    { "EGR_EPARS_HW_CONFIGr", EGR_EPARS_HW_CONFIGr },
    { "EGR_EPARS_OPAQUE_TAG_CONFIGr", EGR_EPARS_OPAQUE_TAG_CONFIGr },
    { "EGR_EPARS_OPAQUE_TAG_CONFIG_0r", EGR_EPARS_OPAQUE_TAG_CONFIG_0r },
    { "EGR_EPARS_OPAQUE_TAG_CONFIG_1r", EGR_EPARS_OPAQUE_TAG_CONFIG_1r },
    { "EGR_EPARS_RAM_CONTROLr", EGR_EPARS_RAM_CONTROLr },
    { "EGR_EPARS_RAM_MSP_ECC_CTRLr", EGR_EPARS_RAM_MSP_ECC_CTRLr },
    { "EGR_EPARS_SER_CONTROLr", EGR_EPARS_SER_CONTROLr },
    { "EGR_EPARS_XOR_CONTROLr", EGR_EPARS_XOR_CONTROLr },
    { "EGR_EPMOD_EN_COR_ERR_RPTr", EGR_EPMOD_EN_COR_ERR_RPTr },
    { "EGR_EPMOD_HW_CONFIGr", EGR_EPMOD_HW_CONFIGr },
    { "EGR_EPMOD_RAM_CONTROLr", EGR_EPMOD_RAM_CONTROLr },
    { "EGR_EPMOD_SER_CONTROLr", EGR_EPMOD_SER_CONTROLr },
    { "EGR_ESW_HW_CONFIGr", EGR_ESW_HW_CONFIGr },
    { "EGR_EVENT_MASKr", EGR_EVENT_MASKr },
    { "EGR_EVENT_MASK_0r", EGR_EVENT_MASK_0r },
    { "EGR_EVENT_MASK_1r", EGR_EVENT_MASK_1r },
    { "EGR_EVENT_MASK_2r", EGR_EVENT_MASK_2r },
    { "EGR_EVENT_MASK_3r", EGR_EVENT_MASK_3r },
    { "EGR_EVENT_MASK_4r", EGR_EVENT_MASK_4r },
    { "EGR_EVENT_MASK_5r", EGR_EVENT_MASK_5r },
    { "EGR_EVENT_MASK_6r", EGR_EVENT_MASK_6r },
    { "EGR_EVENT_MASK_7r", EGR_EVENT_MASK_7r },
    { "EGR_FLEXIBLE_IPV6_EXT_HDRr", EGR_FLEXIBLE_IPV6_EXT_HDRr },
    { "EGR_FLEX_CTR_OFFSET_TABLE_0_INST0m", EGR_FLEX_CTR_OFFSET_TABLE_0_INST0m },
    { "EGR_FLEX_CTR_OFFSET_TABLE_0_INST1m", EGR_FLEX_CTR_OFFSET_TABLE_0_INST1m },
    { "EGR_FLEX_CTR_OFFSET_TABLE_1_INST0m", EGR_FLEX_CTR_OFFSET_TABLE_1_INST0m },
    { "EGR_FLEX_CTR_OFFSET_TABLE_1_INST1m", EGR_FLEX_CTR_OFFSET_TABLE_1_INST1m },
    { "EGR_FLEX_CTR_OFFSET_TABLE_2_INST0m", EGR_FLEX_CTR_OFFSET_TABLE_2_INST0m },
    { "EGR_FLEX_CTR_OFFSET_TABLE_2_INST1m", EGR_FLEX_CTR_OFFSET_TABLE_2_INST1m },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r", EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r", EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r", EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r", EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r", EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r", EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r", EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r", EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r", EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r", EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r", EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r", EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r },
    { "EGR_FRAGMENT_ID_TABLE_INST0m", EGR_FRAGMENT_ID_TABLE_INST0m },
    { "EGR_FRAGMENT_ID_TABLE_INST1m", EGR_FRAGMENT_ID_TABLE_INST1m },
    { "EGR_GPP_ATTRIBUTESm", EGR_GPP_ATTRIBUTESm },
    { "EGR_GSH_ETHERTYPE_1r", EGR_GSH_ETHERTYPE_1r },
    { "EGR_GSH_ETHERTYPE_2r", EGR_GSH_ETHERTYPE_2r },
    { "EGR_HG_HDR_PROT_STATUS_TX_CONTROLr", EGR_HG_HDR_PROT_STATUS_TX_CONTROLr },
    { "EGR_HISTO_DST_PORT_MAPr", EGR_HISTO_DST_PORT_MAPr },
    { "EGR_HISTO_MON_0_CONFIGr", EGR_HISTO_MON_0_CONFIGr },
    { "EGR_HISTO_MON_1_CONFIGr", EGR_HISTO_MON_1_CONFIGr },
    { "EGR_HISTO_MON_2_CONFIGr", EGR_HISTO_MON_2_CONFIGr },
    { "EGR_HISTO_MON_3_CONFIGr", EGR_HISTO_MON_3_CONFIGr },
    { "EGR_HISTO_SRC_PORT_MAPr", EGR_HISTO_SRC_PORT_MAPr },
    { "EGR_IFA_HDR_CONFIG_0r", EGR_IFA_HDR_CONFIG_0r },
    { "EGR_IFA_HDR_CONFIG_1r", EGR_IFA_HDR_CONFIG_1r },
    { "EGR_INGRESS_PORT_TPID_SELECTr", EGR_INGRESS_PORT_TPID_SELECTr },
    { "EGR_ING_PORTm", EGR_ING_PORTm },
    { "EGR_INTR_ENABLE_2r", EGR_INTR_ENABLE_2r },
    { "EGR_INTR_STATUS_2r", EGR_INTR_STATUS_2r },
    { "EGR_INT_ACTION_PROFILEm", EGR_INT_ACTION_PROFILEm },
    { "EGR_INT_CN_TO_EXP_MAPPING_TABLEm", EGR_INT_CN_TO_EXP_MAPPING_TABLEm },
    { "EGR_INT_CN_TO_IP_MAPPINGm", EGR_INT_CN_TO_IP_MAPPINGm },
    { "EGR_INT_CN_UPDATEm", EGR_INT_CN_UPDATEm },
    { "EGR_INT_EGRESS_TIME_DELTAr", EGR_INT_EGRESS_TIME_DELTAr },
    { "EGR_INT_METADATA_FIFO_CTRL_INST0r", EGR_INT_METADATA_FIFO_CTRL_INST0r },
    { "EGR_INT_METADATA_FIFO_CTRL_INST1r", EGR_INT_METADATA_FIFO_CTRL_INST1r },
    { "EGR_INT_METADATA_FIFO_INST0m", EGR_INT_METADATA_FIFO_INST0m },
    { "EGR_INT_METADATA_FIFO_INST1m", EGR_INT_METADATA_FIFO_INST1m },
    { "EGR_INT_METADATA_FIFO_STATUS_INST0r", EGR_INT_METADATA_FIFO_STATUS_INST0r },
    { "EGR_INT_METADATA_FIFO_STATUS_INST1r", EGR_INT_METADATA_FIFO_STATUS_INST1r },
    { "EGR_INT_PORT_META_DATAr", EGR_INT_PORT_META_DATAr },
    { "EGR_INT_SWITCH_IDr", EGR_INT_SWITCH_IDr },
    { "EGR_IOAM_HDR_CONFIG_0r", EGR_IOAM_HDR_CONFIG_0r },
    { "EGR_IOAM_HDR_CONFIG_0_V4r", EGR_IOAM_HDR_CONFIG_0_V4r },
    { "EGR_IOAM_HDR_CONFIG_0_V6_LWRr", EGR_IOAM_HDR_CONFIG_0_V6_LWRr },
    { "EGR_IOAM_HDR_CONFIG_0_V6_UPRr", EGR_IOAM_HDR_CONFIG_0_V6_UPRr },
    { "EGR_IOAM_HDR_CONFIG_1r", EGR_IOAM_HDR_CONFIG_1r },
    { "EGR_IPMCm", EGR_IPMCm },
    { "EGR_IPMC_CFG2r", EGR_IPMC_CFG2r },
    { "EGR_IPV6_PREFIX_LISTm", EGR_IPV6_PREFIX_LISTm },
    { "EGR_IP_ECN_TO_EXP_MAPPING_TABLEm", EGR_IP_ECN_TO_EXP_MAPPING_TABLEm },
    { "EGR_IP_TO_INT_CN_MAPPINGm", EGR_IP_TO_INT_CN_MAPPINGm },
    { "EGR_IP_TUNNELm", EGR_IP_TUNNELm },
    { "EGR_IP_TUNNEL_IPV6m", EGR_IP_TUNNEL_IPV6m },
    { "EGR_IP_TUNNEL_MPLSm", EGR_IP_TUNNEL_MPLSm },
    { "EGR_L3_INTFm", EGR_L3_INTFm },
    { "EGR_L3_NEXT_HOPm", EGR_L3_NEXT_HOPm },
    { "EGR_L3_NEXT_HOP_2m", EGR_L3_NEXT_HOP_2m },
    { "EGR_LATENCY_ECN_INT_CN_UPDATEm", EGR_LATENCY_ECN_INT_CN_UPDATEm },
    { "EGR_LATENCY_ECN_PROFILEm", EGR_LATENCY_ECN_PROFILEm },
    { "EGR_LOOPBACK_CONTROLr", EGR_LOOPBACK_CONTROLr },
    { "EGR_LOOPBACK_PROFILEm", EGR_LOOPBACK_PROFILEm },
    { "EGR_MAC_DA_PROFILEm", EGR_MAC_DA_PROFILEm },
    { "EGR_MASKm", EGR_MASKm },
    { "EGR_MAX_USED_ENTRIESm", EGR_MAX_USED_ENTRIESm },
    { "EGR_MC_CONTROL_1r", EGR_MC_CONTROL_1r },
    { "EGR_MC_CONTROL_2r", EGR_MC_CONTROL_2r },
    { "EGR_MD_HDR_ATTRSm", EGR_MD_HDR_ATTRSm },
    { "EGR_MD_HDR_CONST_PROFILEm", EGR_MD_HDR_CONST_PROFILEm },
    { "EGR_MD_HDR_FS_PROFILEm", EGR_MD_HDR_FS_PROFILEm },
    { "EGR_METADATA_PROFILEm", EGR_METADATA_PROFILEm },
    { "EGR_MIRROR_ENCAP_CONTROLm", EGR_MIRROR_ENCAP_CONTROLm },
    { "EGR_MIRROR_ENCAP_DATA_1m", EGR_MIRROR_ENCAP_DATA_1m },
    { "EGR_MIRROR_ENCAP_DATA_2m", EGR_MIRROR_ENCAP_DATA_2m },
    { "EGR_MIRROR_ENCAP_DESTINATIONm", EGR_MIRROR_ENCAP_DESTINATIONm },
    { "EGR_MIRROR_ENCAP_PSAMPr", EGR_MIRROR_ENCAP_PSAMPr },
    { "EGR_MIRROR_PSAMP_FORMAT_2_MONITORr", EGR_MIRROR_PSAMP_FORMAT_2_MONITORr },
    { "EGR_MIRROR_SEQ_INST0m", EGR_MIRROR_SEQ_INST0m },
    { "EGR_MIRROR_SEQ_INST1m", EGR_MIRROR_SEQ_INST1m },
    { "EGR_MIRROR_SESSIONm", EGR_MIRROR_SESSIONm },
    { "EGR_MIRROR_USER_META_DATAm", EGR_MIRROR_USER_META_DATAm },
    { "EGR_MIRROR_ZERO_OFFSET_PROFILEm", EGR_MIRROR_ZERO_OFFSET_PROFILEm },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0r", EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0r },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1r", EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1r },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2r", EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2r },
    { "EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3r", EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3r },
    { "EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0r", EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0r },
    { "EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1r", EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1r },
    { "EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2r", EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2r },
    { "EGR_MMU_CELL_CREDITm", EGR_MMU_CELL_CREDITm },
    { "EGR_MMU_REQUESTSm", EGR_MMU_REQUESTSm },
    { "EGR_MPLS_EXP_MAPPING_1m", EGR_MPLS_EXP_MAPPING_1m },
    { "EGR_MPLS_EXP_MAPPING_2m", EGR_MPLS_EXP_MAPPING_2m },
    { "EGR_MPLS_EXP_PRI_MAPPINGm", EGR_MPLS_EXP_PRI_MAPPINGm },
    { "EGR_MPLS_PRI_MAPPINGm", EGR_MPLS_PRI_MAPPINGm },
    { "EGR_MTUr", EGR_MTUr },
    { "EGR_NHOP_FLEX_CTR_CONTROLr", EGR_NHOP_FLEX_CTR_CONTROLr },
    { "EGR_NTP_CONFIGr", EGR_NTP_CONFIGr },
    { "EGR_OUTER_TPIDr", EGR_OUTER_TPIDr },
    { "EGR_OUTER_TPID_0r", EGR_OUTER_TPID_0r },
    { "EGR_OUTER_TPID_1r", EGR_OUTER_TPID_1r },
    { "EGR_OUTER_TPID_2r", EGR_OUTER_TPID_2r },
    { "EGR_OUTER_TPID_3r", EGR_OUTER_TPID_3r },
    { "EGR_PER_PORT_BUFFER_SFT_RESETm", EGR_PER_PORT_BUFFER_SFT_RESETm },
    { "EGR_PKT_MODS_CONTROLr", EGR_PKT_MODS_CONTROLr },
    { "EGR_PKT_MODS_CONTROL_2r", EGR_PKT_MODS_CONTROL_2r },
    { "EGR_PORTm", EGR_PORTm },
    { "EGR_PORT_1r", EGR_PORT_1r },
    { "EGR_PORT_CREDIT_RESETm", EGR_PORT_CREDIT_RESETm },
    { "EGR_PORT_REQUESTSm", EGR_PORT_REQUESTSm },
    { "EGR_PRI_CNG_MAPm", EGR_PRI_CNG_MAPm },
    { "EGR_PVLAN_EPORT_CONTROLr", EGR_PVLAN_EPORT_CONTROLr },
    { "EGR_Q_ENDr", EGR_Q_ENDr },
    { "EGR_SBS_CONTROLr", EGR_SBS_CONTROLr },
    { "EGR_SER_FIFO_2m", EGR_SER_FIFO_2m },
    { "EGR_SER_FIFO_CTRL_2r", EGR_SER_FIFO_CTRL_2r },
    { "EGR_SER_FIFO_STATUS_2r", EGR_SER_FIFO_STATUS_2r },
    { "EGR_SFLOW_CONFIGr", EGR_SFLOW_CONFIGr },
    { "EGR_SFLOW_CPU_COS_CONFIGr", EGR_SFLOW_CPU_COS_CONFIGr },
    { "EGR_SHAPING_CONTROLr", EGR_SHAPING_CONTROLr },
    { "EGR_SRV6_CONTROL_1r", EGR_SRV6_CONTROL_1r },
    { "EGR_SRV6_CONTROL_2r", EGR_SRV6_CONTROL_2r },
    { "EGR_TS_CONTROLr", EGR_TS_CONTROLr },
    { "EGR_TS_CONTROL_2r", EGR_TS_CONTROL_2r },
    { "EGR_TS_ING_PORT_MAPm", EGR_TS_ING_PORT_MAPm },
    { "EGR_TS_UTC_CONVERSIONm", EGR_TS_UTC_CONVERSIONm },
    { "EGR_TS_UTC_CONVERSION_2m", EGR_TS_UTC_CONVERSION_2m },
    { "EGR_TUNNEL_ECN_ENCAPm", EGR_TUNNEL_ECN_ENCAPm },
    { "EGR_TUNNEL_ECN_ENCAP_2m", EGR_TUNNEL_ECN_ENCAP_2m },
    { "EGR_TUNNEL_ID_MASKr", EGR_TUNNEL_ID_MASKr },
    { "EGR_TUNNEL_PIMDR1_CFG0r", EGR_TUNNEL_PIMDR1_CFG0r },
    { "EGR_TUNNEL_PIMDR1_CFG1r", EGR_TUNNEL_PIMDR1_CFG1r },
    { "EGR_TUNNEL_PIMDR2_CFG0r", EGR_TUNNEL_PIMDR2_CFG0r },
    { "EGR_TUNNEL_PIMDR2_CFG1r", EGR_TUNNEL_PIMDR2_CFG1r },
    { "EGR_VLANm", EGR_VLANm },
    { "EGR_VLAN_2m", EGR_VLAN_2m },
    { "EGR_VLAN_CONTROL_1r", EGR_VLAN_CONTROL_1r },
    { "EGR_VLAN_CONTROL_2r", EGR_VLAN_CONTROL_2r },
    { "EGR_VLAN_CONTROL_3r", EGR_VLAN_CONTROL_3r },
    { "EGR_VLAN_STG_Am", EGR_VLAN_STG_Am },
    { "EGR_VLAN_STG_Bm", EGR_VLAN_STG_Bm },
    { "EGR_VLAN_TAG_ACTION_PROFILEm", EGR_VLAN_TAG_ACTION_PROFILEm },
    { "EGR_VXLAN_CONTROLr", EGR_VXLAN_CONTROLr },
    { "EGR_VXLAN_CONTROL_2r", EGR_VXLAN_CONTROL_2r },
    { "EGR_VXLAN_CONTROL_3r", EGR_VXLAN_CONTROL_3r },
    { "EGR_WESP_PROTO_CONTROLr", EGR_WESP_PROTO_CONTROLr },
    { "EMIRROR_CONTROL_0m", EMIRROR_CONTROL_0m },
    { "EMIRROR_CONTROL_1m", EMIRROR_CONTROL_1m },
    { "EMIRROR_CONTROL_2m", EMIRROR_CONTROL_2m },
    { "EMIRROR_CONTROL_3m", EMIRROR_CONTROL_3m },
    { "EPC_LINK_BMAPm", EPC_LINK_BMAPm },
    { "EP_DPR_LATENCY_CONFIGr", EP_DPR_LATENCY_CONFIGr },
    { "EP_DPR_LATENCY_CONFIG_WR_ENr", EP_DPR_LATENCY_CONFIG_WR_ENr },
    { "EP_TO_CMIC_INTR_ENABLEr", EP_TO_CMIC_INTR_ENABLEr },
    { "EP_TO_CMIC_INTR_STATUSr", EP_TO_CMIC_INTR_STATUSr },
    { "ETHERTYPE_MAPr", ETHERTYPE_MAPr },
    { "ETRAP_COLOR_EN_EGR_PORT_BMPm", ETRAP_COLOR_EN_EGR_PORT_BMPm },
    { "ETRAP_COLOR_EN_INT_PRIr", ETRAP_COLOR_EN_INT_PRIr },
    { "ETRAP_COLOR_EN_PKT_TYPEr", ETRAP_COLOR_EN_PKT_TYPEr },
    { "ETRAP_DEBUG_CTRL_INST0r", ETRAP_DEBUG_CTRL_INST0r },
    { "ETRAP_DEBUG_CTRL_INST1r", ETRAP_DEBUG_CTRL_INST1r },
    { "ETRAP_EN_COR_ERR_RPTr", ETRAP_EN_COR_ERR_RPTr },
    { "ETRAP_EVENT_FIFO_CTRL_INST0r", ETRAP_EVENT_FIFO_CTRL_INST0r },
    { "ETRAP_EVENT_FIFO_CTRL_INST1r", ETRAP_EVENT_FIFO_CTRL_INST1r },
    { "ETRAP_EVENT_FIFO_INST0m", ETRAP_EVENT_FIFO_INST0m },
    { "ETRAP_EVENT_FIFO_INST1m", ETRAP_EVENT_FIFO_INST1m },
    { "ETRAP_EVENT_FIFO_STATUS_INST0r", ETRAP_EVENT_FIFO_STATUS_INST0r },
    { "ETRAP_EVENT_FIFO_STATUS_INST1r", ETRAP_EVENT_FIFO_STATUS_INST1r },
    { "ETRAP_FILTER_0_TABLE_INST0m", ETRAP_FILTER_0_TABLE_INST0m },
    { "ETRAP_FILTER_0_TABLE_INST1m", ETRAP_FILTER_0_TABLE_INST1m },
    { "ETRAP_FILTER_1_TABLE_INST0m", ETRAP_FILTER_1_TABLE_INST0m },
    { "ETRAP_FILTER_1_TABLE_INST1m", ETRAP_FILTER_1_TABLE_INST1m },
    { "ETRAP_FILTER_2_TABLE_INST0m", ETRAP_FILTER_2_TABLE_INST0m },
    { "ETRAP_FILTER_2_TABLE_INST1m", ETRAP_FILTER_2_TABLE_INST1m },
    { "ETRAP_FILTER_3_TABLE_INST0m", ETRAP_FILTER_3_TABLE_INST0m },
    { "ETRAP_FILTER_3_TABLE_INST1m", ETRAP_FILTER_3_TABLE_INST1m },
    { "ETRAP_FILT_CFGr", ETRAP_FILT_CFGr },
    { "ETRAP_FILT_EXCEED_CTR_INST0r", ETRAP_FILT_EXCEED_CTR_INST0r },
    { "ETRAP_FILT_EXCEED_CTR_INST1r", ETRAP_FILT_EXCEED_CTR_INST1r },
    { "ETRAP_FILT_THRESHr", ETRAP_FILT_THRESHr },
    { "ETRAP_FLOW_CFGr", ETRAP_FLOW_CFGr },
    { "ETRAP_FLOW_COUNT_LEFT_TABLE_INST0m", ETRAP_FLOW_COUNT_LEFT_TABLE_INST0m },
    { "ETRAP_FLOW_COUNT_LEFT_TABLE_INST1m", ETRAP_FLOW_COUNT_LEFT_TABLE_INST1m },
    { "ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0m", ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0m },
    { "ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1m", ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1m },
    { "ETRAP_FLOW_CTRL_LEFT_TABLE_INST0m", ETRAP_FLOW_CTRL_LEFT_TABLE_INST0m },
    { "ETRAP_FLOW_CTRL_LEFT_TABLE_INST1m", ETRAP_FLOW_CTRL_LEFT_TABLE_INST1m },
    { "ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0m", ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0m },
    { "ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1m", ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1m },
    { "ETRAP_FLOW_DETECT_CTR_INST0r", ETRAP_FLOW_DETECT_CTR_INST0r },
    { "ETRAP_FLOW_DETECT_CTR_INST1r", ETRAP_FLOW_DETECT_CTR_INST1r },
    { "ETRAP_FLOW_ELEPH_THRESHOLDr", ETRAP_FLOW_ELEPH_THRESHOLDr },
    { "ETRAP_FLOW_ELEPH_THR_REDr", ETRAP_FLOW_ELEPH_THR_REDr },
    { "ETRAP_FLOW_ELEPH_THR_YELr", ETRAP_FLOW_ELEPH_THR_YELr },
    { "ETRAP_FLOW_HASH_L0_TABLE_INST0m", ETRAP_FLOW_HASH_L0_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_L0_TABLE_INST1m", ETRAP_FLOW_HASH_L0_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_L1_TABLE_INST0m", ETRAP_FLOW_HASH_L1_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_L1_TABLE_INST1m", ETRAP_FLOW_HASH_L1_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_L2_TABLE_INST0m", ETRAP_FLOW_HASH_L2_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_L2_TABLE_INST1m", ETRAP_FLOW_HASH_L2_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_L3_TABLE_INST0m", ETRAP_FLOW_HASH_L3_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_L3_TABLE_INST1m", ETRAP_FLOW_HASH_L3_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_L4_TABLE_INST0m", ETRAP_FLOW_HASH_L4_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_L4_TABLE_INST1m", ETRAP_FLOW_HASH_L4_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_R0_TABLE_INST0m", ETRAP_FLOW_HASH_R0_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_R0_TABLE_INST1m", ETRAP_FLOW_HASH_R0_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_R1_TABLE_INST0m", ETRAP_FLOW_HASH_R1_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_R1_TABLE_INST1m", ETRAP_FLOW_HASH_R1_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_R2_TABLE_INST0m", ETRAP_FLOW_HASH_R2_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_R2_TABLE_INST1m", ETRAP_FLOW_HASH_R2_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_R3_TABLE_INST0m", ETRAP_FLOW_HASH_R3_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_R3_TABLE_INST1m", ETRAP_FLOW_HASH_R3_TABLE_INST1m },
    { "ETRAP_FLOW_HASH_R4_TABLE_INST0m", ETRAP_FLOW_HASH_R4_TABLE_INST0m },
    { "ETRAP_FLOW_HASH_R4_TABLE_INST1m", ETRAP_FLOW_HASH_R4_TABLE_INST1m },
    { "ETRAP_FLOW_INS_FAIL_CTR_INST0r", ETRAP_FLOW_INS_FAIL_CTR_INST0r },
    { "ETRAP_FLOW_INS_FAIL_CTR_INST1r", ETRAP_FLOW_INS_FAIL_CTR_INST1r },
    { "ETRAP_FLOW_INS_SUCCESS_CTR_INST0r", ETRAP_FLOW_INS_SUCCESS_CTR_INST0r },
    { "ETRAP_FLOW_INS_SUCCESS_CTR_INST1r", ETRAP_FLOW_INS_SUCCESS_CTR_INST1r },
    { "ETRAP_FLOW_RESET_THRESHOLDr", ETRAP_FLOW_RESET_THRESHOLDr },
    { "ETRAP_HW_CONFIG_INST0r", ETRAP_HW_CONFIG_INST0r },
    { "ETRAP_HW_CONFIG_INST1r", ETRAP_HW_CONFIG_INST1r },
    { "ETRAP_HW_CONFIG_INSTr", ETRAP_HW_CONFIG_INSTr },
    { "ETRAP_INT_PRI_REMAP_TABLEm", ETRAP_INT_PRI_REMAP_TABLEm },
    { "ETRAP_LKUP_EN_ING_PORTm", ETRAP_LKUP_EN_ING_PORTm },
    { "ETRAP_LKUP_EN_INT_PRIr", ETRAP_LKUP_EN_INT_PRIr },
    { "ETRAP_LKUP_EN_PKT_TYPEr", ETRAP_LKUP_EN_PKT_TYPEr },
    { "ETRAP_MONITOR_CONFIG_INST0r", ETRAP_MONITOR_CONFIG_INST0r },
    { "ETRAP_MONITOR_CONFIG_INST1r", ETRAP_MONITOR_CONFIG_INST1r },
    { "ETRAP_MONITOR_MIRROR_CONFIGr", ETRAP_MONITOR_MIRROR_CONFIGr },
    { "ETRAP_MSEC_INST0r", ETRAP_MSEC_INST0r },
    { "ETRAP_MSEC_INST1r", ETRAP_MSEC_INST1r },
    { "ETRAP_PROC_ENr", ETRAP_PROC_ENr },
    { "ETRAP_PROC_EN_2r", ETRAP_PROC_EN_2r },
    { "ETRAP_QUEUE_EN_EGR_PORT_BMPm", ETRAP_QUEUE_EN_EGR_PORT_BMPm },
    { "ETRAP_QUEUE_EN_INT_PRIr", ETRAP_QUEUE_EN_INT_PRIr },
    { "ETRAP_QUEUE_EN_PKT_TYPEr", ETRAP_QUEUE_EN_PKT_TYPEr },
    { "ETRAP_SAMPLE_ADDRr", ETRAP_SAMPLE_ADDRr },
    { "ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0m", ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0m },
    { "ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1m", ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1m },
    { "ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0m", ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0m },
    { "ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1m", ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1m },
    { "ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0m", ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0m },
    { "ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1m", ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1m },
    { "ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0m", ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0m },
    { "ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1m", ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_L0_INST0m", ETRAP_SAMPLE_FLOW_HASH_L0_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_L0_INST1m", ETRAP_SAMPLE_FLOW_HASH_L0_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_L1_INST0m", ETRAP_SAMPLE_FLOW_HASH_L1_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_L1_INST1m", ETRAP_SAMPLE_FLOW_HASH_L1_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_L2_INST0m", ETRAP_SAMPLE_FLOW_HASH_L2_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_L2_INST1m", ETRAP_SAMPLE_FLOW_HASH_L2_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_L3_INST0m", ETRAP_SAMPLE_FLOW_HASH_L3_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_L3_INST1m", ETRAP_SAMPLE_FLOW_HASH_L3_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_L4_INST0m", ETRAP_SAMPLE_FLOW_HASH_L4_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_L4_INST1m", ETRAP_SAMPLE_FLOW_HASH_L4_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_R0_INST0m", ETRAP_SAMPLE_FLOW_HASH_R0_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_R0_INST1m", ETRAP_SAMPLE_FLOW_HASH_R0_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_R1_INST0m", ETRAP_SAMPLE_FLOW_HASH_R1_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_R1_INST1m", ETRAP_SAMPLE_FLOW_HASH_R1_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_R2_INST0m", ETRAP_SAMPLE_FLOW_HASH_R2_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_R2_INST1m", ETRAP_SAMPLE_FLOW_HASH_R2_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_R3_INST0m", ETRAP_SAMPLE_FLOW_HASH_R3_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_R3_INST1m", ETRAP_SAMPLE_FLOW_HASH_R3_INST1m },
    { "ETRAP_SAMPLE_FLOW_HASH_R4_INST0m", ETRAP_SAMPLE_FLOW_HASH_R4_INST0m },
    { "ETRAP_SAMPLE_FLOW_HASH_R4_INST1m", ETRAP_SAMPLE_FLOW_HASH_R4_INST1m },
    { "ETRAP_SER_CONTROLr", ETRAP_SER_CONTROLr },
    { "ETRAP_TIMEBASEr", ETRAP_TIMEBASEr },
    { "ETRAP_USEC_INST0r", ETRAP_USEC_INST0r },
    { "ETRAP_USEC_INST1r", ETRAP_USEC_INST1r },
    { "EXACT_MATCH_2m", EXACT_MATCH_2m },
    { "EXACT_MATCH_4m", EXACT_MATCH_4m },
    { "EXACT_MATCH_ACTION_PROFILEm", EXACT_MATCH_ACTION_PROFILEm },
    { "EXACT_MATCH_ACTION_TABLE_Am", EXACT_MATCH_ACTION_TABLE_Am },
    { "EXACT_MATCH_ACTION_TABLE_Bm", EXACT_MATCH_ACTION_TABLE_Bm },
    { "EXACT_MATCH_DEFAULT_POLICYm", EXACT_MATCH_DEFAULT_POLICYm },
    { "EXACT_MATCH_ECCm", EXACT_MATCH_ECCm },
    { "EXACT_MATCH_HASH_CONTROLm", EXACT_MATCH_HASH_CONTROLm },
    { "EXACT_MATCH_HIT_ONLYm", EXACT_MATCH_HIT_ONLYm },
    { "EXACT_MATCH_HT_DEBUG_CMDm", EXACT_MATCH_HT_DEBUG_CMDm },
    { "EXACT_MATCH_HT_DEBUG_KEYm", EXACT_MATCH_HT_DEBUG_KEYm },
    { "EXACT_MATCH_HT_DEBUG_RESULTm", EXACT_MATCH_HT_DEBUG_RESULTm },
    { "EXACT_MATCH_KEY_ATTRIBUTESm", EXACT_MATCH_KEY_ATTRIBUTESm },
    { "EXACT_MATCH_KEY_BUFFERm", EXACT_MATCH_KEY_BUFFERm },
    { "EXACT_MATCH_KEY_GEN_MASKm", EXACT_MATCH_KEY_GEN_MASKm },
    { "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm", EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECTm", EXACT_MATCH_LOGICAL_TABLE_SELECTm },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r", EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r", EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr", EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr", EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr", EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm", EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm", EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_TMr", EXACT_MATCH_LOGICAL_TABLE_SELECT_TMr },
    { "EXACT_MATCH_QOS_ACTIONS_PROFILEm", EXACT_MATCH_QOS_ACTIONS_PROFILEm },
    { "EXACT_MATCH_REMAP_TABLE_Am", EXACT_MATCH_REMAP_TABLE_Am },
    { "EXACT_MATCH_REMAP_TABLE_Bm", EXACT_MATCH_REMAP_TABLE_Bm },
    { "E_MIRROR_CONTROLm", E_MIRROR_CONTROLm },
    { "FAST_TRUNK_PORTS_1m", FAST_TRUNK_PORTS_1m },
    { "FAST_TRUNK_PORTS_2m", FAST_TRUNK_PORTS_2m },
    { "FAST_TRUNK_SIZEm", FAST_TRUNK_SIZEm },
    { "FIFO_COUNT_SELr", FIFO_COUNT_SELr },
    { "FLEXIBLE_IPV6_EXT_HDRr", FLEXIBLE_IPV6_EXT_HDRr },
    { "FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0r", FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0r },
    { "FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1r", FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1r },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0m", FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0m },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1m", FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1m },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0m", FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0m },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1m", FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1m },
    { "FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0m", FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0m },
    { "FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1m", FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1m },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r", FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r", FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m", FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m", FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_0_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_0_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_1_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_1_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_2_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_2_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_3_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_3_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_4_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_4_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_5_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_5_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_6_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_6_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_INST0m", FLEX_CTR_EGR_COUNTER_TABLE_7_INST0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_INST1m", FLEX_CTR_EGR_COUNTER_TABLE_7_INST1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0r", FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1r", FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1r },
    { "FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0r", FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0r },
    { "FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1r", FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1r },
    { "FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0r", FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0r },
    { "FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1r", FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_0_INST0r", FLEX_CTR_EGR_GROUP_ACTION_0_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_0_INST1r", FLEX_CTR_EGR_GROUP_ACTION_0_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_1_INST0r", FLEX_CTR_EGR_GROUP_ACTION_1_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_1_INST1r", FLEX_CTR_EGR_GROUP_ACTION_1_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_2_INST0r", FLEX_CTR_EGR_GROUP_ACTION_2_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_2_INST1r", FLEX_CTR_EGR_GROUP_ACTION_2_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_3_INST0r", FLEX_CTR_EGR_GROUP_ACTION_3_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_3_INST1r", FLEX_CTR_EGR_GROUP_ACTION_3_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1r },
    { "FLEX_CTR_EGR_INTR_ENABLEr", FLEX_CTR_EGR_INTR_ENABLEr },
    { "FLEX_CTR_EGR_INTR_STATUSr", FLEX_CTR_EGR_INTR_STATUSr },
    { "FLEX_CTR_EGR_MEM_RST_CTRLr", FLEX_CTR_EGR_MEM_RST_CTRLr },
    { "FLEX_CTR_EGR_MEM_RST_STATUSr", FLEX_CTR_EGR_MEM_RST_STATUSr },
    { "FLEX_CTR_EGR_MISC_CTRLr", FLEX_CTR_EGR_MISC_CTRLr },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0r", FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0r },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1r", FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1r },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m", FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m", FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m },
    { "FLEX_CTR_EGR_RAM_TM_CONTROL_INST0r", FLEX_CTR_EGR_RAM_TM_CONTROL_INST0r },
    { "FLEX_CTR_EGR_RAM_TM_CONTROL_INST1r", FLEX_CTR_EGR_RAM_TM_CONTROL_INST1r },
    { "FLEX_CTR_EGR_SER_FIFOm", FLEX_CTR_EGR_SER_FIFOm },
    { "FLEX_CTR_EGR_SER_FIFO_CTRLr", FLEX_CTR_EGR_SER_FIFO_CTRLr },
    { "FLEX_CTR_EGR_SER_FIFO_STATUSr", FLEX_CTR_EGR_SER_FIFO_STATUSr },
    { "FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0r", FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0r },
    { "FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1r", FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1r },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0m", FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0m },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1m", FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1m },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0m", FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0m },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1m", FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1m },
    { "FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0m", FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0m },
    { "FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1m", FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1m },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r", FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r", FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m", FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m", FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_INST0m", FLEX_CTR_ING_COUNTER_TABLE_0_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_INST1m", FLEX_CTR_ING_COUNTER_TABLE_0_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_INST0m", FLEX_CTR_ING_COUNTER_TABLE_10_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_INST1m", FLEX_CTR_ING_COUNTER_TABLE_10_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_INST0m", FLEX_CTR_ING_COUNTER_TABLE_11_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_INST1m", FLEX_CTR_ING_COUNTER_TABLE_11_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_INST0m", FLEX_CTR_ING_COUNTER_TABLE_1_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_INST1m", FLEX_CTR_ING_COUNTER_TABLE_1_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_INST0m", FLEX_CTR_ING_COUNTER_TABLE_2_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_INST1m", FLEX_CTR_ING_COUNTER_TABLE_2_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_INST0m", FLEX_CTR_ING_COUNTER_TABLE_3_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_INST1m", FLEX_CTR_ING_COUNTER_TABLE_3_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_INST0m", FLEX_CTR_ING_COUNTER_TABLE_4_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_INST1m", FLEX_CTR_ING_COUNTER_TABLE_4_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_INST0m", FLEX_CTR_ING_COUNTER_TABLE_5_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_INST1m", FLEX_CTR_ING_COUNTER_TABLE_5_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_INST0m", FLEX_CTR_ING_COUNTER_TABLE_6_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_INST1m", FLEX_CTR_ING_COUNTER_TABLE_6_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_INST0m", FLEX_CTR_ING_COUNTER_TABLE_7_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_INST1m", FLEX_CTR_ING_COUNTER_TABLE_7_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_INST0m", FLEX_CTR_ING_COUNTER_TABLE_8_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_INST1m", FLEX_CTR_ING_COUNTER_TABLE_8_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_INST0m", FLEX_CTR_ING_COUNTER_TABLE_9_INST0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_INST1m", FLEX_CTR_ING_COUNTER_TABLE_9_INST1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0r", FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0r },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1r", FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1r },
    { "FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0r", FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0r },
    { "FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1r", FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1r },
    { "FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0r", FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0r },
    { "FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1r", FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_0_INST0r", FLEX_CTR_ING_GROUP_ACTION_0_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_0_INST1r", FLEX_CTR_ING_GROUP_ACTION_0_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_1_INST0r", FLEX_CTR_ING_GROUP_ACTION_1_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_1_INST1r", FLEX_CTR_ING_GROUP_ACTION_1_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_2_INST0r", FLEX_CTR_ING_GROUP_ACTION_2_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_2_INST1r", FLEX_CTR_ING_GROUP_ACTION_2_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_3_INST0r", FLEX_CTR_ING_GROUP_ACTION_3_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_3_INST1r", FLEX_CTR_ING_GROUP_ACTION_3_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1r },
    { "FLEX_CTR_ING_INTR_ENABLEr", FLEX_CTR_ING_INTR_ENABLEr },
    { "FLEX_CTR_ING_INTR_STATUSr", FLEX_CTR_ING_INTR_STATUSr },
    { "FLEX_CTR_ING_MEM_RST_CTRLr", FLEX_CTR_ING_MEM_RST_CTRLr },
    { "FLEX_CTR_ING_MEM_RST_STATUSr", FLEX_CTR_ING_MEM_RST_STATUSr },
    { "FLEX_CTR_ING_MISC_CTRLr", FLEX_CTR_ING_MISC_CTRLr },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0r", FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0r },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1r", FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1r },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m", FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m", FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m },
    { "FLEX_CTR_ING_RAM_TM_CONTROL_INST0r", FLEX_CTR_ING_RAM_TM_CONTROL_INST0r },
    { "FLEX_CTR_ING_RAM_TM_CONTROL_INST1r", FLEX_CTR_ING_RAM_TM_CONTROL_INST1r },
    { "FLEX_CTR_ING_SER_FIFOm", FLEX_CTR_ING_SER_FIFOm },
    { "FLEX_CTR_ING_SER_FIFO_CTRLr", FLEX_CTR_ING_SER_FIFO_CTRLr },
    { "FLEX_CTR_ING_SER_FIFO_STATUSr", FLEX_CTR_ING_SER_FIFO_STATUSr },
    { "FLEX_CTR_SBS_CONTROLr", FLEX_CTR_SBS_CONTROLr },
    { "FLOW_COUNT_CONTROL_0r", FLOW_COUNT_CONTROL_0r },
    { "FLOW_COUNT_CONTROL_1r", FLOW_COUNT_CONTROL_1r },
    { "FLOW_COUNT_PORT_CONTEXTm", FLOW_COUNT_PORT_CONTEXTm },
    { "FP_TMr", FP_TMr },
    { "FP_UDF_OFFSETm", FP_UDF_OFFSETm },
    { "FP_UDF_TCAMm", FP_UDF_TCAMm },
    { "FROM_REMOTE_CPU_DA0r", FROM_REMOTE_CPU_DA0r },
    { "FROM_REMOTE_CPU_DA1r", FROM_REMOTE_CPU_DA1r },
    { "FROM_REMOTE_CPU_DAr", FROM_REMOTE_CPU_DAr },
    { "FROM_REMOTE_CPU_ETHERTYPEr", FROM_REMOTE_CPU_ETHERTYPEr },
    { "FROM_REMOTE_CPU_SIGNATUREr", FROM_REMOTE_CPU_SIGNATUREr },
    { "GLOBAL_MPLS_RANGE_1_LOWERr", GLOBAL_MPLS_RANGE_1_LOWERr },
    { "GLOBAL_MPLS_RANGE_1_UPPERr", GLOBAL_MPLS_RANGE_1_UPPERr },
    { "GLOBAL_MPLS_RANGE_2_LOWERr", GLOBAL_MPLS_RANGE_2_LOWERr },
    { "GLOBAL_MPLS_RANGE_2_UPPERr", GLOBAL_MPLS_RANGE_2_UPPERr },
    { "GLOBAL_MPLS_RANGE_LOWERr", GLOBAL_MPLS_RANGE_LOWERr },
    { "GLOBAL_MPLS_RANGE_UPPERr", GLOBAL_MPLS_RANGE_UPPERr },
    { "GTP_PORT_TABLEm", GTP_PORT_TABLEm },
    { "HASH_CONTROLr", HASH_CONTROLr },
    { "IADAPT_HW_CONFIGr", IADAPT_HW_CONFIGr },
    { "ICMP_ERROR_TYPEr", ICMP_ERROR_TYPEr },
    { "IDB_CA0_BUFFER_CONFIGr", IDB_CA0_BUFFER_CONFIGr },
    { "IDB_CA0_CONTROLr", IDB_CA0_CONTROLr },
    { "IDB_CA0_CT_CONTROLr", IDB_CA0_CT_CONTROLr },
    { "IDB_CA0_DBG_Ar", IDB_CA0_DBG_Ar },
    { "IDB_CA0_DBG_Br", IDB_CA0_DBG_Br },
    { "IDB_CA0_HW_STATUSr", IDB_CA0_HW_STATUSr },
    { "IDB_CA0_HW_STATUS_1r", IDB_CA0_HW_STATUS_1r },
    { "IDB_CA0_HW_STATUS_2r", IDB_CA0_HW_STATUS_2r },
    { "IDB_CA0_SER_CONTROLr", IDB_CA0_SER_CONTROLr },
    { "IDB_CA1_BUFFER_CONFIGr", IDB_CA1_BUFFER_CONFIGr },
    { "IDB_CA1_CONTROLr", IDB_CA1_CONTROLr },
    { "IDB_CA1_CT_CONTROLr", IDB_CA1_CT_CONTROLr },
    { "IDB_CA1_DBG_Ar", IDB_CA1_DBG_Ar },
    { "IDB_CA1_DBG_Br", IDB_CA1_DBG_Br },
    { "IDB_CA1_HW_STATUSr", IDB_CA1_HW_STATUSr },
    { "IDB_CA1_HW_STATUS_1r", IDB_CA1_HW_STATUS_1r },
    { "IDB_CA1_HW_STATUS_2r", IDB_CA1_HW_STATUS_2r },
    { "IDB_CA1_SER_CONTROLr", IDB_CA1_SER_CONTROLr },
    { "IDB_CA2_BUFFER_CONFIGr", IDB_CA2_BUFFER_CONFIGr },
    { "IDB_CA2_CONTROLr", IDB_CA2_CONTROLr },
    { "IDB_CA2_CT_CONTROLr", IDB_CA2_CT_CONTROLr },
    { "IDB_CA2_DBG_Ar", IDB_CA2_DBG_Ar },
    { "IDB_CA2_DBG_Br", IDB_CA2_DBG_Br },
    { "IDB_CA2_HW_STATUSr", IDB_CA2_HW_STATUSr },
    { "IDB_CA2_HW_STATUS_1r", IDB_CA2_HW_STATUS_1r },
    { "IDB_CA2_HW_STATUS_2r", IDB_CA2_HW_STATUS_2r },
    { "IDB_CA2_SER_CONTROLr", IDB_CA2_SER_CONTROLr },
    { "IDB_CA3_BUFFER_CONFIGr", IDB_CA3_BUFFER_CONFIGr },
    { "IDB_CA3_CONTROLr", IDB_CA3_CONTROLr },
    { "IDB_CA3_CT_CONTROLr", IDB_CA3_CT_CONTROLr },
    { "IDB_CA3_DBG_Ar", IDB_CA3_DBG_Ar },
    { "IDB_CA3_DBG_Br", IDB_CA3_DBG_Br },
    { "IDB_CA3_HW_STATUSr", IDB_CA3_HW_STATUSr },
    { "IDB_CA3_HW_STATUS_1r", IDB_CA3_HW_STATUS_1r },
    { "IDB_CA3_HW_STATUS_2r", IDB_CA3_HW_STATUS_2r },
    { "IDB_CA3_SER_CONTROLr", IDB_CA3_SER_CONTROLr },
    { "IDB_CA_AUX_BUFFER_CONFIGr", IDB_CA_AUX_BUFFER_CONFIGr },
    { "IDB_CA_AUX_CONTROLr", IDB_CA_AUX_CONTROLr },
    { "IDB_CA_AUX_ECC_STATUSr", IDB_CA_AUX_ECC_STATUSr },
    { "IDB_CA_AUX_HW_STATUSr", IDB_CA_AUX_HW_STATUSr },
    { "IDB_CA_AUX_SER_CONTROLr", IDB_CA_AUX_SER_CONTROLr },
    { "IDB_CA_CONTROL_1r", IDB_CA_CONTROL_1r },
    { "IDB_CA_CONTROL_2r", IDB_CA_CONTROL_2r },
    { "IDB_CA_ECC_STATUSr", IDB_CA_ECC_STATUSr },
    { "IDB_CA_RAM_CONTROLr", IDB_CA_RAM_CONTROLr },
    { "IDB_DBG_Br", IDB_DBG_Br },
    { "IDB_INTR_ENABLEr", IDB_INTR_ENABLEr },
    { "IDB_INTR_STATUSr", IDB_INTR_STATUSr },
    { "IDB_NULL_SLOT_PORT_NUMr", IDB_NULL_SLOT_PORT_NUMr },
    { "IDB_OBM0_BUFFER_CONFIGr", IDB_OBM0_BUFFER_CONFIGr },
    { "IDB_OBM0_CONTROLr", IDB_OBM0_CONTROLr },
    { "IDB_OBM0_CTRL_ECC_STATUSr", IDB_OBM0_CTRL_ECC_STATUSr },
    { "IDB_OBM0_CT_THRESHOLDr", IDB_OBM0_CT_THRESHOLDr },
    { "IDB_OBM0_DATA_ECC_STATUSr", IDB_OBM0_DATA_ECC_STATUSr },
    { "IDB_OBM0_DBG_Ar", IDB_OBM0_DBG_Ar },
    { "IDB_OBM0_DBG_Br", IDB_OBM0_DBG_Br },
    { "IDB_OBM0_DSCP_MAP_PORT0m", IDB_OBM0_DSCP_MAP_PORT0m },
    { "IDB_OBM0_DSCP_MAP_PORT1m", IDB_OBM0_DSCP_MAP_PORT1m },
    { "IDB_OBM0_DSCP_MAP_PORT2m", IDB_OBM0_DSCP_MAP_PORT2m },
    { "IDB_OBM0_DSCP_MAP_PORT3m", IDB_OBM0_DSCP_MAP_PORT3m },
    { "IDB_OBM0_ETAG_MAP_PORT0m", IDB_OBM0_ETAG_MAP_PORT0m },
    { "IDB_OBM0_ETAG_MAP_PORT1m", IDB_OBM0_ETAG_MAP_PORT1m },
    { "IDB_OBM0_ETAG_MAP_PORT2m", IDB_OBM0_ETAG_MAP_PORT2m },
    { "IDB_OBM0_ETAG_MAP_PORT3m", IDB_OBM0_ETAG_MAP_PORT3m },
    { "IDB_OBM0_FC_THRESHOLDr", IDB_OBM0_FC_THRESHOLDr },
    { "IDB_OBM0_FC_THRESHOLD_1r", IDB_OBM0_FC_THRESHOLD_1r },
    { "IDB_OBM0_FLOW_CONTROL_CONFIGr", IDB_OBM0_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM0_GSH_ETHERTYPEr", IDB_OBM0_GSH_ETHERTYPEr },
    { "IDB_OBM0_HW_STATUSr", IDB_OBM0_HW_STATUSr },
    { "IDB_OBM0_INNER_TPIDr", IDB_OBM0_INNER_TPIDr },
    { "IDB_OBM0_IOM_STATS_WINDOW_RESULTSm", IDB_OBM0_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM0_MAX_USAGEr", IDB_OBM0_MAX_USAGEr },
    { "IDB_OBM0_MAX_USAGE_1r", IDB_OBM0_MAX_USAGE_1r },
    { "IDB_OBM0_MAX_USAGE_SELECTr", IDB_OBM0_MAX_USAGE_SELECTr },
    { "IDB_OBM0_MONITOR_STATS_CONFIGr", IDB_OBM0_MONITOR_STATS_CONFIGr },
    { "IDB_OBM0_NIV_ETHERTYPEr", IDB_OBM0_NIV_ETHERTYPEr },
    { "IDB_OBM0_OPAQUE_TAG_CONFIGr", IDB_OBM0_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_0r", IDB_OBM0_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_1r", IDB_OBM0_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM0_OUTER_TPIDr", IDB_OBM0_OUTER_TPIDr },
    { "IDB_OBM0_OUTER_TPID_0r", IDB_OBM0_OUTER_TPID_0r },
    { "IDB_OBM0_OUTER_TPID_1r", IDB_OBM0_OUTER_TPID_1r },
    { "IDB_OBM0_OUTER_TPID_2r", IDB_OBM0_OUTER_TPID_2r },
    { "IDB_OBM0_OUTER_TPID_3r", IDB_OBM0_OUTER_TPID_3r },
    { "IDB_OBM0_OVERSUB_MON_ECC_STATUSr", IDB_OBM0_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM0_PE_ETHERTYPEr", IDB_OBM0_PE_ETHERTYPEr },
    { "IDB_OBM0_PORT_CONFIGr", IDB_OBM0_PORT_CONFIGr },
    { "IDB_OBM0_PRI_MAP_PORT0m", IDB_OBM0_PRI_MAP_PORT0m },
    { "IDB_OBM0_PRI_MAP_PORT1m", IDB_OBM0_PRI_MAP_PORT1m },
    { "IDB_OBM0_PRI_MAP_PORT2m", IDB_OBM0_PRI_MAP_PORT2m },
    { "IDB_OBM0_PRI_MAP_PORT3m", IDB_OBM0_PRI_MAP_PORT3m },
    { "IDB_OBM0_PROTOCOL_CONTROL_0r", IDB_OBM0_PROTOCOL_CONTROL_0r },
    { "IDB_OBM0_PROTOCOL_CONTROL_1r", IDB_OBM0_PROTOCOL_CONTROL_1r },
    { "IDB_OBM0_PROTOCOL_CONTROL_2r", IDB_OBM0_PROTOCOL_CONTROL_2r },
    { "IDB_OBM0_RAM_CONTROLr", IDB_OBM0_RAM_CONTROLr },
    { "IDB_OBM0_SER_CONTROLr", IDB_OBM0_SER_CONTROLr },
    { "IDB_OBM0_SHARED_CONFIGr", IDB_OBM0_SHARED_CONFIGr },
    { "IDB_OBM0_TC_MAP_PORT0m", IDB_OBM0_TC_MAP_PORT0m },
    { "IDB_OBM0_TC_MAP_PORT1m", IDB_OBM0_TC_MAP_PORT1m },
    { "IDB_OBM0_TC_MAP_PORT2m", IDB_OBM0_TC_MAP_PORT2m },
    { "IDB_OBM0_TC_MAP_PORT3m", IDB_OBM0_TC_MAP_PORT3m },
    { "IDB_OBM0_TDMr", IDB_OBM0_TDMr },
    { "IDB_OBM0_THRESHOLDr", IDB_OBM0_THRESHOLDr },
    { "IDB_OBM0_THRESHOLD_1r", IDB_OBM0_THRESHOLD_1r },
    { "IDB_OBM0_USAGEr", IDB_OBM0_USAGEr },
    { "IDB_OBM0_USAGE_1r", IDB_OBM0_USAGE_1r },
    { "IDB_OBM1_BUFFER_CONFIGr", IDB_OBM1_BUFFER_CONFIGr },
    { "IDB_OBM1_CONTROLr", IDB_OBM1_CONTROLr },
    { "IDB_OBM1_CTRL_ECC_STATUSr", IDB_OBM1_CTRL_ECC_STATUSr },
    { "IDB_OBM1_CT_THRESHOLDr", IDB_OBM1_CT_THRESHOLDr },
    { "IDB_OBM1_DATA_ECC_STATUSr", IDB_OBM1_DATA_ECC_STATUSr },
    { "IDB_OBM1_DBG_Ar", IDB_OBM1_DBG_Ar },
    { "IDB_OBM1_DBG_Br", IDB_OBM1_DBG_Br },
    { "IDB_OBM1_DSCP_MAP_PORT0m", IDB_OBM1_DSCP_MAP_PORT0m },
    { "IDB_OBM1_DSCP_MAP_PORT1m", IDB_OBM1_DSCP_MAP_PORT1m },
    { "IDB_OBM1_DSCP_MAP_PORT2m", IDB_OBM1_DSCP_MAP_PORT2m },
    { "IDB_OBM1_DSCP_MAP_PORT3m", IDB_OBM1_DSCP_MAP_PORT3m },
    { "IDB_OBM1_ETAG_MAP_PORT0m", IDB_OBM1_ETAG_MAP_PORT0m },
    { "IDB_OBM1_ETAG_MAP_PORT1m", IDB_OBM1_ETAG_MAP_PORT1m },
    { "IDB_OBM1_ETAG_MAP_PORT2m", IDB_OBM1_ETAG_MAP_PORT2m },
    { "IDB_OBM1_ETAG_MAP_PORT3m", IDB_OBM1_ETAG_MAP_PORT3m },
    { "IDB_OBM1_FC_THRESHOLDr", IDB_OBM1_FC_THRESHOLDr },
    { "IDB_OBM1_FC_THRESHOLD_1r", IDB_OBM1_FC_THRESHOLD_1r },
    { "IDB_OBM1_FLOW_CONTROL_CONFIGr", IDB_OBM1_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM1_GSH_ETHERTYPEr", IDB_OBM1_GSH_ETHERTYPEr },
    { "IDB_OBM1_HW_STATUSr", IDB_OBM1_HW_STATUSr },
    { "IDB_OBM1_INNER_TPIDr", IDB_OBM1_INNER_TPIDr },
    { "IDB_OBM1_IOM_STATS_WINDOW_RESULTSm", IDB_OBM1_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM1_MAX_USAGEr", IDB_OBM1_MAX_USAGEr },
    { "IDB_OBM1_MAX_USAGE_1r", IDB_OBM1_MAX_USAGE_1r },
    { "IDB_OBM1_MAX_USAGE_SELECTr", IDB_OBM1_MAX_USAGE_SELECTr },
    { "IDB_OBM1_MONITOR_STATS_CONFIGr", IDB_OBM1_MONITOR_STATS_CONFIGr },
    { "IDB_OBM1_NIV_ETHERTYPEr", IDB_OBM1_NIV_ETHERTYPEr },
    { "IDB_OBM1_OPAQUE_TAG_CONFIGr", IDB_OBM1_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_0r", IDB_OBM1_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_1r", IDB_OBM1_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM1_OUTER_TPIDr", IDB_OBM1_OUTER_TPIDr },
    { "IDB_OBM1_OUTER_TPID_0r", IDB_OBM1_OUTER_TPID_0r },
    { "IDB_OBM1_OUTER_TPID_1r", IDB_OBM1_OUTER_TPID_1r },
    { "IDB_OBM1_OUTER_TPID_2r", IDB_OBM1_OUTER_TPID_2r },
    { "IDB_OBM1_OUTER_TPID_3r", IDB_OBM1_OUTER_TPID_3r },
    { "IDB_OBM1_OVERSUB_MON_ECC_STATUSr", IDB_OBM1_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM1_PE_ETHERTYPEr", IDB_OBM1_PE_ETHERTYPEr },
    { "IDB_OBM1_PORT_CONFIGr", IDB_OBM1_PORT_CONFIGr },
    { "IDB_OBM1_PRI_MAP_PORT0m", IDB_OBM1_PRI_MAP_PORT0m },
    { "IDB_OBM1_PRI_MAP_PORT1m", IDB_OBM1_PRI_MAP_PORT1m },
    { "IDB_OBM1_PRI_MAP_PORT2m", IDB_OBM1_PRI_MAP_PORT2m },
    { "IDB_OBM1_PRI_MAP_PORT3m", IDB_OBM1_PRI_MAP_PORT3m },
    { "IDB_OBM1_PROTOCOL_CONTROL_0r", IDB_OBM1_PROTOCOL_CONTROL_0r },
    { "IDB_OBM1_PROTOCOL_CONTROL_1r", IDB_OBM1_PROTOCOL_CONTROL_1r },
    { "IDB_OBM1_PROTOCOL_CONTROL_2r", IDB_OBM1_PROTOCOL_CONTROL_2r },
    { "IDB_OBM1_RAM_CONTROLr", IDB_OBM1_RAM_CONTROLr },
    { "IDB_OBM1_SER_CONTROLr", IDB_OBM1_SER_CONTROLr },
    { "IDB_OBM1_SHARED_CONFIGr", IDB_OBM1_SHARED_CONFIGr },
    { "IDB_OBM1_TC_MAP_PORT0m", IDB_OBM1_TC_MAP_PORT0m },
    { "IDB_OBM1_TC_MAP_PORT1m", IDB_OBM1_TC_MAP_PORT1m },
    { "IDB_OBM1_TC_MAP_PORT2m", IDB_OBM1_TC_MAP_PORT2m },
    { "IDB_OBM1_TC_MAP_PORT3m", IDB_OBM1_TC_MAP_PORT3m },
    { "IDB_OBM1_TDMr", IDB_OBM1_TDMr },
    { "IDB_OBM1_THRESHOLDr", IDB_OBM1_THRESHOLDr },
    { "IDB_OBM1_THRESHOLD_1r", IDB_OBM1_THRESHOLD_1r },
    { "IDB_OBM1_USAGEr", IDB_OBM1_USAGEr },
    { "IDB_OBM1_USAGE_1r", IDB_OBM1_USAGE_1r },
    { "IDB_OBM2_BUFFER_CONFIGr", IDB_OBM2_BUFFER_CONFIGr },
    { "IDB_OBM2_CONTROLr", IDB_OBM2_CONTROLr },
    { "IDB_OBM2_CTRL_ECC_STATUSr", IDB_OBM2_CTRL_ECC_STATUSr },
    { "IDB_OBM2_CT_THRESHOLDr", IDB_OBM2_CT_THRESHOLDr },
    { "IDB_OBM2_DATA_ECC_STATUSr", IDB_OBM2_DATA_ECC_STATUSr },
    { "IDB_OBM2_DBG_Ar", IDB_OBM2_DBG_Ar },
    { "IDB_OBM2_DBG_Br", IDB_OBM2_DBG_Br },
    { "IDB_OBM2_DSCP_MAP_PORT0m", IDB_OBM2_DSCP_MAP_PORT0m },
    { "IDB_OBM2_DSCP_MAP_PORT1m", IDB_OBM2_DSCP_MAP_PORT1m },
    { "IDB_OBM2_DSCP_MAP_PORT2m", IDB_OBM2_DSCP_MAP_PORT2m },
    { "IDB_OBM2_DSCP_MAP_PORT3m", IDB_OBM2_DSCP_MAP_PORT3m },
    { "IDB_OBM2_ETAG_MAP_PORT0m", IDB_OBM2_ETAG_MAP_PORT0m },
    { "IDB_OBM2_ETAG_MAP_PORT1m", IDB_OBM2_ETAG_MAP_PORT1m },
    { "IDB_OBM2_ETAG_MAP_PORT2m", IDB_OBM2_ETAG_MAP_PORT2m },
    { "IDB_OBM2_ETAG_MAP_PORT3m", IDB_OBM2_ETAG_MAP_PORT3m },
    { "IDB_OBM2_FC_THRESHOLDr", IDB_OBM2_FC_THRESHOLDr },
    { "IDB_OBM2_FC_THRESHOLD_1r", IDB_OBM2_FC_THRESHOLD_1r },
    { "IDB_OBM2_FLOW_CONTROL_CONFIGr", IDB_OBM2_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM2_GSH_ETHERTYPEr", IDB_OBM2_GSH_ETHERTYPEr },
    { "IDB_OBM2_HW_STATUSr", IDB_OBM2_HW_STATUSr },
    { "IDB_OBM2_INNER_TPIDr", IDB_OBM2_INNER_TPIDr },
    { "IDB_OBM2_IOM_STATS_WINDOW_RESULTSm", IDB_OBM2_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM2_MAX_USAGEr", IDB_OBM2_MAX_USAGEr },
    { "IDB_OBM2_MAX_USAGE_1r", IDB_OBM2_MAX_USAGE_1r },
    { "IDB_OBM2_MAX_USAGE_SELECTr", IDB_OBM2_MAX_USAGE_SELECTr },
    { "IDB_OBM2_MONITOR_STATS_CONFIGr", IDB_OBM2_MONITOR_STATS_CONFIGr },
    { "IDB_OBM2_NIV_ETHERTYPEr", IDB_OBM2_NIV_ETHERTYPEr },
    { "IDB_OBM2_OPAQUE_TAG_CONFIGr", IDB_OBM2_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_0r", IDB_OBM2_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_1r", IDB_OBM2_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM2_OUTER_TPIDr", IDB_OBM2_OUTER_TPIDr },
    { "IDB_OBM2_OUTER_TPID_0r", IDB_OBM2_OUTER_TPID_0r },
    { "IDB_OBM2_OUTER_TPID_1r", IDB_OBM2_OUTER_TPID_1r },
    { "IDB_OBM2_OUTER_TPID_2r", IDB_OBM2_OUTER_TPID_2r },
    { "IDB_OBM2_OUTER_TPID_3r", IDB_OBM2_OUTER_TPID_3r },
    { "IDB_OBM2_OVERSUB_MON_ECC_STATUSr", IDB_OBM2_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM2_PE_ETHERTYPEr", IDB_OBM2_PE_ETHERTYPEr },
    { "IDB_OBM2_PORT_CONFIGr", IDB_OBM2_PORT_CONFIGr },
    { "IDB_OBM2_PRI_MAP_PORT0m", IDB_OBM2_PRI_MAP_PORT0m },
    { "IDB_OBM2_PRI_MAP_PORT1m", IDB_OBM2_PRI_MAP_PORT1m },
    { "IDB_OBM2_PRI_MAP_PORT2m", IDB_OBM2_PRI_MAP_PORT2m },
    { "IDB_OBM2_PRI_MAP_PORT3m", IDB_OBM2_PRI_MAP_PORT3m },
    { "IDB_OBM2_PROTOCOL_CONTROL_0r", IDB_OBM2_PROTOCOL_CONTROL_0r },
    { "IDB_OBM2_PROTOCOL_CONTROL_1r", IDB_OBM2_PROTOCOL_CONTROL_1r },
    { "IDB_OBM2_PROTOCOL_CONTROL_2r", IDB_OBM2_PROTOCOL_CONTROL_2r },
    { "IDB_OBM2_RAM_CONTROLr", IDB_OBM2_RAM_CONTROLr },
    { "IDB_OBM2_SER_CONTROLr", IDB_OBM2_SER_CONTROLr },
    { "IDB_OBM2_SHARED_CONFIGr", IDB_OBM2_SHARED_CONFIGr },
    { "IDB_OBM2_TC_MAP_PORT0m", IDB_OBM2_TC_MAP_PORT0m },
    { "IDB_OBM2_TC_MAP_PORT1m", IDB_OBM2_TC_MAP_PORT1m },
    { "IDB_OBM2_TC_MAP_PORT2m", IDB_OBM2_TC_MAP_PORT2m },
    { "IDB_OBM2_TC_MAP_PORT3m", IDB_OBM2_TC_MAP_PORT3m },
    { "IDB_OBM2_TDMr", IDB_OBM2_TDMr },
    { "IDB_OBM2_THRESHOLDr", IDB_OBM2_THRESHOLDr },
    { "IDB_OBM2_THRESHOLD_1r", IDB_OBM2_THRESHOLD_1r },
    { "IDB_OBM2_USAGEr", IDB_OBM2_USAGEr },
    { "IDB_OBM2_USAGE_1r", IDB_OBM2_USAGE_1r },
    { "IDB_OBM3_BUFFER_CONFIGr", IDB_OBM3_BUFFER_CONFIGr },
    { "IDB_OBM3_CONTROLr", IDB_OBM3_CONTROLr },
    { "IDB_OBM3_CTRL_ECC_STATUSr", IDB_OBM3_CTRL_ECC_STATUSr },
    { "IDB_OBM3_CT_THRESHOLDr", IDB_OBM3_CT_THRESHOLDr },
    { "IDB_OBM3_DATA_ECC_STATUSr", IDB_OBM3_DATA_ECC_STATUSr },
    { "IDB_OBM3_DBG_Ar", IDB_OBM3_DBG_Ar },
    { "IDB_OBM3_DBG_Br", IDB_OBM3_DBG_Br },
    { "IDB_OBM3_DSCP_MAP_PORT0m", IDB_OBM3_DSCP_MAP_PORT0m },
    { "IDB_OBM3_DSCP_MAP_PORT1m", IDB_OBM3_DSCP_MAP_PORT1m },
    { "IDB_OBM3_DSCP_MAP_PORT2m", IDB_OBM3_DSCP_MAP_PORT2m },
    { "IDB_OBM3_DSCP_MAP_PORT3m", IDB_OBM3_DSCP_MAP_PORT3m },
    { "IDB_OBM3_ETAG_MAP_PORT0m", IDB_OBM3_ETAG_MAP_PORT0m },
    { "IDB_OBM3_ETAG_MAP_PORT1m", IDB_OBM3_ETAG_MAP_PORT1m },
    { "IDB_OBM3_ETAG_MAP_PORT2m", IDB_OBM3_ETAG_MAP_PORT2m },
    { "IDB_OBM3_ETAG_MAP_PORT3m", IDB_OBM3_ETAG_MAP_PORT3m },
    { "IDB_OBM3_FC_THRESHOLDr", IDB_OBM3_FC_THRESHOLDr },
    { "IDB_OBM3_FC_THRESHOLD_1r", IDB_OBM3_FC_THRESHOLD_1r },
    { "IDB_OBM3_FLOW_CONTROL_CONFIGr", IDB_OBM3_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM3_GSH_ETHERTYPEr", IDB_OBM3_GSH_ETHERTYPEr },
    { "IDB_OBM3_HW_STATUSr", IDB_OBM3_HW_STATUSr },
    { "IDB_OBM3_INNER_TPIDr", IDB_OBM3_INNER_TPIDr },
    { "IDB_OBM3_IOM_STATS_WINDOW_RESULTSm", IDB_OBM3_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM3_MAX_USAGEr", IDB_OBM3_MAX_USAGEr },
    { "IDB_OBM3_MAX_USAGE_1r", IDB_OBM3_MAX_USAGE_1r },
    { "IDB_OBM3_MAX_USAGE_SELECTr", IDB_OBM3_MAX_USAGE_SELECTr },
    { "IDB_OBM3_MONITOR_STATS_CONFIGr", IDB_OBM3_MONITOR_STATS_CONFIGr },
    { "IDB_OBM3_NIV_ETHERTYPEr", IDB_OBM3_NIV_ETHERTYPEr },
    { "IDB_OBM3_OPAQUE_TAG_CONFIGr", IDB_OBM3_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_0r", IDB_OBM3_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_1r", IDB_OBM3_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM3_OUTER_TPIDr", IDB_OBM3_OUTER_TPIDr },
    { "IDB_OBM3_OUTER_TPID_0r", IDB_OBM3_OUTER_TPID_0r },
    { "IDB_OBM3_OUTER_TPID_1r", IDB_OBM3_OUTER_TPID_1r },
    { "IDB_OBM3_OUTER_TPID_2r", IDB_OBM3_OUTER_TPID_2r },
    { "IDB_OBM3_OUTER_TPID_3r", IDB_OBM3_OUTER_TPID_3r },
    { "IDB_OBM3_OVERSUB_MON_ECC_STATUSr", IDB_OBM3_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM3_PE_ETHERTYPEr", IDB_OBM3_PE_ETHERTYPEr },
    { "IDB_OBM3_PORT_CONFIGr", IDB_OBM3_PORT_CONFIGr },
    { "IDB_OBM3_PRI_MAP_PORT0m", IDB_OBM3_PRI_MAP_PORT0m },
    { "IDB_OBM3_PRI_MAP_PORT1m", IDB_OBM3_PRI_MAP_PORT1m },
    { "IDB_OBM3_PRI_MAP_PORT2m", IDB_OBM3_PRI_MAP_PORT2m },
    { "IDB_OBM3_PRI_MAP_PORT3m", IDB_OBM3_PRI_MAP_PORT3m },
    { "IDB_OBM3_PROTOCOL_CONTROL_0r", IDB_OBM3_PROTOCOL_CONTROL_0r },
    { "IDB_OBM3_PROTOCOL_CONTROL_1r", IDB_OBM3_PROTOCOL_CONTROL_1r },
    { "IDB_OBM3_PROTOCOL_CONTROL_2r", IDB_OBM3_PROTOCOL_CONTROL_2r },
    { "IDB_OBM3_RAM_CONTROLr", IDB_OBM3_RAM_CONTROLr },
    { "IDB_OBM3_SER_CONTROLr", IDB_OBM3_SER_CONTROLr },
    { "IDB_OBM3_SHARED_CONFIGr", IDB_OBM3_SHARED_CONFIGr },
    { "IDB_OBM3_TC_MAP_PORT0m", IDB_OBM3_TC_MAP_PORT0m },
    { "IDB_OBM3_TC_MAP_PORT1m", IDB_OBM3_TC_MAP_PORT1m },
    { "IDB_OBM3_TC_MAP_PORT2m", IDB_OBM3_TC_MAP_PORT2m },
    { "IDB_OBM3_TC_MAP_PORT3m", IDB_OBM3_TC_MAP_PORT3m },
    { "IDB_OBM3_TDMr", IDB_OBM3_TDMr },
    { "IDB_OBM3_THRESHOLDr", IDB_OBM3_THRESHOLDr },
    { "IDB_OBM3_THRESHOLD_1r", IDB_OBM3_THRESHOLD_1r },
    { "IDB_OBM3_USAGEr", IDB_OBM3_USAGEr },
    { "IDB_OBM3_USAGE_1r", IDB_OBM3_USAGE_1r },
    { "IDB_OBM_MONITOR_CONFIGr", IDB_OBM_MONITOR_CONFIGr },
    { "IDB_PA_RESET_CONTROLr", IDB_PA_RESET_CONTROLr },
    { "IDB_PFC_MON_CONFIGr", IDB_PFC_MON_CONFIGr },
    { "IDB_PFC_MON_ECC_STATUSr", IDB_PFC_MON_ECC_STATUSr },
    { "IDB_PFC_MON_INITr", IDB_PFC_MON_INITr },
    { "IDB_PFC_MON_SER_CONTROLr", IDB_PFC_MON_SER_CONTROLr },
    { "IFA_DETECT_CONFIG_0r", IFA_DETECT_CONFIG_0r },
    { "IFA_HDR_CONFIGr", IFA_HDR_CONFIGr },
    { "IFP_AND_REDIRECTION_PROFILEm", IFP_AND_REDIRECTION_PROFILEm },
    { "IFP_CAM_DBGCTRLr", IFP_CAM_DBGCTRLr },
    { "IFP_CONFIGr", IFP_CONFIGr },
    { "IFP_COS_MAPm", IFP_COS_MAPm },
    { "IFP_DROP_VECTOR_MASKm", IFP_DROP_VECTOR_MASKm },
    { "IFP_ECMP_HASH_CONTROLr", IFP_ECMP_HASH_CONTROLr },
    { "IFP_EGRESS_PORT_CHECK_FOR_DROPm", IFP_EGRESS_PORT_CHECK_FOR_DROPm },
    { "IFP_EGRESS_PORT_CHECK_FOR_REDIRECTm", IFP_EGRESS_PORT_CHECK_FOR_REDIRECTm },
    { "IFP_HW_CONFIGr", IFP_HW_CONFIGr },
    { "IFP_I2E_CLASSID_SELECTm", IFP_I2E_CLASSID_SELECTm },
    { "IFP_KEY_GEN_PROGRAM_PROFILE2m", IFP_KEY_GEN_PROGRAM_PROFILE2m },
    { "IFP_KEY_GEN_PROGRAM_PROFILEm", IFP_KEY_GEN_PROGRAM_PROFILEm },
    { "IFP_KEY_GEN_PROGRAM_PROFILE_ISDWm", IFP_KEY_GEN_PROGRAM_PROFILE_ISDWm },
    { "IFP_LOGICAL_TABLE_ACTION_PRIORITYm", IFP_LOGICAL_TABLE_ACTION_PRIORITYm },
    { "IFP_LOGICAL_TABLE_CONFIGr", IFP_LOGICAL_TABLE_CONFIGr },
    { "IFP_LOGICAL_TABLE_SELECTm", IFP_LOGICAL_TABLE_SELECTm },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r", IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r", IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr", IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr", IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr },
    { "IFP_LOGICAL_TABLE_SELECT_CONFIGr", IFP_LOGICAL_TABLE_SELECT_CONFIGr },
    { "IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr", IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr },
    { "IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm", IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm },
    { "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm", IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm },
    { "IFP_LOGICAL_TABLE_SELECT_TMr", IFP_LOGICAL_TABLE_SELECT_TMr },
    { "IFP_METER_CONTROLr", IFP_METER_CONTROLr },
    { "IFP_METER_TABLE_INST0m", IFP_METER_TABLE_INST0m },
    { "IFP_METER_TABLE_INST1m", IFP_METER_TABLE_INST1m },
    { "IFP_OR_REDIRECTION_PROFILEm", IFP_OR_REDIRECTION_PROFILEm },
    { "IFP_PARITY_CONTROLr", IFP_PARITY_CONTROLr },
    { "IFP_POLICY_TABLEm", IFP_POLICY_TABLEm },
    { "IFP_PORT_METER_MAPm", IFP_PORT_METER_MAPm },
    { "IFP_RANGE_CHECKm", IFP_RANGE_CHECKm },
    { "IFP_RANGE_CHECK_MASK_Am", IFP_RANGE_CHECK_MASK_Am },
    { "IFP_RANGE_CHECK_MASK_Bm", IFP_RANGE_CHECK_MASK_Bm },
    { "IFP_REFRESH_CONFIGr", IFP_REFRESH_CONFIGr },
    { "IFP_SLICE_METER_MAP_ENABLEr", IFP_SLICE_METER_MAP_ENABLEr },
    { "IFP_SPARE_DEBUGr", IFP_SPARE_DEBUGr },
    { "IFP_TCAMm", IFP_TCAMm },
    { "IFP_TCAM_POOL0_BIST_STATUSr", IFP_TCAM_POOL0_BIST_STATUSr },
    { "IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64r", IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64r },
    { "IFP_TCAM_POOL0_CAM_BIST_CONFIG_64r", IFP_TCAM_POOL0_CAM_BIST_CONFIG_64r },
    { "IFP_TCAM_POOL1_BIST_STATUSr", IFP_TCAM_POOL1_BIST_STATUSr },
    { "IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64r", IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64r },
    { "IFP_TCAM_POOL1_CAM_BIST_CONFIG_64r", IFP_TCAM_POOL1_CAM_BIST_CONFIG_64r },
    { "IFP_TCAM_POOL2_BIST_STATUSr", IFP_TCAM_POOL2_BIST_STATUSr },
    { "IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64r", IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64r },
    { "IFP_TCAM_POOL2_CAM_BIST_CONFIG_64r", IFP_TCAM_POOL2_CAM_BIST_CONFIG_64r },
    { "IFWD1_EN_COR_ERR_RPTr", IFWD1_EN_COR_ERR_RPTr },
    { "IFWD1_HW_CONFIGr", IFWD1_HW_CONFIGr },
    { "IFWD1_RAM_DBGCTRL_0_64r", IFWD1_RAM_DBGCTRL_0_64r },
    { "IFWD1_SER_CONTROLr", IFWD1_SER_CONTROLr },
    { "IFWD2_HW_CONFIGr", IFWD2_HW_CONFIGr },
    { "IGMP_MLD_PKT_CONTROLr", IGMP_MLD_PKT_CONTROLr },
    { "ILPM_SER_CONTROLr", ILPM_SER_CONTROLr },
    { "IMRP4_64r", IMRP4_64r },
    { "IMRP6_64r", IMRP6_64r },
    { "ING_1588_INGRESS_CTRLm", ING_1588_INGRESS_CTRLm },
    { "ING_1588_PARSING_CONTROLr", ING_1588_PARSING_CONTROLr },
    { "ING_CONFIG_64r", ING_CONFIG_64r },
    { "ING_DEST_PORT_ENABLEm", ING_DEST_PORT_ENABLEm },
    { "ING_DII_AUX_ARB_CONTROLr", ING_DII_AUX_ARB_CONTROLr },
    { "ING_DII_DEBUG_CONFIGr", ING_DII_DEBUG_CONFIGr },
    { "ING_DII_DPP_CTRLr", ING_DII_DPP_CTRLr },
    { "ING_DII_ECC_CONTROLr", ING_DII_ECC_CONTROLr },
    { "ING_DII_EVENT_FIFO_STATUSr", ING_DII_EVENT_FIFO_STATUSr },
    { "ING_DII_EVENT_FIFO_STATUS_1r", ING_DII_EVENT_FIFO_STATUS_1r },
    { "ING_DII_HW_RESET_CONTROL_0r", ING_DII_HW_RESET_CONTROL_0r },
    { "ING_DII_HW_STATUSr", ING_DII_HW_STATUSr },
    { "ING_DII_INTR_ENABLEr", ING_DII_INTR_ENABLEr },
    { "ING_DII_INTR_STATUSr", ING_DII_INTR_STATUSr },
    { "ING_DII_NULL_SLOT_CFGr", ING_DII_NULL_SLOT_CFGr },
    { "ING_DII_Q_BEGINr", ING_DII_Q_BEGINr },
    { "ING_DII_RAM_CONTROLr", ING_DII_RAM_CONTROLr },
    { "ING_DII_SER_CONTROL_0r", ING_DII_SER_CONTROL_0r },
    { "ING_DII_SER_CONTROL_1r", ING_DII_SER_CONTROL_1r },
    { "ING_DII_SER_SCAN_CONFIGr", ING_DII_SER_SCAN_CONFIGr },
    { "ING_DII_SER_SCAN_STATUSr", ING_DII_SER_SCAN_STATUSr },
    { "ING_DOI_EVENT_FIFO_STATUSr", ING_DOI_EVENT_FIFO_STATUSr },
    { "ING_DOI_INTR_ENABLEr", ING_DOI_INTR_ENABLEr },
    { "ING_DOI_INTR_STATUSr", ING_DOI_INTR_STATUSr },
    { "ING_DOI_RAM_CONTROLr", ING_DOI_RAM_CONTROLr },
    { "ING_DOI_SER_CONTROLr", ING_DOI_SER_CONTROLr },
    { "ING_DOI_SER_FIFOm", ING_DOI_SER_FIFOm },
    { "ING_DOI_SER_FIFO_CTRLr", ING_DOI_SER_FIFO_CTRLr },
    { "ING_DOI_SER_FIFO_STATUSr", ING_DOI_SER_FIFO_STATUSr },
    { "ING_ECN_COUNTER_64r", ING_ECN_COUNTER_64r },
    { "ING_EGRMSKBMAPm", ING_EGRMSKBMAPm },
    { "ING_EN_EFILTER_BITMAPm", ING_EN_EFILTER_BITMAPm },
    { "ING_EVENT_DEBUGr", ING_EVENT_DEBUGr },
    { "ING_EVENT_DEBUG_2r", ING_EVENT_DEBUG_2r },
    { "ING_EVENT_DEBUG_3r", ING_EVENT_DEBUG_3r },
    { "ING_EVENT_DEBUG_4r", ING_EVENT_DEBUG_4r },
    { "ING_EVENT_MASK_0m", ING_EVENT_MASK_0m },
    { "ING_EVENT_MASK_1m", ING_EVENT_MASK_1m },
    { "ING_EVENT_MASK_2m", ING_EVENT_MASK_2m },
    { "ING_EVENT_MASK_3m", ING_EVENT_MASK_3m },
    { "ING_EVENT_MASK_4m", ING_EVENT_MASK_4m },
    { "ING_EVENT_MASK_5m", ING_EVENT_MASK_5m },
    { "ING_EVENT_MASK_6m", ING_EVENT_MASK_6m },
    { "ING_EVENT_MASK_7m", ING_EVENT_MASK_7m },
    { "ING_EXP_TO_IP_ECN_MAPPINGm", ING_EXP_TO_IP_ECN_MAPPINGm },
    { "ING_FLEX_CTR_OFFSET_TABLE_0_INST0m", ING_FLEX_CTR_OFFSET_TABLE_0_INST0m },
    { "ING_FLEX_CTR_OFFSET_TABLE_0_INST1m", ING_FLEX_CTR_OFFSET_TABLE_0_INST1m },
    { "ING_FLEX_CTR_OFFSET_TABLE_1_INST0m", ING_FLEX_CTR_OFFSET_TABLE_1_INST0m },
    { "ING_FLEX_CTR_OFFSET_TABLE_1_INST1m", ING_FLEX_CTR_OFFSET_TABLE_1_INST1m },
    { "ING_FLEX_CTR_OFFSET_TABLE_2_INST0m", ING_FLEX_CTR_OFFSET_TABLE_2_INST0m },
    { "ING_FLEX_CTR_OFFSET_TABLE_2_INST1m", ING_FLEX_CTR_OFFSET_TABLE_2_INST1m },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r", ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r", ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r", ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r", ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r", ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r", ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r", ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r", ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r", ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r", ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r", ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r", ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r },
    { "ING_GSH_ETHERTYPEr", ING_GSH_ETHERTYPEr },
    { "ING_GTP_CONTROLr", ING_GTP_CONTROLr },
    { "ING_HASH_CONFIG_0r", ING_HASH_CONFIG_0r },
    { "ING_IDB_TO_DEVICE_PORT_MAPm", ING_IDB_TO_DEVICE_PORT_MAPm },
    { "ING_IPV6_MC_RESERVED_ADDRESSm", ING_IPV6_MC_RESERVED_ADDRESSm },
    { "ING_L3_NEXT_HOPm", ING_L3_NEXT_HOPm },
    { "ING_MIRROR_COS_CONTROLr", ING_MIRROR_COS_CONTROLr },
    { "ING_MIRROR_EVENT_PROFILEm", ING_MIRROR_EVENT_PROFILEm },
    { "ING_MIRROR_EVENT_PROFILE_DATA_ONLYm", ING_MIRROR_EVENT_PROFILE_DATA_ONLYm },
    { "ING_MIRROR_EVENT_PROFILE_ONLYm", ING_MIRROR_EVENT_PROFILE_ONLYm },
    { "ING_MIRROR_ON_DROP_CONFIGr", ING_MIRROR_ON_DROP_CONFIGr },
    { "ING_MIRROR_SESSIONm", ING_MIRROR_SESSIONm },
    { "ING_MISC_CONFIG2r", ING_MISC_CONFIG2r },
    { "ING_MISC_CONFIGr", ING_MISC_CONFIGr },
    { "ING_MPLS_EXP_MAPPINGm", ING_MPLS_EXP_MAPPINGm },
    { "ING_OUTER_DOT1P_MAPPING_TABLEm", ING_OUTER_DOT1P_MAPPING_TABLEm },
    { "ING_OUTER_TPIDr", ING_OUTER_TPIDr },
    { "ING_OUTER_TPID_0r", ING_OUTER_TPID_0r },
    { "ING_OUTER_TPID_1r", ING_OUTER_TPID_1r },
    { "ING_OUTER_TPID_2r", ING_OUTER_TPID_2r },
    { "ING_OUTER_TPID_3r", ING_OUTER_TPID_3r },
    { "ING_PHY_TO_IDB_PORT_MAPm", ING_PHY_TO_IDB_PORT_MAPm },
    { "ING_PRI_CNG_MAPm", ING_PRI_CNG_MAPm },
    { "ING_PROC_CONTROLr", ING_PROC_CONTROLr },
    { "ING_SCTP_CONTROLr", ING_SCTP_CONTROLr },
    { "ING_SER_FIFOm", ING_SER_FIFOm },
    { "ING_SER_FIFO_CTRLr", ING_SER_FIFO_CTRLr },
    { "ING_SRV6_CONTROLr", ING_SRV6_CONTROLr },
    { "ING_SRV6_CONTROL_1r", ING_SRV6_CONTROL_1r },
    { "ING_SRV6_CONTROL_2r", ING_SRV6_CONTROL_2r },
    { "ING_SRV6_CONTROL_3r", ING_SRV6_CONTROL_3r },
    { "ING_TUNNEL_ECN_DECAPm", ING_TUNNEL_ECN_DECAPm },
    { "ING_UNTAGGED_PHBm", ING_UNTAGGED_PHBm },
    { "ING_VLAN_TAG_ACTION_PROFILEm", ING_VLAN_TAG_ACTION_PROFILEm },
    { "ING_WESP_PROTO_CONTROLr", ING_WESP_PROTO_CONTROLr },
    { "INNER_L2_OUTER_TPIDr", INNER_L2_OUTER_TPIDr },
    { "INNER_L2_OUTER_TPID_0r", INNER_L2_OUTER_TPID_0r },
    { "INNER_L2_OUTER_TPID_1r", INNER_L2_OUTER_TPID_1r },
    { "INNER_L2_OUTER_TPID_2r", INNER_L2_OUTER_TPID_2r },
    { "INNER_L2_OUTER_TPID_3r", INNER_L2_OUTER_TPID_3r },
    { "INSTRUMENTATION_TRIGGERS_ENABLEm", INSTRUMENTATION_TRIGGERS_ENABLEm },
    { "INSTRUMENT_CPU_COS_CONFIGr", INSTRUMENT_CPU_COS_CONFIGr },
    { "INTR_CONFIG_MASKr", INTR_CONFIG_MASKr },
    { "INTR_CONFIG_MASK_0r", INTR_CONFIG_MASK_0r },
    { "INTR_CONFIG_MASK_1r", INTR_CONFIG_MASK_1r },
    { "INTR_CONFIG_MASK_2r", INTR_CONFIG_MASK_2r },
    { "INTR_CONFIG_MASK_3r", INTR_CONFIG_MASK_3r },
    { "INTR_CONFIG_MASK_4r", INTR_CONFIG_MASK_4r },
    { "INTR_CONFIG_MASK_5r", INTR_CONFIG_MASK_5r },
    { "INTR_CONFIG_MASK_6r", INTR_CONFIG_MASK_6r },
    { "INTR_CONFIG_MASK_7r", INTR_CONFIG_MASK_7r },
    { "INT_CN_TO_MMUIF_MAPPINGm", INT_CN_TO_MMUIF_MAPPINGm },
    { "INT_DP_DETECT_CONFIG_0r", INT_DP_DETECT_CONFIG_0r },
    { "INT_DP_DETECT_CONFIG_1r", INT_DP_DETECT_CONFIG_1r },
    { "INT_DP_DETECT_CONFIG_2r", INT_DP_DETECT_CONFIG_2r },
    { "INT_PROCESS_CONFIGr", INT_PROCESS_CONFIGr },
    { "INT_TURNAROUND_EN_BMAPm", INT_TURNAROUND_EN_BMAPm },
    { "IOAM_DETECT_CONFIG_0r", IOAM_DETECT_CONFIG_0r },
    { "IP4_INTR_ENABLEr", IP4_INTR_ENABLEr },
    { "IP4_INTR_STATUSr", IP4_INTR_STATUSr },
    { "IPARS_HW_CONFIGr", IPARS_HW_CONFIGr },
    { "IPEP_COMMON_INTR_STATUSr", IPEP_COMMON_INTR_STATUSr },
    { "IPV4_IN_IPV6_PREFIX_MATCH_TABLEm", IPV4_IN_IPV6_PREFIX_MATCH_TABLEm },
    { "IPV6_MIN_FRAG_SIZEr", IPV6_MIN_FRAG_SIZEr },
    { "IP_DPR_LATENCY_CONFIGr", IP_DPR_LATENCY_CONFIGr },
    { "IP_DPR_LATENCY_CONFIG_WR_ENr", IP_DPR_LATENCY_CONFIG_WR_ENr },
    { "IP_OPTION_CONTROL_PROFILE_TABLEm", IP_OPTION_CONTROL_PROFILE_TABLEm },
    { "IP_PROTO_MAPm", IP_PROTO_MAPm },
    { "IP_TO_CMIC_INTR_ENABLEr", IP_TO_CMIC_INTR_ENABLEr },
    { "IP_TO_CMIC_INTR_STATUSr", IP_TO_CMIC_INTR_STATUSr },
    { "IP_TO_INT_CN_MAPPING_1m", IP_TO_INT_CN_MAPPING_1m },
    { "IP_TO_INT_CN_MAPPING_2m", IP_TO_INT_CN_MAPPING_2m },
    { "IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1m", IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1m },
    { "IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2m", IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2m },
    { "IRSEL_EN_COR_ERR_RPTr", IRSEL_EN_COR_ERR_RPTr },
    { "IRSEL_HW_CONFIGr", IRSEL_HW_CONFIGr },
    { "IRSEL_SER_CONTROLr", IRSEL_SER_CONTROLr },
    { "ISW_ECC_ENr", ISW_ECC_ENr },
    { "ISW_EN_COR_ERR_RPTr", ISW_EN_COR_ERR_RPTr },
    { "ISW_HW_CONFIGr", ISW_HW_CONFIGr },
    { "ISW_RAM_CONTROLr", ISW_RAM_CONTROLr },
    { "ISW_SER_CONTROLr", ISW_SER_CONTROLr },
    { "IS_CAL_CONFIGr", IS_CAL_CONFIGr },
    { "IS_CBMG_VALUEr", IS_CBMG_VALUEr },
    { "IS_CMIC_RESERVEDr", IS_CMIC_RESERVEDr },
    { "IS_CPU_MGMT_LB_RATIOSr", IS_CPU_MGMT_LB_RATIOSr },
    { "IS_FEATURE_CTRLr", IS_FEATURE_CTRLr },
    { "IS_MAX_SPACINGr", IS_MAX_SPACINGr },
    { "IS_MIN_CELL_SPACINGr", IS_MIN_CELL_SPACINGr },
    { "IS_MIN_CELL_SPACING_EOP_TO_SOPr", IS_MIN_CELL_SPACING_EOP_TO_SOPr },
    { "IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr },
    { "IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr },
    { "IS_PKSCH_CAL_CONFIGr", IS_PKSCH_CAL_CONFIGr },
    { "IS_PKSCH_CPU_MGMT_LB_RATIOSr", IS_PKSCH_CPU_MGMT_LB_RATIOSr },
    { "IS_PKSCH_CREDIT_STSr", IS_PKSCH_CREDIT_STSr },
    { "IS_PKSCH_PKT_CREDITS_PER_PIPEr", IS_PKSCH_PKT_CREDITS_PER_PIPEr },
    { "IS_PKSCH_PKT_CREDITS_PER_PORTr", IS_PKSCH_PKT_CREDITS_PER_PORTr },
    { "IS_URG_CELL_SPACINGr", IS_URG_CELL_SPACINGr },
    { "I_MIRROR_CONTROLm", I_MIRROR_CONTROLm },
    { "KNOWN_MCAST_BLOCK_MASKm", KNOWN_MCAST_BLOCK_MASKm },
    { "L2GRE_CONTROLr", L2GRE_CONTROLr },
    { "L2MCm", L2MCm },
    { "L2_ENTRY_ACTION_TABLE_Am", L2_ENTRY_ACTION_TABLE_Am },
    { "L2_ENTRY_ACTION_TABLE_Bm", L2_ENTRY_ACTION_TABLE_Bm },
    { "L2_ENTRY_ECCm", L2_ENTRY_ECCm },
    { "L2_ENTRY_HASH_CONTROLm", L2_ENTRY_HASH_CONTROLm },
    { "L2_ENTRY_HT_DEBUG_CMDm", L2_ENTRY_HT_DEBUG_CMDm },
    { "L2_ENTRY_HT_DEBUG_KEYm", L2_ENTRY_HT_DEBUG_KEYm },
    { "L2_ENTRY_HT_DEBUG_RESULTm", L2_ENTRY_HT_DEBUG_RESULTm },
    { "L2_ENTRY_KEY_ATTRIBUTESm", L2_ENTRY_KEY_ATTRIBUTESm },
    { "L2_ENTRY_KEY_BUFFER_0m", L2_ENTRY_KEY_BUFFER_0m },
    { "L2_ENTRY_KEY_BUFFER_1m", L2_ENTRY_KEY_BUFFER_1m },
    { "L2_ENTRY_REMAP_TABLE_Am", L2_ENTRY_REMAP_TABLE_Am },
    { "L2_ENTRY_REMAP_TABLE_Bm", L2_ENTRY_REMAP_TABLE_Bm },
    { "L2_ENTRY_SINGLEm", L2_ENTRY_SINGLEm },
    { "L2_HITDA_ONLYm", L2_HITDA_ONLYm },
    { "L2_HITSA_ONLYm", L2_HITSA_ONLYm },
    { "L2_LEARN_CACHEm", L2_LEARN_CACHEm },
    { "L2_LEARN_CACHE_STATUSr", L2_LEARN_CACHE_STATUSr },
    { "L2_LEARN_COPY_CACHE_CTRLr", L2_LEARN_COPY_CACHE_CTRLr },
    { "L2_USER_ENTRYm", L2_USER_ENTRYm },
    { "L2_USER_ENTRY_CAM_BIST_CONFIG_1_64r", L2_USER_ENTRY_CAM_BIST_CONFIG_1_64r },
    { "L2_USER_ENTRY_CAM_BIST_CONFIG_64r", L2_USER_ENTRY_CAM_BIST_CONFIG_64r },
    { "L2_USER_ENTRY_CAM_BIST_STATUSr", L2_USER_ENTRY_CAM_BIST_STATUSr },
    { "L2_USER_ENTRY_CAM_DBGCTRLr", L2_USER_ENTRY_CAM_DBGCTRLr },
    { "L2_USER_ENTRY_DATA_ONLYm", L2_USER_ENTRY_DATA_ONLYm },
    { "L2_USER_ENTRY_ONLYm", L2_USER_ENTRY_ONLYm },
    { "L3_DEFIP_ALPM_LEVEL2m", L3_DEFIP_ALPM_LEVEL2m },
    { "L3_DEFIP_ALPM_LEVEL2_ECCm", L3_DEFIP_ALPM_LEVEL2_ECCm },
    { "L3_DEFIP_ALPM_LEVEL2_HIT_ONLYm", L3_DEFIP_ALPM_LEVEL2_HIT_ONLYm },
    { "L3_DEFIP_ALPM_LEVEL2_SINGLEm", L3_DEFIP_ALPM_LEVEL2_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3m", L3_DEFIP_ALPM_LEVEL3m },
    { "L3_DEFIP_ALPM_LEVEL3_ECCm", L3_DEFIP_ALPM_LEVEL3_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_HIT_ONLYm", L3_DEFIP_ALPM_LEVEL3_HIT_ONLYm },
    { "L3_DEFIP_ALPM_LEVEL3_SINGLEm", L3_DEFIP_ALPM_LEVEL3_SINGLEm },
    { "L3_DEFIP_CAM_BIST_CONFIG_1_64r", L3_DEFIP_CAM_BIST_CONFIG_1_64r },
    { "L3_DEFIP_CAM_BIST_CONFIG_64r", L3_DEFIP_CAM_BIST_CONFIG_64r },
    { "L3_DEFIP_CAM_BIST_STATUSr", L3_DEFIP_CAM_BIST_STATUSr },
    { "L3_DEFIP_CAM_DBGCTRLr", L3_DEFIP_CAM_DBGCTRLr },
    { "L3_DEFIP_DATA_LEVEL1m", L3_DEFIP_DATA_LEVEL1m },
    { "L3_DEFIP_DATA_LEVEL1_WIDEm", L3_DEFIP_DATA_LEVEL1_WIDEm },
    { "L3_DEFIP_LEVEL1m", L3_DEFIP_LEVEL1m },
    { "L3_DEFIP_LEVEL1_HIT_ONLYm", L3_DEFIP_LEVEL1_HIT_ONLYm },
    { "L3_DEFIP_LEVEL1_WIDEm", L3_DEFIP_LEVEL1_WIDEm },
    { "L3_DEFIP_PAIR_LEVEL1m", L3_DEFIP_PAIR_LEVEL1m },
    { "L3_DEFIP_PAIR_LEVEL1_WIDEm", L3_DEFIP_PAIR_LEVEL1_WIDEm },
    { "L3_DEFIP_TCAM_LEVEL1m", L3_DEFIP_TCAM_LEVEL1m },
    { "L3_DEFIP_TCAM_LEVEL1_WIDEm", L3_DEFIP_TCAM_LEVEL1_WIDEm },
    { "L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64r", L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64r },
    { "L3_DEFIP_WIDE_CAM_BIST_CONFIG_64r", L3_DEFIP_WIDE_CAM_BIST_CONFIG_64r },
    { "L3_DEFIP_WIDE_CAM_BIST_STATUSr", L3_DEFIP_WIDE_CAM_BIST_STATUSr },
    { "L3_ECMPm", L3_ECMPm },
    { "L3_ECMP_COUNTm", L3_ECMP_COUNTm },
    { "L3_ECMP_GROUP_FLEX_CTR_CONTROLr", L3_ECMP_GROUP_FLEX_CTR_CONTROLr },
    { "L3_IIFm", L3_IIFm },
    { "L3_IIF_PROFILEm", L3_IIF_PROFILEm },
    { "L3_IPMCm", L3_IPMCm },
    { "L3_MTU_VALUESm", L3_MTU_VALUESm },
    { "L3_TUNNEL_ACTION_TABLE_Am", L3_TUNNEL_ACTION_TABLE_Am },
    { "L3_TUNNEL_ACTION_TABLE_Bm", L3_TUNNEL_ACTION_TABLE_Bm },
    { "L3_TUNNEL_CAM_BIST_CONFIG_1_64r", L3_TUNNEL_CAM_BIST_CONFIG_1_64r },
    { "L3_TUNNEL_CAM_BIST_CONFIG_64r", L3_TUNNEL_CAM_BIST_CONFIG_64r },
    { "L3_TUNNEL_CAM_BIST_STATUSr", L3_TUNNEL_CAM_BIST_STATUSr },
    { "L3_TUNNEL_CAM_CONTROLr", L3_TUNNEL_CAM_CONTROLr },
    { "L3_TUNNEL_DOUBLEm", L3_TUNNEL_DOUBLEm },
    { "L3_TUNNEL_ECCm", L3_TUNNEL_ECCm },
    { "L3_TUNNEL_HASH_CONTROLm", L3_TUNNEL_HASH_CONTROLm },
    { "L3_TUNNEL_HT_DEBUG_CMDm", L3_TUNNEL_HT_DEBUG_CMDm },
    { "L3_TUNNEL_HT_DEBUG_KEYm", L3_TUNNEL_HT_DEBUG_KEYm },
    { "L3_TUNNEL_HT_DEBUG_RESULTm", L3_TUNNEL_HT_DEBUG_RESULTm },
    { "L3_TUNNEL_KEY_ATTRIBUTESm", L3_TUNNEL_KEY_ATTRIBUTESm },
    { "L3_TUNNEL_KEY_BUFFERm", L3_TUNNEL_KEY_BUFFERm },
    { "L3_TUNNEL_PAIR_TCAMm", L3_TUNNEL_PAIR_TCAMm },
    { "L3_TUNNEL_QUADm", L3_TUNNEL_QUADm },
    { "L3_TUNNEL_REMAP_TABLE_Am", L3_TUNNEL_REMAP_TABLE_Am },
    { "L3_TUNNEL_REMAP_TABLE_Bm", L3_TUNNEL_REMAP_TABLE_Bm },
    { "L3_TUNNEL_SINGLEm", L3_TUNNEL_SINGLEm },
    { "L3_TUNNEL_TCAMm", L3_TUNNEL_TCAMm },
    { "L3_TUNNEL_TCAM_DATA_ONLYm", L3_TUNNEL_TCAM_DATA_ONLYm },
    { "L3_TUNNEL_TCAM_KEY_BUFFERm", L3_TUNNEL_TCAM_KEY_BUFFERm },
    { "L3_TUNNEL_TCAM_ONLYm", L3_TUNNEL_TCAM_ONLYm },
    { "L3_TUNNEL_TCAM_SW_KEY", L3_TUNNEL_TCAM_SW_KEY },
    { "LEARN_AT_EOPr", LEARN_AT_EOPr },
    { "LINK_STATUSm", LINK_STATUSm },
    { "LPM_IP_CONTROLm", LPM_IP_CONTROLm },
    { "LPM_LANE_CTRLr", LPM_LANE_CTRLr },
    { "LPM_UNIFIED_KEY_BUFFER_0m", LPM_UNIFIED_KEY_BUFFER_0m },
    { "LPM_UNIFIED_KEY_BUFFER_1m", LPM_UNIFIED_KEY_BUFFER_1m },
    { "LPM_UNIFIED_KEY_BUFFER_2m", LPM_UNIFIED_KEY_BUFFER_2m },
    { "LPM_UNIFIED_KEY_BUFFER_3m", LPM_UNIFIED_KEY_BUFFER_3m },
    { "LPORT_TABm", LPORT_TABm },
    { "MAC_BLOCKm", MAC_BLOCKm },
    { "MC_CONTROL_4r", MC_CONTROL_4r },
    { "MC_CONTROL_5r", MC_CONTROL_5r },
    { "MGMT_OBM_BUFFER_CONFIGr", MGMT_OBM_BUFFER_CONFIGr },
    { "MGMT_OBM_CONTROLr", MGMT_OBM_CONTROLr },
    { "MGMT_OBM_CTRL_ECC_STATUSr", MGMT_OBM_CTRL_ECC_STATUSr },
    { "MGMT_OBM_DATA_ECC_STATUSr", MGMT_OBM_DATA_ECC_STATUSr },
    { "MGMT_OBM_DSCP_MAP_PORT0m", MGMT_OBM_DSCP_MAP_PORT0m },
    { "MGMT_OBM_DSCP_MAP_PORT1m", MGMT_OBM_DSCP_MAP_PORT1m },
    { "MGMT_OBM_ETAG_MAP_PORT0m", MGMT_OBM_ETAG_MAP_PORT0m },
    { "MGMT_OBM_ETAG_MAP_PORT1m", MGMT_OBM_ETAG_MAP_PORT1m },
    { "MGMT_OBM_FC_THRESHOLDr", MGMT_OBM_FC_THRESHOLDr },
    { "MGMT_OBM_FC_THRESHOLD_1r", MGMT_OBM_FC_THRESHOLD_1r },
    { "MGMT_OBM_FLOW_CONTROL_CONFIGr", MGMT_OBM_FLOW_CONTROL_CONFIGr },
    { "MGMT_OBM_FLOW_CONTROL_EVENT_COUNTr", MGMT_OBM_FLOW_CONTROL_EVENT_COUNTr },
    { "MGMT_OBM_GSH_ETHERTYPEr", MGMT_OBM_GSH_ETHERTYPEr },
    { "MGMT_OBM_INNER_TPIDr", MGMT_OBM_INNER_TPIDr },
    { "MGMT_OBM_INTR_ENABLEr", MGMT_OBM_INTR_ENABLEr },
    { "MGMT_OBM_INTR_STATUSr", MGMT_OBM_INTR_STATUSr },
    { "MGMT_OBM_IOM_STATS_WINDOW_RESULTSm", MGMT_OBM_IOM_STATS_WINDOW_RESULTSm },
    { "MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTr", MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTr },
    { "MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTr", MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTr },
    { "MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTr", MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTr },
    { "MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTr", MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTr },
    { "MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTr", MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTr },
    { "MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTr", MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTr },
    { "MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTr", MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTr },
    { "MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTr", MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTr },
    { "MGMT_OBM_MAX_USAGEr", MGMT_OBM_MAX_USAGEr },
    { "MGMT_OBM_MAX_USAGE_SELECTr", MGMT_OBM_MAX_USAGE_SELECTr },
    { "MGMT_OBM_MONITOR_CONFIGr", MGMT_OBM_MONITOR_CONFIGr },
    { "MGMT_OBM_MONITOR_STATS_CONFIGr", MGMT_OBM_MONITOR_STATS_CONFIGr },
    { "MGMT_OBM_NIV_ETHERTYPEr", MGMT_OBM_NIV_ETHERTYPEr },
    { "MGMT_OBM_OPAQUE_TAG_CONFIGr", MGMT_OBM_OPAQUE_TAG_CONFIGr },
    { "MGMT_OBM_OPAQUE_TAG_CONFIG_0r", MGMT_OBM_OPAQUE_TAG_CONFIG_0r },
    { "MGMT_OBM_OPAQUE_TAG_CONFIG_1r", MGMT_OBM_OPAQUE_TAG_CONFIG_1r },
    { "MGMT_OBM_OUTER_TPIDr", MGMT_OBM_OUTER_TPIDr },
    { "MGMT_OBM_OUTER_TPID_0r", MGMT_OBM_OUTER_TPID_0r },
    { "MGMT_OBM_OUTER_TPID_1r", MGMT_OBM_OUTER_TPID_1r },
    { "MGMT_OBM_OUTER_TPID_2r", MGMT_OBM_OUTER_TPID_2r },
    { "MGMT_OBM_OUTER_TPID_3r", MGMT_OBM_OUTER_TPID_3r },
    { "MGMT_OBM_OVERSUB_MON_ECC_STATUSr", MGMT_OBM_OVERSUB_MON_ECC_STATUSr },
    { "MGMT_OBM_PE_ETHERTYPEr", MGMT_OBM_PE_ETHERTYPEr },
    { "MGMT_OBM_PORT_CONFIGr", MGMT_OBM_PORT_CONFIGr },
    { "MGMT_OBM_PRI_MAP_PORT0m", MGMT_OBM_PRI_MAP_PORT0m },
    { "MGMT_OBM_PRI_MAP_PORT1m", MGMT_OBM_PRI_MAP_PORT1m },
    { "MGMT_OBM_PROTOCOL_CONTROL_0r", MGMT_OBM_PROTOCOL_CONTROL_0r },
    { "MGMT_OBM_PROTOCOL_CONTROL_1r", MGMT_OBM_PROTOCOL_CONTROL_1r },
    { "MGMT_OBM_PROTOCOL_CONTROL_2r", MGMT_OBM_PROTOCOL_CONTROL_2r },
    { "MGMT_OBM_RAM_CONTROLr", MGMT_OBM_RAM_CONTROLr },
    { "MGMT_OBM_SER_CONTROLr", MGMT_OBM_SER_CONTROLr },
    { "MGMT_OBM_SHARED_CONFIGr", MGMT_OBM_SHARED_CONFIGr },
    { "MGMT_OBM_TC_MAP_PORT0m", MGMT_OBM_TC_MAP_PORT0m },
    { "MGMT_OBM_TC_MAP_PORT1m", MGMT_OBM_TC_MAP_PORT1m },
    { "MGMT_OBM_TDMr", MGMT_OBM_TDMr },
    { "MGMT_OBM_THRESHOLDr", MGMT_OBM_THRESHOLDr },
    { "MGMT_OBM_USAGEr", MGMT_OBM_USAGEr },
    { "MINI_UFT_SHARED_BANKS_CONTROLm", MINI_UFT_SHARED_BANKS_CONTROLm },
    { "MIRROR_CPU_COS_CONFIGr", MIRROR_CPU_COS_CONFIGr },
    { "MIRROR_RQE_Q_NUMr", MIRROR_RQE_Q_NUMr },
    { "MMRP_CONTROL_1r", MMRP_CONTROL_1r },
    { "MMRP_CONTROL_2r", MMRP_CONTROL_2r },
    { "MMU_CCP_CMIC_RESERVEDr", MMU_CCP_CMIC_RESERVEDr },
    { "MMU_CCP_COPY_COUNT_INFO_BANK0m", MMU_CCP_COPY_COUNT_INFO_BANK0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK10m", MMU_CCP_COPY_COUNT_INFO_BANK10m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK11m", MMU_CCP_COPY_COUNT_INFO_BANK11m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK12m", MMU_CCP_COPY_COUNT_INFO_BANK12m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK13m", MMU_CCP_COPY_COUNT_INFO_BANK13m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK14m", MMU_CCP_COPY_COUNT_INFO_BANK14m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK15m", MMU_CCP_COPY_COUNT_INFO_BANK15m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK16m", MMU_CCP_COPY_COUNT_INFO_BANK16m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK17m", MMU_CCP_COPY_COUNT_INFO_BANK17m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK18m", MMU_CCP_COPY_COUNT_INFO_BANK18m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK19m", MMU_CCP_COPY_COUNT_INFO_BANK19m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK1m", MMU_CCP_COPY_COUNT_INFO_BANK1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK20m", MMU_CCP_COPY_COUNT_INFO_BANK20m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK21m", MMU_CCP_COPY_COUNT_INFO_BANK21m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK22m", MMU_CCP_COPY_COUNT_INFO_BANK22m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK23m", MMU_CCP_COPY_COUNT_INFO_BANK23m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK24m", MMU_CCP_COPY_COUNT_INFO_BANK24m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK25m", MMU_CCP_COPY_COUNT_INFO_BANK25m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK26m", MMU_CCP_COPY_COUNT_INFO_BANK26m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK27m", MMU_CCP_COPY_COUNT_INFO_BANK27m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK28m", MMU_CCP_COPY_COUNT_INFO_BANK28m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK29m", MMU_CCP_COPY_COUNT_INFO_BANK29m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK2m", MMU_CCP_COPY_COUNT_INFO_BANK2m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK30m", MMU_CCP_COPY_COUNT_INFO_BANK30m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK31m", MMU_CCP_COPY_COUNT_INFO_BANK31m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK32m", MMU_CCP_COPY_COUNT_INFO_BANK32m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK33m", MMU_CCP_COPY_COUNT_INFO_BANK33m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK3m", MMU_CCP_COPY_COUNT_INFO_BANK3m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK4m", MMU_CCP_COPY_COUNT_INFO_BANK4m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK5m", MMU_CCP_COPY_COUNT_INFO_BANK5m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK6m", MMU_CCP_COPY_COUNT_INFO_BANK6m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK7m", MMU_CCP_COPY_COUNT_INFO_BANK7m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK8m", MMU_CCP_COPY_COUNT_INFO_BANK8m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK9m", MMU_CCP_COPY_COUNT_INFO_BANK9m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1m },
    { "MMU_CCP_ENABLE_ECCP_MEMr", MMU_CCP_ENABLE_ECCP_MEMr },
    { "MMU_CCP_EN_COR_ERR_RPTr", MMU_CCP_EN_COR_ERR_RPTr },
    { "MMU_CCP_TMBUSr", MMU_CCP_TMBUSr },
    { "MMU_CFAP_ARBITER_BNK0_RANKERr", MMU_CFAP_ARBITER_BNK0_RANKERr },
    { "MMU_CFAP_ARBITER_BNK10_RANKERr", MMU_CFAP_ARBITER_BNK10_RANKERr },
    { "MMU_CFAP_ARBITER_BNK11_RANKERr", MMU_CFAP_ARBITER_BNK11_RANKERr },
    { "MMU_CFAP_ARBITER_BNK12_RANKERr", MMU_CFAP_ARBITER_BNK12_RANKERr },
    { "MMU_CFAP_ARBITER_BNK13_RANKERr", MMU_CFAP_ARBITER_BNK13_RANKERr },
    { "MMU_CFAP_ARBITER_BNK14_RANKERr", MMU_CFAP_ARBITER_BNK14_RANKERr },
    { "MMU_CFAP_ARBITER_BNK15_RANKERr", MMU_CFAP_ARBITER_BNK15_RANKERr },
    { "MMU_CFAP_ARBITER_BNK16_RANKERr", MMU_CFAP_ARBITER_BNK16_RANKERr },
    { "MMU_CFAP_ARBITER_BNK17_RANKERr", MMU_CFAP_ARBITER_BNK17_RANKERr },
    { "MMU_CFAP_ARBITER_BNK18_RANKERr", MMU_CFAP_ARBITER_BNK18_RANKERr },
    { "MMU_CFAP_ARBITER_BNK19_RANKERr", MMU_CFAP_ARBITER_BNK19_RANKERr },
    { "MMU_CFAP_ARBITER_BNK1_RANKERr", MMU_CFAP_ARBITER_BNK1_RANKERr },
    { "MMU_CFAP_ARBITER_BNK20_RANKERr", MMU_CFAP_ARBITER_BNK20_RANKERr },
    { "MMU_CFAP_ARBITER_BNK21_RANKERr", MMU_CFAP_ARBITER_BNK21_RANKERr },
    { "MMU_CFAP_ARBITER_BNK22_RANKERr", MMU_CFAP_ARBITER_BNK22_RANKERr },
    { "MMU_CFAP_ARBITER_BNK23_RANKERr", MMU_CFAP_ARBITER_BNK23_RANKERr },
    { "MMU_CFAP_ARBITER_BNK24_RANKERr", MMU_CFAP_ARBITER_BNK24_RANKERr },
    { "MMU_CFAP_ARBITER_BNK25_RANKERr", MMU_CFAP_ARBITER_BNK25_RANKERr },
    { "MMU_CFAP_ARBITER_BNK26_RANKERr", MMU_CFAP_ARBITER_BNK26_RANKERr },
    { "MMU_CFAP_ARBITER_BNK27_RANKERr", MMU_CFAP_ARBITER_BNK27_RANKERr },
    { "MMU_CFAP_ARBITER_BNK28_RANKERr", MMU_CFAP_ARBITER_BNK28_RANKERr },
    { "MMU_CFAP_ARBITER_BNK29_RANKERr", MMU_CFAP_ARBITER_BNK29_RANKERr },
    { "MMU_CFAP_ARBITER_BNK2_RANKERr", MMU_CFAP_ARBITER_BNK2_RANKERr },
    { "MMU_CFAP_ARBITER_BNK30_RANKERr", MMU_CFAP_ARBITER_BNK30_RANKERr },
    { "MMU_CFAP_ARBITER_BNK31_RANKERr", MMU_CFAP_ARBITER_BNK31_RANKERr },
    { "MMU_CFAP_ARBITER_BNK32_RANKERr", MMU_CFAP_ARBITER_BNK32_RANKERr },
    { "MMU_CFAP_ARBITER_BNK33_RANKERr", MMU_CFAP_ARBITER_BNK33_RANKERr },
    { "MMU_CFAP_ARBITER_BNK3_RANKERr", MMU_CFAP_ARBITER_BNK3_RANKERr },
    { "MMU_CFAP_ARBITER_BNK4_RANKERr", MMU_CFAP_ARBITER_BNK4_RANKERr },
    { "MMU_CFAP_ARBITER_BNK5_RANKERr", MMU_CFAP_ARBITER_BNK5_RANKERr },
    { "MMU_CFAP_ARBITER_BNK6_RANKERr", MMU_CFAP_ARBITER_BNK6_RANKERr },
    { "MMU_CFAP_ARBITER_BNK7_RANKERr", MMU_CFAP_ARBITER_BNK7_RANKERr },
    { "MMU_CFAP_ARBITER_BNK8_RANKERr", MMU_CFAP_ARBITER_BNK8_RANKERr },
    { "MMU_CFAP_ARBITER_BNK9_RANKERr", MMU_CFAP_ARBITER_BNK9_RANKERr },
    { "MMU_CFAP_ARBITER_CONTROLr", MMU_CFAP_ARBITER_CONTROLr },
    { "MMU_CFAP_ARBITER_MASKr", MMU_CFAP_ARBITER_MASKr },
    { "MMU_CFAP_ARBITER_RANDOM_SEEDr", MMU_CFAP_ARBITER_RANDOM_SEEDr },
    { "MMU_CFAP_BANK0m", MMU_CFAP_BANK0m },
    { "MMU_CFAP_BANK10m", MMU_CFAP_BANK10m },
    { "MMU_CFAP_BANK11m", MMU_CFAP_BANK11m },
    { "MMU_CFAP_BANK12m", MMU_CFAP_BANK12m },
    { "MMU_CFAP_BANK13m", MMU_CFAP_BANK13m },
    { "MMU_CFAP_BANK14m", MMU_CFAP_BANK14m },
    { "MMU_CFAP_BANK15m", MMU_CFAP_BANK15m },
    { "MMU_CFAP_BANK16m", MMU_CFAP_BANK16m },
    { "MMU_CFAP_BANK17m", MMU_CFAP_BANK17m },
    { "MMU_CFAP_BANK18m", MMU_CFAP_BANK18m },
    { "MMU_CFAP_BANK19m", MMU_CFAP_BANK19m },
    { "MMU_CFAP_BANK1m", MMU_CFAP_BANK1m },
    { "MMU_CFAP_BANK20m", MMU_CFAP_BANK20m },
    { "MMU_CFAP_BANK21m", MMU_CFAP_BANK21m },
    { "MMU_CFAP_BANK22m", MMU_CFAP_BANK22m },
    { "MMU_CFAP_BANK23m", MMU_CFAP_BANK23m },
    { "MMU_CFAP_BANK24m", MMU_CFAP_BANK24m },
    { "MMU_CFAP_BANK25m", MMU_CFAP_BANK25m },
    { "MMU_CFAP_BANK26m", MMU_CFAP_BANK26m },
    { "MMU_CFAP_BANK27m", MMU_CFAP_BANK27m },
    { "MMU_CFAP_BANK28m", MMU_CFAP_BANK28m },
    { "MMU_CFAP_BANK29m", MMU_CFAP_BANK29m },
    { "MMU_CFAP_BANK2m", MMU_CFAP_BANK2m },
    { "MMU_CFAP_BANK30m", MMU_CFAP_BANK30m },
    { "MMU_CFAP_BANK31m", MMU_CFAP_BANK31m },
    { "MMU_CFAP_BANK32m", MMU_CFAP_BANK32m },
    { "MMU_CFAP_BANK33m", MMU_CFAP_BANK33m },
    { "MMU_CFAP_BANK3m", MMU_CFAP_BANK3m },
    { "MMU_CFAP_BANK4m", MMU_CFAP_BANK4m },
    { "MMU_CFAP_BANK5m", MMU_CFAP_BANK5m },
    { "MMU_CFAP_BANK6m", MMU_CFAP_BANK6m },
    { "MMU_CFAP_BANK7m", MMU_CFAP_BANK7m },
    { "MMU_CFAP_BANK8m", MMU_CFAP_BANK8m },
    { "MMU_CFAP_BANK9m", MMU_CFAP_BANK9m },
    { "MMU_CFAP_BANKDISABLE_64r", MMU_CFAP_BANKDISABLE_64r },
    { "MMU_CFAP_BANKFULLr", MMU_CFAP_BANKFULLr },
    { "MMU_CFAP_BANKSTATUSr", MMU_CFAP_BANKSTATUSr },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_LHr", MMU_CFAP_BANK_PREFETCH_FIFO_LHr },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_UHr", MMU_CFAP_BANK_PREFETCH_FIFO_UHr },
    { "MMU_CFAP_BANK_STAT_MONITORr", MMU_CFAP_BANK_STAT_MONITORr },
    { "MMU_CFAP_BSTCONFIGr", MMU_CFAP_BSTCONFIGr },
    { "MMU_CFAP_BSTSTATr", MMU_CFAP_BSTSTATr },
    { "MMU_CFAP_BSTTHRSr", MMU_CFAP_BSTTHRSr },
    { "MMU_CFAP_CMIC_RESERVEDr", MMU_CFAP_CMIC_RESERVEDr },
    { "MMU_CFAP_CONFIGr", MMU_CFAP_CONFIGr },
    { "MMU_CFAP_DROP_CBPr", MMU_CFAP_DROP_CBPr },
    { "MMU_CFAP_DROP_COLLISIONr", MMU_CFAP_DROP_COLLISIONr },
    { "MMU_CFAP_DROP_FULLr", MMU_CFAP_DROP_FULLr },
    { "MMU_CFAP_ENABLE_ECCP_MEMr", MMU_CFAP_ENABLE_ECCP_MEMr },
    { "MMU_CFAP_EN_COR_ERR_RPTr", MMU_CFAP_EN_COR_ERR_RPTr },
    { "MMU_CFAP_FILL_LEVEL_CONFIGr", MMU_CFAP_FILL_LEVEL_CONFIGr },
    { "MMU_CFAP_FULLCOL_CONTROLr", MMU_CFAP_FULLCOL_CONTROLr },
    { "MMU_CFAP_FULLTHRESHOLDSETr", MMU_CFAP_FULLTHRESHOLDSETr },
    { "MMU_CFAP_FULL_RESUME_OFFSETr", MMU_CFAP_FULL_RESUME_OFFSETr },
    { "MMU_CFAP_INIT_64r", MMU_CFAP_INIT_64r },
    { "MMU_CFAP_INT2_ENr", MMU_CFAP_INT2_ENr },
    { "MMU_CFAP_INT2_SETr", MMU_CFAP_INT2_SETr },
    { "MMU_CFAP_INT2_STATr", MMU_CFAP_INT2_STATr },
    { "MMU_CFAP_INT_ENr", MMU_CFAP_INT_ENr },
    { "MMU_CFAP_INT_SETr", MMU_CFAP_INT_SETr },
    { "MMU_CFAP_INT_STATr", MMU_CFAP_INT_STATr },
    { "MMU_CFAP_RESERVED_KNOBSr", MMU_CFAP_RESERVED_KNOBSr },
    { "MMU_CFAP_STATUSr", MMU_CFAP_STATUSr },
    { "MMU_CFAP_TMBUSr", MMU_CFAP_TMBUSr },
    { "MMU_CRB_CMIC_RESERVEDr", MMU_CRB_CMIC_RESERVEDr },
    { "MMU_CRB_CONFIGr", MMU_CRB_CONFIGr },
    { "MMU_CRB_CPU_INT_ENr", MMU_CRB_CPU_INT_ENr },
    { "MMU_CRB_CPU_INT_SETr", MMU_CRB_CPU_INT_SETr },
    { "MMU_CRB_CPU_INT_STATr", MMU_CRB_CPU_INT_STATr },
    { "MMU_CRB_CPU_INT_STAT_LOGr", MMU_CRB_CPU_INT_STAT_LOGr },
    { "MMU_CRB_CT_DELAY_LINE_IP_MEMm", MMU_CRB_CT_DELAY_LINE_IP_MEMm },
    { "MMU_CRB_DEBUG_CNT_CONFIGr", MMU_CRB_DEBUG_CNT_CONFIGr },
    { "MMU_CRB_DEBUG_CT_PKT_COUNTr", MMU_CRB_DEBUG_CT_PKT_COUNTr },
    { "MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr", MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr },
    { "MMU_CRB_ENABLE_ECCP_MEMr", MMU_CRB_ENABLE_ECCP_MEMr },
    { "MMU_CRB_EN_COR_ERR_RPTr", MMU_CRB_EN_COR_ERR_RPTr },
    { "MMU_CRB_INVALID_DESTINATION_PKT_COUNTr", MMU_CRB_INVALID_DESTINATION_PKT_COUNTr },
    { "MMU_CRB_INVALID_DESTINATION_PKT_IDr", MMU_CRB_INVALID_DESTINATION_PKT_IDr },
    { "MMU_CRB_PKT_DROP_CNTR_STATr", MMU_CRB_PKT_DROP_CNTR_STATr },
    { "MMU_CRB_RL_DELAY_LINE_MEMm", MMU_CRB_RL_DELAY_LINE_MEMm },
    { "MMU_CRB_SRC_PORT_CFGr", MMU_CRB_SRC_PORT_CFGr },
    { "MMU_CRB_THD_DELAY_LINE_MEMm", MMU_CRB_THD_DELAY_LINE_MEMm },
    { "MMU_CRB_TMBUSr", MMU_CRB_TMBUSr },
    { "MMU_EBCFG_CMIC_RESERVEDr", MMU_EBCFG_CMIC_RESERVEDr },
    { "MMU_EBCFG_CPU_INT_ENr", MMU_EBCFG_CPU_INT_ENr },
    { "MMU_EBCFG_CPU_INT_SETr", MMU_EBCFG_CPU_INT_SETr },
    { "MMU_EBCFG_CPU_INT_STATr", MMU_EBCFG_CPU_INT_STATr },
    { "MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr", MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr },
    { "MMU_EBCFG_MEM_FAIL_ADDR_64m", MMU_EBCFG_MEM_FAIL_ADDR_64m },
    { "MMU_EBCFG_MEM_FAIL_INT_CTRr", MMU_EBCFG_MEM_FAIL_INT_CTRr },
    { "MMU_EBCFG_MEM_SER_FIFO_STSr", MMU_EBCFG_MEM_SER_FIFO_STSr },
    { "MMU_EBCFP_CMIC_RESERVEDr", MMU_EBCFP_CMIC_RESERVEDr },
    { "MMU_EBCFP_CPU_INT_ENr", MMU_EBCFP_CPU_INT_ENr },
    { "MMU_EBCFP_CPU_INT_SETr", MMU_EBCFP_CPU_INT_SETr },
    { "MMU_EBCFP_CPU_INT_STATr", MMU_EBCFP_CPU_INT_STATr },
    { "MMU_EBCFP_DD_PURGE_STATUSr", MMU_EBCFP_DD_PURGE_STATUSr },
    { "MMU_EBCFP_EGR_PORT_CFGr", MMU_EBCFP_EGR_PORT_CFGr },
    { "MMU_EBCFP_ENABLE_ECCP_MEMr", MMU_EBCFP_ENABLE_ECCP_MEMr },
    { "MMU_EBCFP_EN_COR_ERR_RPTr", MMU_EBCFP_EN_COR_ERR_RPTr },
    { "MMU_EBCFP_FAP_BITMAP_MEMm", MMU_EBCFP_FAP_BITMAP_MEMm },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr", MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_SETr", MMU_EBCFP_FAP_FULL_THRESHOLD_SETr },
    { "MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr", MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr },
    { "MMU_EBCFP_INIT_DONEr", MMU_EBCFP_INIT_DONEr },
    { "MMU_EBCFP_LAT_ABS_FIFOm", MMU_EBCFP_LAT_ABS_FIFOm },
    { "MMU_EBCFP_MMUQ_EBGRP_PROFILEr", MMU_EBCFP_MMUQ_EBGRP_PROFILEr },
    { "MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr", MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr },
    { "MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr", MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr },
    { "MMU_EBCFP_MXM_TAG_MEMm", MMU_EBCFP_MXM_TAG_MEMm },
    { "MMU_EBCFP_POOL_COUNTERr", MMU_EBCFP_POOL_COUNTERr },
    { "MMU_EBCFP_TMBUSr", MMU_EBCFP_TMBUSr },
    { "MMU_EBCR_CELL_INFO_TILE0m", MMU_EBCR_CELL_INFO_TILE0m },
    { "MMU_EBCR_CELL_INFO_TILE1m", MMU_EBCR_CELL_INFO_TILE1m },
    { "MMU_EBCR_CMIC_RESERVEDr", MMU_EBCR_CMIC_RESERVEDr },
    { "MMU_EBCR_ENABLE_ECCP_MEMr", MMU_EBCR_ENABLE_ECCP_MEMr },
    { "MMU_EBCR_EN_COR_ERR_RPTr", MMU_EBCR_EN_COR_ERR_RPTr },
    { "MMU_EBCR_TILE0_STATE_VECTORr", MMU_EBCR_TILE0_STATE_VECTORr },
    { "MMU_EBCR_TILE1_STATE_VECTORr", MMU_EBCR_TILE1_STATE_VECTORr },
    { "MMU_EBCR_TMBUSr", MMU_EBCR_TMBUSr },
    { "MMU_EBCTM_BURST_CTRL_STSr", MMU_EBCTM_BURST_CTRL_STSr },
    { "MMU_EBCTM_CMIC_RESERVEDr", MMU_EBCTM_CMIC_RESERVEDr },
    { "MMU_EBCTM_CNTR_0_STSr", MMU_EBCTM_CNTR_0_STSr },
    { "MMU_EBCTM_CNTR_1_STSr", MMU_EBCTM_CNTR_1_STSr },
    { "MMU_EBCTM_CNTR_2_STSr", MMU_EBCTM_CNTR_2_STSr },
    { "MMU_EBCTM_CNTR_3_STSr", MMU_EBCTM_CNTR_3_STSr },
    { "MMU_EBCTM_CPU_INT_ENr", MMU_EBCTM_CPU_INT_ENr },
    { "MMU_EBCTM_CPU_INT_SETr", MMU_EBCTM_CPU_INT_SETr },
    { "MMU_EBCTM_CPU_INT_STATr", MMU_EBCTM_CPU_INT_STATr },
    { "MMU_EBCTM_CPU_INT_STAT_LOGr", MMU_EBCTM_CPU_INT_STAT_LOGr },
    { "MMU_EBCTM_CT_BUDGET_CFGr", MMU_EBCTM_CT_BUDGET_CFGr },
    { "MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr", MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr },
    { "MMU_EBCTM_CT_FSM_STSr", MMU_EBCTM_CT_FSM_STSr },
    { "MMU_EBCTM_CT_SPEED_0_CFGr", MMU_EBCTM_CT_SPEED_0_CFGr },
    { "MMU_EBCTM_CT_SPEED_1_CFGr", MMU_EBCTM_CT_SPEED_1_CFGr },
    { "MMU_EBCTM_CT_SPEED_2_CFGr", MMU_EBCTM_CT_SPEED_2_CFGr },
    { "MMU_EBCTM_CT_SPEED_3_CFGr", MMU_EBCTM_CT_SPEED_3_CFGr },
    { "MMU_EBCTM_CT_SPEED_4_CFGr", MMU_EBCTM_CT_SPEED_4_CFGr },
    { "MMU_EBCTM_CT_SPEED_5_CFGr", MMU_EBCTM_CT_SPEED_5_CFGr },
    { "MMU_EBCTM_CT_SPEED_6_CFGr", MMU_EBCTM_CT_SPEED_6_CFGr },
    { "MMU_EBCTM_CT_SPEED_CFGr", MMU_EBCTM_CT_SPEED_CFGr },
    { "MMU_EBCTM_EB_TCT_CFGr", MMU_EBCTM_EB_TCT_CFGr },
    { "MMU_EBCTM_EPORT_CT_CFGr", MMU_EBCTM_EPORT_CT_CFGr },
    { "MMU_EBCTM_EPORT_TCT_CFGr", MMU_EBCTM_EPORT_TCT_CFGr },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr", MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr", MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr", MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr },
    { "MMU_EBCTM_PORT_EMPTY_STSr", MMU_EBCTM_PORT_EMPTY_STSr },
    { "MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_TCT_ENTER_SPEED_CFG_0r", MMU_EBCTM_TCT_ENTER_SPEED_CFG_0r },
    { "MMU_EBCTM_TCT_ENTER_SPEED_CFG_1r", MMU_EBCTM_TCT_ENTER_SPEED_CFG_1r },
    { "MMU_EBCTM_TCT_EXIT_SPEED_CFGr", MMU_EBCTM_TCT_EXIT_SPEED_CFGr },
    { "MMU_EBMB0_PAYLOAD_SLICE0m", MMU_EBMB0_PAYLOAD_SLICE0m },
    { "MMU_EBMB0_PAYLOAD_SLICE1m", MMU_EBMB0_PAYLOAD_SLICE1m },
    { "MMU_EBMB0_PAYLOAD_SLICE2m", MMU_EBMB0_PAYLOAD_SLICE2m },
    { "MMU_EBMB0_PAYLOAD_SLICE3m", MMU_EBMB0_PAYLOAD_SLICE3m },
    { "MMU_EBMB0_PAYLOAD_SLICE4m", MMU_EBMB0_PAYLOAD_SLICE4m },
    { "MMU_EBMB0_PAYLOAD_SLICE5m", MMU_EBMB0_PAYLOAD_SLICE5m },
    { "MMU_EBMB0_PAYLOAD_SLICE6m", MMU_EBMB0_PAYLOAD_SLICE6m },
    { "MMU_EBMB0_PAYLOAD_SLICE7m", MMU_EBMB0_PAYLOAD_SLICE7m },
    { "MMU_EBMB1_PAYLOAD_SLICE0m", MMU_EBMB1_PAYLOAD_SLICE0m },
    { "MMU_EBMB1_PAYLOAD_SLICE1m", MMU_EBMB1_PAYLOAD_SLICE1m },
    { "MMU_EBMB1_PAYLOAD_SLICE2m", MMU_EBMB1_PAYLOAD_SLICE2m },
    { "MMU_EBMB1_PAYLOAD_SLICE3m", MMU_EBMB1_PAYLOAD_SLICE3m },
    { "MMU_EBMB1_PAYLOAD_SLICE4m", MMU_EBMB1_PAYLOAD_SLICE4m },
    { "MMU_EBMB1_PAYLOAD_SLICE5m", MMU_EBMB1_PAYLOAD_SLICE5m },
    { "MMU_EBMB1_PAYLOAD_SLICE6m", MMU_EBMB1_PAYLOAD_SLICE6m },
    { "MMU_EBMB1_PAYLOAD_SLICE7m", MMU_EBMB1_PAYLOAD_SLICE7m },
    { "MMU_EBMB2_PAYLOAD_SLICE0m", MMU_EBMB2_PAYLOAD_SLICE0m },
    { "MMU_EBMB2_PAYLOAD_SLICE1m", MMU_EBMB2_PAYLOAD_SLICE1m },
    { "MMU_EBMB2_PAYLOAD_SLICE2m", MMU_EBMB2_PAYLOAD_SLICE2m },
    { "MMU_EBMB2_PAYLOAD_SLICE3m", MMU_EBMB2_PAYLOAD_SLICE3m },
    { "MMU_EBMB2_PAYLOAD_SLICE4m", MMU_EBMB2_PAYLOAD_SLICE4m },
    { "MMU_EBMB2_PAYLOAD_SLICE5m", MMU_EBMB2_PAYLOAD_SLICE5m },
    { "MMU_EBMB2_PAYLOAD_SLICE6m", MMU_EBMB2_PAYLOAD_SLICE6m },
    { "MMU_EBMB2_PAYLOAD_SLICE7m", MMU_EBMB2_PAYLOAD_SLICE7m },
    { "MMU_EBMB3_PAYLOAD_SLICE0m", MMU_EBMB3_PAYLOAD_SLICE0m },
    { "MMU_EBMB3_PAYLOAD_SLICE1m", MMU_EBMB3_PAYLOAD_SLICE1m },
    { "MMU_EBMB3_PAYLOAD_SLICE2m", MMU_EBMB3_PAYLOAD_SLICE2m },
    { "MMU_EBMB3_PAYLOAD_SLICE3m", MMU_EBMB3_PAYLOAD_SLICE3m },
    { "MMU_EBMB3_PAYLOAD_SLICE4m", MMU_EBMB3_PAYLOAD_SLICE4m },
    { "MMU_EBMB3_PAYLOAD_SLICE5m", MMU_EBMB3_PAYLOAD_SLICE5m },
    { "MMU_EBMB3_PAYLOAD_SLICE6m", MMU_EBMB3_PAYLOAD_SLICE6m },
    { "MMU_EBMB3_PAYLOAD_SLICE7m", MMU_EBMB3_PAYLOAD_SLICE7m },
    { "MMU_EBMB4_PAYLOAD_SLICE0m", MMU_EBMB4_PAYLOAD_SLICE0m },
    { "MMU_EBMB4_PAYLOAD_SLICE1m", MMU_EBMB4_PAYLOAD_SLICE1m },
    { "MMU_EBMB4_PAYLOAD_SLICE2m", MMU_EBMB4_PAYLOAD_SLICE2m },
    { "MMU_EBMB4_PAYLOAD_SLICE3m", MMU_EBMB4_PAYLOAD_SLICE3m },
    { "MMU_EBMB4_PAYLOAD_SLICE4m", MMU_EBMB4_PAYLOAD_SLICE4m },
    { "MMU_EBMB4_PAYLOAD_SLICE5m", MMU_EBMB4_PAYLOAD_SLICE5m },
    { "MMU_EBMB4_PAYLOAD_SLICE6m", MMU_EBMB4_PAYLOAD_SLICE6m },
    { "MMU_EBMB4_PAYLOAD_SLICE7m", MMU_EBMB4_PAYLOAD_SLICE7m },
    { "MMU_EBMB5_PAYLOAD_SLICE0m", MMU_EBMB5_PAYLOAD_SLICE0m },
    { "MMU_EBMB5_PAYLOAD_SLICE1m", MMU_EBMB5_PAYLOAD_SLICE1m },
    { "MMU_EBMB5_PAYLOAD_SLICE2m", MMU_EBMB5_PAYLOAD_SLICE2m },
    { "MMU_EBMB5_PAYLOAD_SLICE3m", MMU_EBMB5_PAYLOAD_SLICE3m },
    { "MMU_EBMB5_PAYLOAD_SLICE4m", MMU_EBMB5_PAYLOAD_SLICE4m },
    { "MMU_EBMB5_PAYLOAD_SLICE5m", MMU_EBMB5_PAYLOAD_SLICE5m },
    { "MMU_EBMB5_PAYLOAD_SLICE6m", MMU_EBMB5_PAYLOAD_SLICE6m },
    { "MMU_EBMB5_PAYLOAD_SLICE7m", MMU_EBMB5_PAYLOAD_SLICE7m },
    { "MMU_EBMB6_PAYLOAD_SLICE0m", MMU_EBMB6_PAYLOAD_SLICE0m },
    { "MMU_EBMB6_PAYLOAD_SLICE1m", MMU_EBMB6_PAYLOAD_SLICE1m },
    { "MMU_EBMB6_PAYLOAD_SLICE2m", MMU_EBMB6_PAYLOAD_SLICE2m },
    { "MMU_EBMB6_PAYLOAD_SLICE3m", MMU_EBMB6_PAYLOAD_SLICE3m },
    { "MMU_EBMB6_PAYLOAD_SLICE4m", MMU_EBMB6_PAYLOAD_SLICE4m },
    { "MMU_EBMB6_PAYLOAD_SLICE5m", MMU_EBMB6_PAYLOAD_SLICE5m },
    { "MMU_EBMB6_PAYLOAD_SLICE6m", MMU_EBMB6_PAYLOAD_SLICE6m },
    { "MMU_EBMB6_PAYLOAD_SLICE7m", MMU_EBMB6_PAYLOAD_SLICE7m },
    { "MMU_EBMB7_PAYLOAD_SLICE0m", MMU_EBMB7_PAYLOAD_SLICE0m },
    { "MMU_EBMB7_PAYLOAD_SLICE1m", MMU_EBMB7_PAYLOAD_SLICE1m },
    { "MMU_EBMB7_PAYLOAD_SLICE2m", MMU_EBMB7_PAYLOAD_SLICE2m },
    { "MMU_EBMB7_PAYLOAD_SLICE3m", MMU_EBMB7_PAYLOAD_SLICE3m },
    { "MMU_EBMB7_PAYLOAD_SLICE4m", MMU_EBMB7_PAYLOAD_SLICE4m },
    { "MMU_EBMB7_PAYLOAD_SLICE5m", MMU_EBMB7_PAYLOAD_SLICE5m },
    { "MMU_EBMB7_PAYLOAD_SLICE6m", MMU_EBMB7_PAYLOAD_SLICE6m },
    { "MMU_EBMB7_PAYLOAD_SLICE7m", MMU_EBMB7_PAYLOAD_SLICE7m },
    { "MMU_EBMB_CCBE_SLICEm", MMU_EBMB_CCBE_SLICEm },
    { "MMU_EBMB_CMIC_RESERVEDr", MMU_EBMB_CMIC_RESERVEDr },
    { "MMU_EBMB_DEBUGr", MMU_EBMB_DEBUGr },
    { "MMU_EBMB_ENABLE_ECCP_MEMr", MMU_EBMB_ENABLE_ECCP_MEMr },
    { "MMU_EBMB_EN_COR_ERR_RPTr", MMU_EBMB_EN_COR_ERR_RPTr },
    { "MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0r", MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0r },
    { "MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1r", MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1r },
    { "MMU_EBMB_TMBUSr", MMU_EBMB_TMBUSr },
    { "MMU_EBPCC_COUNTER_OVERFLOWr", MMU_EBPCC_COUNTER_OVERFLOWr },
    { "MMU_EBPCC_COUNTER_UNDERFLOWr", MMU_EBPCC_COUNTER_UNDERFLOWr },
    { "MMU_EBPCC_CPU_INT_ENr", MMU_EBPCC_CPU_INT_ENr },
    { "MMU_EBPCC_CPU_INT_SETr", MMU_EBPCC_CPU_INT_SETr },
    { "MMU_EBPCC_CPU_INT_STATr", MMU_EBPCC_CPU_INT_STATr },
    { "MMU_EBPCC_EBQUEUE_CELL_CNT_STSr", MMU_EBPCC_EBQUEUE_CELL_CNT_STSr },
    { "MMU_EBPCC_EPORT_CFGr", MMU_EBPCC_EPORT_CFGr },
    { "MMU_EBPCC_MAX_CELL_THDr", MMU_EBPCC_MAX_CELL_THDr },
    { "MMU_EBPCC_MMUQ_CFGr", MMU_EBPCC_MMUQ_CFGr },
    { "MMU_EBPCC_MMUQ_SCHQ_CFGr", MMU_EBPCC_MMUQ_SCHQ_CFGr },
    { "MMU_EBPCC_MMUQ_SCHQ_PROFILEr", MMU_EBPCC_MMUQ_SCHQ_PROFILEr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr },
    { "MMU_EBPCC_RSVD_REGr", MMU_EBPCC_RSVD_REGr },
    { "MMU_EBPCC_TCT_SPEED_0_CFGr", MMU_EBPCC_TCT_SPEED_0_CFGr },
    { "MMU_EBPCC_TCT_SPEED_1_CFGr", MMU_EBPCC_TCT_SPEED_1_CFGr },
    { "MMU_EBPCC_TCT_SPEED_2_CFGr", MMU_EBPCC_TCT_SPEED_2_CFGr },
    { "MMU_EBPCC_TCT_SPEED_3_CFGr", MMU_EBPCC_TCT_SPEED_3_CFGr },
    { "MMU_EBPCC_TCT_SPEED_4_CFGr", MMU_EBPCC_TCT_SPEED_4_CFGr },
    { "MMU_EBPCC_TCT_SPEED_5_CFGr", MMU_EBPCC_TCT_SPEED_5_CFGr },
    { "MMU_EBPCC_TCT_SPEED_6_CFGr", MMU_EBPCC_TCT_SPEED_6_CFGr },
    { "MMU_EBPMB_CMIC_RESERVEDr", MMU_EBPMB_CMIC_RESERVEDr },
    { "MMU_EBPMB_TMBUSr", MMU_EBPMB_TMBUSr },
    { "MMU_EBPTS_CAL_CONFIGr", MMU_EBPTS_CAL_CONFIGr },
    { "MMU_EBPTS_CBMG_VALUEr", MMU_EBPTS_CBMG_VALUEr },
    { "MMU_EBPTS_CMIC_RESERVEDr", MMU_EBPTS_CMIC_RESERVEDr },
    { "MMU_EBPTS_CPU_MGMT_LB_RATIOSr", MMU_EBPTS_CPU_MGMT_LB_RATIOSr },
    { "MMU_EBPTS_EBSHP_DEBUGr", MMU_EBPTS_EBSHP_DEBUGr },
    { "MMU_EBPTS_EBSHP_GLB_CONFIGr", MMU_EBPTS_EBSHP_GLB_CONFIGr },
    { "MMU_EBPTS_EBSHP_PORT_CFGr", MMU_EBPTS_EBSHP_PORT_CFGr },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r },
    { "MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm", MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm },
    { "MMU_EBPTS_EDB_CREDIT_COUNTERr", MMU_EBPTS_EDB_CREDIT_COUNTERr },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r", MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r", MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r },
    { "MMU_EBPTS_ENABLE_ECCP_MEMr", MMU_EBPTS_ENABLE_ECCP_MEMr },
    { "MMU_EBPTS_EN_COR_ERR_RPTr", MMU_EBPTS_EN_COR_ERR_RPTr },
    { "MMU_EBPTS_FEATURE_CTRLr", MMU_EBPTS_FEATURE_CTRLr },
    { "MMU_EBPTS_MAX_SPACINGr", MMU_EBPTS_MAX_SPACINGr },
    { "MMU_EBPTS_MIN_CELL_SPACINGr", MMU_EBPTS_MIN_CELL_SPACINGr },
    { "MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr", MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr },
    { "MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr },
    { "MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr },
    { "MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr", MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr },
    { "MMU_EBPTS_PKSCH_CAL_CONFIGr", MMU_EBPTS_PKSCH_CAL_CONFIGr },
    { "MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr", MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr },
    { "MMU_EBPTS_PKSCH_CREDIT_STSr", MMU_EBPTS_PKSCH_CREDIT_STSr },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr", MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr", MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr },
    { "MMU_EBPTS_TMBUSr", MMU_EBPTS_TMBUSr },
    { "MMU_EBPTS_URG_CELL_SPACINGr", MMU_EBPTS_URG_CELL_SPACINGr },
    { "MMU_EBQS_CMIC_RESERVEDr", MMU_EBQS_CMIC_RESERVEDr },
    { "MMU_EBQS_CPU_INT_ENr", MMU_EBQS_CPU_INT_ENr },
    { "MMU_EBQS_CPU_INT_SETr", MMU_EBQS_CPU_INT_SETr },
    { "MMU_EBQS_CPU_INT_STATr", MMU_EBQS_CPU_INT_STATr },
    { "MMU_EBQS_CPU_INT_STAT_LOGr", MMU_EBQS_CPU_INT_STAT_LOGr },
    { "MMU_EBQS_DEBUGr", MMU_EBQS_DEBUGr },
    { "MMU_EBQS_EBPTS_PREFETCH_CNTLr", MMU_EBQS_EBPTS_PREFETCH_CNTLr },
    { "MMU_EBQS_PORT_CFGr", MMU_EBQS_PORT_CFGr },
    { "MMU_EBTOQ_CBm", MMU_EBTOQ_CBm },
    { "MMU_EBTOQ_CBNm", MMU_EBTOQ_CBNm },
    { "MMU_EBTOQ_CFPm", MMU_EBTOQ_CFPm },
    { "MMU_EBTOQ_CMIC_RESERVEDr", MMU_EBTOQ_CMIC_RESERVEDr },
    { "MMU_EBTOQ_CPU_INT_ENr", MMU_EBTOQ_CPU_INT_ENr },
    { "MMU_EBTOQ_CPU_INT_SETr", MMU_EBTOQ_CPU_INT_SETr },
    { "MMU_EBTOQ_CPU_INT_STATr", MMU_EBTOQ_CPU_INT_STATr },
    { "MMU_EBTOQ_ENABLE_ECCP_MEMr", MMU_EBTOQ_ENABLE_ECCP_MEMr },
    { "MMU_EBTOQ_EN_COR_ERR_RPTr", MMU_EBTOQ_EN_COR_ERR_RPTr },
    { "MMU_EBTOQ_FORCE_CPU_INITr", MMU_EBTOQ_FORCE_CPU_INITr },
    { "MMU_EBTOQ_QDBm", MMU_EBTOQ_QDBm },
    { "MMU_EBTOQ_TMBUSr", MMU_EBTOQ_TMBUSr },
    { "MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr", MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr },
    { "MMU_GLBCFG_BST_TRACKING_ENABLEr", MMU_GLBCFG_BST_TRACKING_ENABLEr },
    { "MMU_GLBCFG_CMIC_RESERVEDr", MMU_GLBCFG_CMIC_RESERVEDr },
    { "MMU_GLBCFG_CPU_INT_ENr", MMU_GLBCFG_CPU_INT_ENr },
    { "MMU_GLBCFG_CPU_INT_INST_ENr", MMU_GLBCFG_CPU_INT_INST_ENr },
    { "MMU_GLBCFG_CPU_INT_INST_SETr", MMU_GLBCFG_CPU_INT_INST_SETr },
    { "MMU_GLBCFG_CPU_INT_INST_STATr", MMU_GLBCFG_CPU_INT_INST_STATr },
    { "MMU_GLBCFG_CPU_INT_SETr", MMU_GLBCFG_CPU_INT_SETr },
    { "MMU_GLBCFG_CPU_INT_STATr", MMU_GLBCFG_CPU_INT_STATr },
    { "MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr", MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr },
    { "MMU_GLBCFG_MEM_FAIL_ADDR_64m", MMU_GLBCFG_MEM_FAIL_ADDR_64m },
    { "MMU_GLBCFG_MEM_FAIL_INT_CTRr", MMU_GLBCFG_MEM_FAIL_INT_CTRr },
    { "MMU_GLBCFG_MEM_SER_FIFO_STSr", MMU_GLBCFG_MEM_SER_FIFO_STSr },
    { "MMU_GLBCFG_MISCCONFIGr", MMU_GLBCFG_MISCCONFIGr },
    { "MMU_GLBCFG_PKTSTATr", MMU_GLBCFG_PKTSTATr },
    { "MMU_GLBCFG_SPLITTERr", MMU_GLBCFG_SPLITTERr },
    { "MMU_GLBCFG_TIMESTAMPr", MMU_GLBCFG_TIMESTAMPr },
    { "MMU_GLBCFG_TMBUSr", MMU_GLBCFG_TMBUSr },
    { "MMU_GLBCFG_TOD_TIMESTAMPm", MMU_GLBCFG_TOD_TIMESTAMPm },
    { "MMU_GLBCFG_UTC_TIMESTAMPr", MMU_GLBCFG_UTC_TIMESTAMPr },
    { "MMU_GLB_INT_ENr", MMU_GLB_INT_ENr },
    { "MMU_GLB_INT_SETr", MMU_GLB_INT_SETr },
    { "MMU_GLB_INT_STATr", MMU_GLB_INT_STATr },
    { "MMU_INTFI_CMIC_RESERVEDr", MMU_INTFI_CMIC_RESERVEDr },
    { "MMU_INTFI_CPU_INT_ENr", MMU_INTFI_CPU_INT_ENr },
    { "MMU_INTFI_CPU_INT_SETr", MMU_INTFI_CPU_INT_SETr },
    { "MMU_INTFI_CPU_INT_STATr", MMU_INTFI_CPU_INT_STATr },
    { "MMU_INTFI_DD_TIMERr", MMU_INTFI_DD_TIMERr },
    { "MMU_INTFI_DD_TIMER_CFGr", MMU_INTFI_DD_TIMER_CFGr },
    { "MMU_INTFI_DD_TIMER_ENABLEr", MMU_INTFI_DD_TIMER_ENABLEr },
    { "MMU_INTFI_DD_TIMER_INT_MASKr", MMU_INTFI_DD_TIMER_INT_MASKr },
    { "MMU_INTFI_DD_TIMER_INT_SETr", MMU_INTFI_DD_TIMER_INT_SETr },
    { "MMU_INTFI_DD_TIMER_INT_STATUSr", MMU_INTFI_DD_TIMER_INT_STATUSr },
    { "MMU_INTFI_EGR_PORT_CFGr", MMU_INTFI_EGR_PORT_CFGr },
    { "MMU_INTFI_ENABLEr", MMU_INTFI_ENABLEr },
    { "MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr", MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr },
    { "MMU_INTFI_IGNORE_PORT_PFC_XOFFr", MMU_INTFI_IGNORE_PORT_PFC_XOFFr },
    { "MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr", MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr },
    { "MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr", MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr },
    { "MMU_INTFI_PFCPRI_PROFILEr", MMU_INTFI_PFCPRI_PROFILEr },
    { "MMU_INTFI_PORT_BKP_CFGr", MMU_INTFI_PORT_BKP_CFGr },
    { "MMU_INTFI_PORT_FC_BKPr", MMU_INTFI_PORT_FC_BKPr },
    { "MMU_INTFI_PORT_PFC_STATEr", MMU_INTFI_PORT_PFC_STATEr },
    { "MMU_INTFO_CMIC_RESERVEDr", MMU_INTFO_CMIC_RESERVEDr },
    { "MMU_INTFO_FC_TX_CONFIG_1r", MMU_INTFO_FC_TX_CONFIG_1r },
    { "MMU_INTFO_FC_TX_CONFIG_2r", MMU_INTFO_FC_TX_CONFIG_2r },
    { "MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr", MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr },
    { "MMU_INTFO_TO_XPORT_BKPr", MMU_INTFO_TO_XPORT_BKPr },
    { "MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr", MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr },
    { "MMU_ITMCFG_CMIC_RESERVEDr", MMU_ITMCFG_CMIC_RESERVEDr },
    { "MMU_ITMCFG_CPU_INT_ENr", MMU_ITMCFG_CPU_INT_ENr },
    { "MMU_ITMCFG_CPU_INT_SETr", MMU_ITMCFG_CPU_INT_SETr },
    { "MMU_ITMCFG_CPU_INT_STATr", MMU_ITMCFG_CPU_INT_STATr },
    { "MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr", MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr },
    { "MMU_ITMCFG_MEM_FAIL_ADDR_64m", MMU_ITMCFG_MEM_FAIL_ADDR_64m },
    { "MMU_ITMCFG_MEM_FAIL_INT_CTRr", MMU_ITMCFG_MEM_FAIL_INT_CTRr },
    { "MMU_ITMCFG_MEM_SER_FIFO_STSr", MMU_ITMCFG_MEM_SER_FIFO_STSr },
    { "MMU_MB_CMIC_RESERVEDr", MMU_MB_CMIC_RESERVEDr },
    { "MMU_MB_DEBUGr", MMU_MB_DEBUGr },
    { "MMU_MB_PAYLOAD_SLICE0_CPUm", MMU_MB_PAYLOAD_SLICE0_CPUm },
    { "MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE1_CPUm", MMU_MB_PAYLOAD_SLICE1_CPUm },
    { "MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE2_CPUm", MMU_MB_PAYLOAD_SLICE2_CPUm },
    { "MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE3_CPUm", MMU_MB_PAYLOAD_SLICE3_CPUm },
    { "MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE4_CPUm", MMU_MB_PAYLOAD_SLICE4_CPUm },
    { "MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE5_CPUm", MMU_MB_PAYLOAD_SLICE5_CPUm },
    { "MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE6_CPUm", MMU_MB_PAYLOAD_SLICE6_CPUm },
    { "MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE7_CPUm", MMU_MB_PAYLOAD_SLICE7_CPUm },
    { "MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_TMBUSr", MMU_MB_TMBUSr },
    { "MMU_MTP_COSr", MMU_MTP_COSr },
    { "MMU_MTP_CPU_COSr", MMU_MTP_CPU_COSr },
    { "MMU_MTRO_BUCKET_CPU_L1m", MMU_MTRO_BUCKET_CPU_L1m },
    { "MMU_MTRO_BUCKET_L0m", MMU_MTRO_BUCKET_L0m },
    { "MMU_MTRO_CONFIGr", MMU_MTRO_CONFIGr },
    { "MMU_MTRO_COUNTER_OVERFLOWr", MMU_MTRO_COUNTER_OVERFLOWr },
    { "MMU_MTRO_CPU_INT_ENr", MMU_MTRO_CPU_INT_ENr },
    { "MMU_MTRO_CPU_INT_SETr", MMU_MTRO_CPU_INT_SETr },
    { "MMU_MTRO_CPU_INT_STATr", MMU_MTRO_CPU_INT_STATr },
    { "MMU_MTRO_CPU_L1_Am", MMU_MTRO_CPU_L1_Am },
    { "MMU_MTRO_CPU_L1_Bm", MMU_MTRO_CPU_L1_Bm },
    { "MMU_MTRO_CPU_L1_Cm", MMU_MTRO_CPU_L1_Cm },
    { "MMU_MTRO_CPU_L1_TO_L0_MAPPINGr", MMU_MTRO_CPU_L1_TO_L0_MAPPINGr },
    { "MMU_MTRO_EGRMETERINGBUCKETm", MMU_MTRO_EGRMETERINGBUCKETm },
    { "MMU_MTRO_EGRMETERINGCONFIGm", MMU_MTRO_EGRMETERINGCONFIGm },
    { "MMU_MTRO_ENABLE_ECCP_MEMr", MMU_MTRO_ENABLE_ECCP_MEMr },
    { "MMU_MTRO_EN_COR_ERR_RPTr", MMU_MTRO_EN_COR_ERR_RPTr },
    { "MMU_MTRO_HULL_MODE_ENABLEr", MMU_MTRO_HULL_MODE_ENABLEr },
    { "MMU_MTRO_L0_Am", MMU_MTRO_L0_Am },
    { "MMU_MTRO_L0_Bm", MMU_MTRO_L0_Bm },
    { "MMU_MTRO_L0_Cm", MMU_MTRO_L0_Cm },
    { "MMU_MTRO_MMUQ_SCHQ_CFGr", MMU_MTRO_MMUQ_SCHQ_CFGr },
    { "MMU_MTRO_MMUQ_SCHQ_PROFILEr", MMU_MTRO_MMUQ_SCHQ_PROFILEr },
    { "MMU_MTRO_PORT_ENTITY_DISABLEr", MMU_MTRO_PORT_ENTITY_DISABLEr },
    { "MMU_MTRO_RSVD_REGr", MMU_MTRO_RSVD_REGr },
    { "MMU_MTRO_TMBUSr", MMU_MTRO_TMBUSr },
    { "MMU_OQS_CMIC_RESERVEDr", MMU_OQS_CMIC_RESERVEDr },
    { "MMU_OQS_CPU_INT_ENr", MMU_OQS_CPU_INT_ENr },
    { "MMU_OQS_CPU_INT_SETr", MMU_OQS_CPU_INT_SETr },
    { "MMU_OQS_CPU_INT_STATr", MMU_OQS_CPU_INT_STATr },
    { "MMU_OQS_DEBUGr", MMU_OQS_DEBUGr },
    { "MMU_OQS_ENABLE_ECCP_MEMr", MMU_OQS_ENABLE_ECCP_MEMr },
    { "MMU_OQS_ENQ_CONFIGr", MMU_OQS_ENQ_CONFIGr },
    { "MMU_OQS_EN_COR_ERR_RPTr", MMU_OQS_EN_COR_ERR_RPTr },
    { "MMU_OQS_FIFO_BANK0_MEMm", MMU_OQS_FIFO_BANK0_MEMm },
    { "MMU_OQS_FIFO_BANK10_MEMm", MMU_OQS_FIFO_BANK10_MEMm },
    { "MMU_OQS_FIFO_BANK11_MEMm", MMU_OQS_FIFO_BANK11_MEMm },
    { "MMU_OQS_FIFO_BANK12_MEMm", MMU_OQS_FIFO_BANK12_MEMm },
    { "MMU_OQS_FIFO_BANK13_MEMm", MMU_OQS_FIFO_BANK13_MEMm },
    { "MMU_OQS_FIFO_BANK14_MEMm", MMU_OQS_FIFO_BANK14_MEMm },
    { "MMU_OQS_FIFO_BANK15_MEMm", MMU_OQS_FIFO_BANK15_MEMm },
    { "MMU_OQS_FIFO_BANK16_MEMm", MMU_OQS_FIFO_BANK16_MEMm },
    { "MMU_OQS_FIFO_BANK1_MEMm", MMU_OQS_FIFO_BANK1_MEMm },
    { "MMU_OQS_FIFO_BANK2_MEMm", MMU_OQS_FIFO_BANK2_MEMm },
    { "MMU_OQS_FIFO_BANK3_MEMm", MMU_OQS_FIFO_BANK3_MEMm },
    { "MMU_OQS_FIFO_BANK4_MEMm", MMU_OQS_FIFO_BANK4_MEMm },
    { "MMU_OQS_FIFO_BANK5_MEMm", MMU_OQS_FIFO_BANK5_MEMm },
    { "MMU_OQS_FIFO_BANK6_MEMm", MMU_OQS_FIFO_BANK6_MEMm },
    { "MMU_OQS_FIFO_BANK7_MEMm", MMU_OQS_FIFO_BANK7_MEMm },
    { "MMU_OQS_FIFO_BANK8_MEMm", MMU_OQS_FIFO_BANK8_MEMm },
    { "MMU_OQS_FIFO_BANK9_MEMm", MMU_OQS_FIFO_BANK9_MEMm },
    { "MMU_OQS_FREE_BLOCK_MEMm", MMU_OQS_FREE_BLOCK_MEMm },
    { "MMU_OQS_INST0_BANK_BMP_MEMm", MMU_OQS_INST0_BANK_BMP_MEMm },
    { "MMU_OQS_INST0_LLIST_MEMm", MMU_OQS_INST0_LLIST_MEMm },
    { "MMU_OQS_INST1_BANK_BMP_MEMm", MMU_OQS_INST1_BANK_BMP_MEMm },
    { "MMU_OQS_INST1_LLIST_MEMm", MMU_OQS_INST1_LLIST_MEMm },
    { "MMU_OQS_INST2_BANK_BMP_MEMm", MMU_OQS_INST2_BANK_BMP_MEMm },
    { "MMU_OQS_INST2_LLIST_MEMm", MMU_OQS_INST2_LLIST_MEMm },
    { "MMU_OQS_INST3_BANK_BMP_MEMm", MMU_OQS_INST3_BANK_BMP_MEMm },
    { "MMU_OQS_INST3_LLIST_MEMm", MMU_OQS_INST3_LLIST_MEMm },
    { "MMU_OQS_STATr", MMU_OQS_STATr },
    { "MMU_OQS_TMBUSr", MMU_OQS_TMBUSr },
    { "MMU_PORT_MMUQ_SCHQ_CFGr", MMU_PORT_MMUQ_SCHQ_CFGr },
    { "MMU_PPSCH_CMIC_RESERVEDr", MMU_PPSCH_CMIC_RESERVEDr },
    { "MMU_PPSCH_EB_3_0_RL_CREDITr", MMU_PPSCH_EB_3_0_RL_CREDITr },
    { "MMU_PPSCH_EB_7_4_RL_CREDITr", MMU_PPSCH_EB_7_4_RL_CREDITr },
    { "MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr", MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr },
    { "MMU_PPSCH_S2_TO_S1_CREDITr", MMU_PPSCH_S2_TO_S1_CREDITr },
    { "MMU_PPSCH_SCHQ_MMUQ_PROFILEr", MMU_PPSCH_SCHQ_MMUQ_PROFILEr },
    { "MMU_PPSCH_STAGE1_EB_PACING_CFGr", MMU_PPSCH_STAGE1_EB_PACING_CFGr },
    { "MMU_PTSCH_CAL_CONFIGr", MMU_PTSCH_CAL_CONFIGr },
    { "MMU_PTSCH_CMIC_RESERVEDr", MMU_PTSCH_CMIC_RESERVEDr },
    { "MMU_PTSCH_CPU_MGMT_LB_RATIOSr", MMU_PTSCH_CPU_MGMT_LB_RATIOSr },
    { "MMU_PTSCH_EB_CREDIT_CONFIGr", MMU_PTSCH_EB_CREDIT_CONFIGr },
    { "MMU_PTSCH_FEATURE_CTRLr", MMU_PTSCH_FEATURE_CTRLr },
    { "MMU_PTSCH_PENALTY_MIN_SPACINGr", MMU_PTSCH_PENALTY_MIN_SPACINGr },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr", MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr", MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr },
    { "MMU_PTSCH_REGULAR_MIN_SPACINGr", MMU_PTSCH_REGULAR_MIN_SPACINGr },
    { "MMU_QSCH_CPU_L1_QUEUE_MASKr", MMU_QSCH_CPU_L1_QUEUE_MASKr },
    { "MMU_QSCH_CPU_L1_TO_L0_MAPPINGr", MMU_QSCH_CPU_L1_TO_L0_MAPPINGr },
    { "MMU_QSCH_CPU_PORT_CONFIGr", MMU_QSCH_CPU_PORT_CONFIGr },
    { "MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr", MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr },
    { "MMU_QSCH_ENABLE_ECCP_MEMr", MMU_QSCH_ENABLE_ECCP_MEMr },
    { "MMU_QSCH_EN_COR_ERR_RPTr", MMU_QSCH_EN_COR_ERR_RPTr },
    { "MMU_QSCH_L0_ACCUM_COMP_MEMm", MMU_QSCH_L0_ACCUM_COMP_MEMm },
    { "MMU_QSCH_L0_CREDIT_MEMm", MMU_QSCH_L0_CREDIT_MEMm },
    { "MMU_QSCH_L0_FIRST_MEMm", MMU_QSCH_L0_FIRST_MEMm },
    { "MMU_QSCH_L0_WEIGHT_MEMm", MMU_QSCH_L0_WEIGHT_MEMm },
    { "MMU_QSCH_L1_ACCUM_COMP_MEMm", MMU_QSCH_L1_ACCUM_COMP_MEMm },
    { "MMU_QSCH_L1_CREDIT_MEMm", MMU_QSCH_L1_CREDIT_MEMm },
    { "MMU_QSCH_L1_FIRST_MEMm", MMU_QSCH_L1_FIRST_MEMm },
    { "MMU_QSCH_L1_WEIGHT_MEMm", MMU_QSCH_L1_WEIGHT_MEMm },
    { "MMU_QSCH_L2_ACCUM_COMP_MEMm", MMU_QSCH_L2_ACCUM_COMP_MEMm },
    { "MMU_QSCH_L2_CREDIT_MEMm", MMU_QSCH_L2_CREDIT_MEMm },
    { "MMU_QSCH_L2_WEIGHT_MEMm", MMU_QSCH_L2_WEIGHT_MEMm },
    { "MMU_QSCH_MMUQ_TO_SCHQ_MAPr", MMU_QSCH_MMUQ_TO_SCHQ_MAPr },
    { "MMU_QSCH_PORT_CONFIGr", MMU_QSCH_PORT_CONFIGr },
    { "MMU_QSCH_PORT_EMPTY_STATUSr", MMU_QSCH_PORT_EMPTY_STATUSr },
    { "MMU_QSCH_PORT_FLUSHr", MMU_QSCH_PORT_FLUSHr },
    { "MMU_QSCH_RESERVEDr", MMU_QSCH_RESERVEDr },
    { "MMU_QSCH_SPECIAL_CONFIGr", MMU_QSCH_SPECIAL_CONFIGr },
    { "MMU_QSCH_TMBUSr", MMU_QSCH_TMBUSr },
    { "MMU_QSCH_VOQ_FAIRNESS_CONFIGr", MMU_QSCH_VOQ_FAIRNESS_CONFIGr },
    { "MMU_REPL_GROUP_INFO_TBLm", MMU_REPL_GROUP_INFO_TBLm },
    { "MMU_REPL_HEAD_TBLm", MMU_REPL_HEAD_TBLm },
    { "MMU_REPL_LIST_TBLm", MMU_REPL_LIST_TBLm },
    { "MMU_REPL_STATE_TBLm", MMU_REPL_STATE_TBLm },
    { "MMU_RL_BANK_THDr", MMU_RL_BANK_THDr },
    { "MMU_RL_BQFF_EMPTY_STATUSr", MMU_RL_BQFF_EMPTY_STATUSr },
    { "MMU_RL_BQFF_FULL_STATUSr", MMU_RL_BQFF_FULL_STATUSr },
    { "MMU_RL_BQFF_OVRF_STATUSr", MMU_RL_BQFF_OVRF_STATUSr },
    { "MMU_RL_BQFF_UNDF_STATUSr", MMU_RL_BQFF_UNDF_STATUSr },
    { "MMU_RL_CMIC_RESERVEDr", MMU_RL_CMIC_RESERVEDr },
    { "MMU_RL_CONFIGr", MMU_RL_CONFIGr },
    { "MMU_RL_CPU_INT_ENr", MMU_RL_CPU_INT_ENr },
    { "MMU_RL_CPU_INT_SETr", MMU_RL_CPU_INT_SETr },
    { "MMU_RL_CPU_INT_STATr", MMU_RL_CPU_INT_STATr },
    { "MMU_RL_CT_TILE_ACTIVITY2r", MMU_RL_CT_TILE_ACTIVITY2r },
    { "MMU_RL_CT_TILE_ACTIVITYr", MMU_RL_CT_TILE_ACTIVITYr },
    { "MMU_RL_DEBUGr", MMU_RL_DEBUGr },
    { "MMU_RL_DEBUG_CFGr", MMU_RL_DEBUG_CFGr },
    { "MMU_RL_DEBUG_CNT_CONFIGr", MMU_RL_DEBUG_CNT_CONFIGr },
    { "MMU_RL_DEBUG_PKT_CNTr", MMU_RL_DEBUG_PKT_CNTr },
    { "MMU_RL_EBFF_CONFIGr", MMU_RL_EBFF_CONFIGr },
    { "MMU_RL_EBFF_DEBUGr", MMU_RL_EBFF_DEBUGr },
    { "MMU_RL_EBFF_DEBUG_STATUSr", MMU_RL_EBFF_DEBUG_STATUSr },
    { "MMU_RL_EBFF_STATUSr", MMU_RL_EBFF_STATUSr },
    { "MMU_RL_EBP_OVRDr", MMU_RL_EBP_OVRDr },
    { "MMU_RL_ENABLE_ECCP_MEMr", MMU_RL_ENABLE_ECCP_MEMr },
    { "MMU_RL_EN_COR_ERR_RPTr", MMU_RL_EN_COR_ERR_RPTr },
    { "MMU_RL_FBANK0m", MMU_RL_FBANK0m },
    { "MMU_RL_FBANK10m", MMU_RL_FBANK10m },
    { "MMU_RL_FBANK11m", MMU_RL_FBANK11m },
    { "MMU_RL_FBANK12m", MMU_RL_FBANK12m },
    { "MMU_RL_FBANK13m", MMU_RL_FBANK13m },
    { "MMU_RL_FBANK14m", MMU_RL_FBANK14m },
    { "MMU_RL_FBANK15m", MMU_RL_FBANK15m },
    { "MMU_RL_FBANK16m", MMU_RL_FBANK16m },
    { "MMU_RL_FBANK17m", MMU_RL_FBANK17m },
    { "MMU_RL_FBANK18m", MMU_RL_FBANK18m },
    { "MMU_RL_FBANK19m", MMU_RL_FBANK19m },
    { "MMU_RL_FBANK1m", MMU_RL_FBANK1m },
    { "MMU_RL_FBANK20m", MMU_RL_FBANK20m },
    { "MMU_RL_FBANK21m", MMU_RL_FBANK21m },
    { "MMU_RL_FBANK22m", MMU_RL_FBANK22m },
    { "MMU_RL_FBANK23m", MMU_RL_FBANK23m },
    { "MMU_RL_FBANK24m", MMU_RL_FBANK24m },
    { "MMU_RL_FBANK25m", MMU_RL_FBANK25m },
    { "MMU_RL_FBANK26m", MMU_RL_FBANK26m },
    { "MMU_RL_FBANK27m", MMU_RL_FBANK27m },
    { "MMU_RL_FBANK28m", MMU_RL_FBANK28m },
    { "MMU_RL_FBANK29m", MMU_RL_FBANK29m },
    { "MMU_RL_FBANK2m", MMU_RL_FBANK2m },
    { "MMU_RL_FBANK30m", MMU_RL_FBANK30m },
    { "MMU_RL_FBANK31m", MMU_RL_FBANK31m },
    { "MMU_RL_FBANK3m", MMU_RL_FBANK3m },
    { "MMU_RL_FBANK4m", MMU_RL_FBANK4m },
    { "MMU_RL_FBANK5m", MMU_RL_FBANK5m },
    { "MMU_RL_FBANK6m", MMU_RL_FBANK6m },
    { "MMU_RL_FBANK7m", MMU_RL_FBANK7m },
    { "MMU_RL_FBANK8m", MMU_RL_FBANK8m },
    { "MMU_RL_FBANK9m", MMU_RL_FBANK9m },
    { "MMU_RL_RQEFF_STATUSr", MMU_RL_RQEFF_STATUSr },
    { "MMU_RL_RQE_FIFO_DEBUGr", MMU_RL_RQE_FIFO_DEBUGr },
    { "MMU_RL_RQE_FIFO_MEMm", MMU_RL_RQE_FIFO_MEMm },
    { "MMU_RL_TMBUSr", MMU_RL_TMBUSr },
    { "MMU_RL_WBFF_EMPTY_STATUSr", MMU_RL_WBFF_EMPTY_STATUSr },
    { "MMU_RL_WBFF_FULL_STATUSr", MMU_RL_WBFF_FULL_STATUSr },
    { "MMU_RL_WBFF_OVRF_STATUSr", MMU_RL_WBFF_OVRF_STATUSr },
    { "MMU_RL_WBFF_UNDF_STATUSr", MMU_RL_WBFF_UNDF_STATUSr },
    { "MMU_RQE_CELL_FREE_LISTm", MMU_RQE_CELL_FREE_LISTm },
    { "MMU_RQE_CELL_LINK_LISTm", MMU_RQE_CELL_LINK_LISTm },
    { "MMU_RQE_CELL_QUEUEm", MMU_RQE_CELL_QUEUEm },
    { "MMU_RQE_CELL_QUEUE_HEADAr", MMU_RQE_CELL_QUEUE_HEADAr },
    { "MMU_RQE_CELL_QUEUE_HEADBr", MMU_RQE_CELL_QUEUE_HEADBr },
    { "MMU_RQE_CELL_QUEUE_HEADCr", MMU_RQE_CELL_QUEUE_HEADCr },
    { "MMU_RQE_CELL_QUEUE_HEADDr", MMU_RQE_CELL_QUEUE_HEADDr },
    { "MMU_RQE_CELL_QUEUE_HEADEr", MMU_RQE_CELL_QUEUE_HEADEr },
    { "MMU_RQE_CELL_QUEUE_HEAD_STATr", MMU_RQE_CELL_QUEUE_HEAD_STATr },
    { "MMU_RQE_CELL_QUEUE_LEVELr", MMU_RQE_CELL_QUEUE_LEVELr },
    { "MMU_RQE_CELL_QUEUE_TAILAr", MMU_RQE_CELL_QUEUE_TAILAr },
    { "MMU_RQE_CELL_QUEUE_TAILBr", MMU_RQE_CELL_QUEUE_TAILBr },
    { "MMU_RQE_CELL_QUEUE_TAILCr", MMU_RQE_CELL_QUEUE_TAILCr },
    { "MMU_RQE_CELL_QUEUE_TAILDr", MMU_RQE_CELL_QUEUE_TAILDr },
    { "MMU_RQE_CELL_QUEUE_TAILEr", MMU_RQE_CELL_QUEUE_TAILEr },
    { "MMU_RQE_CELL_QUEUE_TAIL_STATr", MMU_RQE_CELL_QUEUE_TAIL_STATr },
    { "MMU_RQE_CMIC_RESERVEDr", MMU_RQE_CMIC_RESERVEDr },
    { "MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm", MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm },
    { "MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr", MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr },
    { "MMU_RQE_ENABLE_ECCP_MEMr", MMU_RQE_ENABLE_ECCP_MEMr },
    { "MMU_RQE_EN_COR_ERR_RPTr", MMU_RQE_EN_COR_ERR_RPTr },
    { "MMU_RQE_FREELIST_CONTROLr", MMU_RQE_FREELIST_CONTROLr },
    { "MMU_RQE_INFO_TABLEm", MMU_RQE_INFO_TABLEm },
    { "MMU_RQE_INT_ENr", MMU_RQE_INT_ENr },
    { "MMU_RQE_INT_SETr", MMU_RQE_INT_SETr },
    { "MMU_RQE_INT_STATr", MMU_RQE_INT_STATr },
    { "MMU_RQE_INVALID_DSTr", MMU_RQE_INVALID_DSTr },
    { "MMU_RQE_L3_PURGE_STATr", MMU_RQE_L3_PURGE_STATr },
    { "MMU_RQE_LAST_ACCEPTm", MMU_RQE_LAST_ACCEPTm },
    { "MMU_RQE_MAX_SHAPER_ENr", MMU_RQE_MAX_SHAPER_ENr },
    { "MMU_RQE_MAX_SHAPER_EN_PIPEr", MMU_RQE_MAX_SHAPER_EN_PIPEr },
    { "MMU_RQE_MAX_SHAPER_EN_PREFETCHr", MMU_RQE_MAX_SHAPER_EN_PREFETCHr },
    { "MMU_RQE_MAX_SHAPER_EN_SCCr", MMU_RQE_MAX_SHAPER_EN_SCCr },
    { "MMU_RQE_MAX_SHAPER_EN_SREPr", MMU_RQE_MAX_SHAPER_EN_SREPr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNTr", MMU_RQE_MAX_SHAPER_LIMIT_COUNTr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPEr", MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPEr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHr", MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCr", MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPr", MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPr },
    { "MMU_RQE_MAX_SHAPER_RATEr", MMU_RQE_MAX_SHAPER_RATEr },
    { "MMU_RQE_MAX_SHAPER_RATE_PIPEr", MMU_RQE_MAX_SHAPER_RATE_PIPEr },
    { "MMU_RQE_MAX_SHAPER_RATE_PREFETCHr", MMU_RQE_MAX_SHAPER_RATE_PREFETCHr },
    { "MMU_RQE_MAX_SHAPER_RATE_SCCr", MMU_RQE_MAX_SHAPER_RATE_SCCr },
    { "MMU_RQE_MAX_SHAPER_RATE_SREPr", MMU_RQE_MAX_SHAPER_RATE_SREPr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLDr", MMU_RQE_MAX_SHAPER_THRESHOLDr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPEr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPEr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_PIPEr", MMU_RQE_MAX_SHAPER_THRESHOLD_PIPEr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHr", MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_SCCr", MMU_RQE_MAX_SHAPER_THRESHOLD_SCCr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_SREPr", MMU_RQE_MAX_SHAPER_THRESHOLD_SREPr },
    { "MMU_RQE_PIPELINE_FCFIFOm", MMU_RQE_PIPELINE_FCFIFOm },
    { "MMU_RQE_PKTQ_FREE_LISTm", MMU_RQE_PKTQ_FREE_LISTm },
    { "MMU_RQE_PKTQ_LINK_LISTm", MMU_RQE_PKTQ_LINK_LISTm },
    { "MMU_RQE_PKT_QUEUEm", MMU_RQE_PKT_QUEUEm },
    { "MMU_RQE_PKT_QUEUE_HEADr", MMU_RQE_PKT_QUEUE_HEADr },
    { "MMU_RQE_PKT_QUEUE_LEVELr", MMU_RQE_PKT_QUEUE_LEVELr },
    { "MMU_RQE_PKT_QUEUE_TAILr", MMU_RQE_PKT_QUEUE_TAILr },
    { "MMU_RQE_PKT_STATEm", MMU_RQE_PKT_STATEm },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPEr", MMU_RQE_PRIORITY_SCHEDULING_TYPEr },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPEr", MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPEr },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHr", MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHr },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCr", MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCr },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPr", MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHTr", MMU_RQE_PRIORITY_WERR_WEIGHTr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_PIPEr", MMU_RQE_PRIORITY_WERR_WEIGHT_PIPEr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHr", MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_SCCr", MMU_RQE_PRIORITY_WERR_WEIGHT_SCCr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_SREPr", MMU_RQE_PRIORITY_WERR_WEIGHT_SREPr },
    { "MMU_RQE_PTAIL_PHEAD_CNT_CELLQr", MMU_RQE_PTAIL_PHEAD_CNT_CELLQr },
    { "MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr", MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr },
    { "MMU_RQE_QUEUE_SNAPSHOT_ENr", MMU_RQE_QUEUE_SNAPSHOT_ENr },
    { "MMU_RQE_REPL_CONFIGr", MMU_RQE_REPL_CONFIGr },
    { "MMU_RQE_REPL_PORT_AGG_MAPm", MMU_RQE_REPL_PORT_AGG_MAPm },
    { "MMU_RQE_SCH_GLOBALr", MMU_RQE_SCH_GLOBALr },
    { "MMU_RQE_SCH_INACTIVE_CONTROLr", MMU_RQE_SCH_INACTIVE_CONTROLr },
    { "MMU_RQE_SPACIAL_ICC_FIFOm", MMU_RQE_SPACIAL_ICC_FIFOm },
    { "MMU_RQE_SPACIAL_REPL_FIFOm", MMU_RQE_SPACIAL_REPL_FIFOm },
    { "MMU_RQE_TMBUSr", MMU_RQE_TMBUSr },
    { "MMU_RQE_TX_CREDIT_TO_RLr", MMU_RQE_TX_CREDIT_TO_RLr },
    { "MMU_RQE_TX_CREDIT_TO_TOQr", MMU_RQE_TX_CREDIT_TO_TOQr },
    { "MMU_RQE_WERR_MAXSC_CLEARr", MMU_RQE_WERR_MAXSC_CLEARr },
    { "MMU_RQE_WERR_MAXSC_CLEAR_PIPEr", MMU_RQE_WERR_MAXSC_CLEAR_PIPEr },
    { "MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHr", MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHr },
    { "MMU_RQE_WERR_MAXSC_CLEAR_SCCr", MMU_RQE_WERR_MAXSC_CLEAR_SCCr },
    { "MMU_RQE_WERR_MAXSC_CLEAR_SREPr", MMU_RQE_WERR_MAXSC_CLEAR_SREPr },
    { "MMU_RQE_WERR_MAXSC_RESETr", MMU_RQE_WERR_MAXSC_RESETr },
    { "MMU_RQE_WERR_MAXSC_RESET_PIPEr", MMU_RQE_WERR_MAXSC_RESET_PIPEr },
    { "MMU_RQE_WERR_MAXSC_RESET_PREFETCHr", MMU_RQE_WERR_MAXSC_RESET_PREFETCHr },
    { "MMU_RQE_WERR_MAXSC_RESET_SCCr", MMU_RQE_WERR_MAXSC_RESET_SCCr },
    { "MMU_RQE_WERR_MAXSC_RESET_SREPr", MMU_RQE_WERR_MAXSC_RESET_SREPr },
    { "MMU_RQE_WERR_WORKING_COUNTSr", MMU_RQE_WERR_WORKING_COUNTSr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEARr", MMU_RQE_WERR_WORKING_COUNTS_CLEARr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPEr", MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPEr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHr", MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCr", MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPr", MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPr },
    { "MMU_RQE_WERR_WORKING_COUNTS_PIPEr", MMU_RQE_WERR_WORKING_COUNTS_PIPEr },
    { "MMU_RQE_WERR_WORKING_COUNTS_PREFETCHr", MMU_RQE_WERR_WORKING_COUNTS_PREFETCHr },
    { "MMU_RQE_WERR_WORKING_COUNTS_SCCr", MMU_RQE_WERR_WORKING_COUNTS_SCCr },
    { "MMU_RQE_WERR_WORKING_COUNTS_SREPr", MMU_RQE_WERR_WORKING_COUNTS_SREPr },
    { "MMU_SCB_AGGREGATE_FIFO_BANK0m", MMU_SCB_AGGREGATE_FIFO_BANK0m },
    { "MMU_SCB_AGGREGATE_FIFO_BANK1m", MMU_SCB_AGGREGATE_FIFO_BANK1m },
    { "MMU_SCB_AGGREGATE_FIFO_BANK2m", MMU_SCB_AGGREGATE_FIFO_BANK2m },
    { "MMU_SCB_AGGREGATE_FIFO_BANK3m", MMU_SCB_AGGREGATE_FIFO_BANK3m },
    { "MMU_SCB_AGGREGATE_FIFO_BANK4m", MMU_SCB_AGGREGATE_FIFO_BANK4m },
    { "MMU_SCB_AGGREGATE_FIFO_BANK5m", MMU_SCB_AGGREGATE_FIFO_BANK5m },
    { "MMU_SCB_AGGREGATE_FIFO_BANK6m", MMU_SCB_AGGREGATE_FIFO_BANK6m },
    { "MMU_SCB_AGGREGATE_FIFO_BANK7m", MMU_SCB_AGGREGATE_FIFO_BANK7m },
    { "MMU_SCB_AGGREGATE_FIFO_DBr", MMU_SCB_AGGREGATE_FIFO_DBr },
    { "MMU_SCB_AGGREGATE_FIFO_PIPE_DBr", MMU_SCB_AGGREGATE_FIFO_PIPE_DBr },
    { "MMU_SCB_AGGREGATE_FIFO_STATUSr", MMU_SCB_AGGREGATE_FIFO_STATUSr },
    { "MMU_SCB_CMIC_RESERVEDr", MMU_SCB_CMIC_RESERVEDr },
    { "MMU_SCB_CPU_INT_ENr", MMU_SCB_CPU_INT_ENr },
    { "MMU_SCB_CPU_INT_SETr", MMU_SCB_CPU_INT_SETr },
    { "MMU_SCB_CPU_INT_STATr", MMU_SCB_CPU_INT_STATr },
    { "MMU_SCB_DEBUGr", MMU_SCB_DEBUGr },
    { "MMU_SCB_ENABLE_ECCP_MEMr", MMU_SCB_ENABLE_ECCP_MEMr },
    { "MMU_SCB_EN_COR_ERR_RPTr", MMU_SCB_EN_COR_ERR_RPTr },
    { "MMU_SCB_FORCE_INIT_DONEr", MMU_SCB_FORCE_INIT_DONEr },
    { "MMU_SCB_PIPE_ACCUMULATOR_STATUSr", MMU_SCB_PIPE_ACCUMULATOR_STATUSr },
    { "MMU_SCB_PIPE_CELL_LLm", MMU_SCB_PIPE_CELL_LLm },
    { "MMU_SCB_PIPE_CELL_STORAGEm", MMU_SCB_PIPE_CELL_STORAGEm },
    { "MMU_SCB_PIPE_CELL_STORAGE_STATUSr", MMU_SCB_PIPE_CELL_STORAGE_STATUSr },
    { "MMU_SCB_PIPE_FAPm", MMU_SCB_PIPE_FAPm },
    { "MMU_SCB_PIPE_FAP_STATUSr", MMU_SCB_PIPE_FAP_STATUSr },
    { "MMU_SCB_PIPE_PDBm", MMU_SCB_PIPE_PDBm },
    { "MMU_SCB_PIPE_PKT_FIFOm", MMU_SCB_PIPE_PKT_FIFOm },
    { "MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSr", MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSr },
    { "MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSr", MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSr },
    { "MMU_SCB_TMBUSr", MMU_SCB_TMBUSr },
    { "MMU_THDI_BSTCONFIGr", MMU_THDI_BSTCONFIGr },
    { "MMU_THDI_BST_HDRM_POOLr", MMU_THDI_BST_HDRM_POOLr },
    { "MMU_THDI_BST_HDRM_POOL_CNTr", MMU_THDI_BST_HDRM_POOL_CNTr },
    { "MMU_THDI_BST_PG_HDRM_PROFILEr", MMU_THDI_BST_PG_HDRM_PROFILEr },
    { "MMU_THDI_BST_PG_SHARED_PROFILEr", MMU_THDI_BST_PG_SHARED_PROFILEr },
    { "MMU_THDI_BST_PORTSP_SHARED_PROFILEr", MMU_THDI_BST_PORTSP_SHARED_PROFILEr },
    { "MMU_THDI_BST_SP_SHAREDr", MMU_THDI_BST_SP_SHAREDr },
    { "MMU_THDI_BST_SP_SHARED_CNTr", MMU_THDI_BST_SP_SHARED_CNTr },
    { "MMU_THDI_BST_TRIGGER_STATUS_TYPEr", MMU_THDI_BST_TRIGGER_STATUS_TYPEr },
    { "MMU_THDI_BUFFER_CELL_LIMIT_SPr", MMU_THDI_BUFFER_CELL_LIMIT_SPr },
    { "MMU_THDI_BYPASSr", MMU_THDI_BYPASSr },
    { "MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr", MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr },
    { "MMU_THDI_CELL_SPAP_RED_OFFSET_SPr", MMU_THDI_CELL_SPAP_RED_OFFSET_SPr },
    { "MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr", MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr },
    { "MMU_THDI_CMIC_RESERVEDr", MMU_THDI_CMIC_RESERVEDr },
    { "MMU_THDI_CPU_INT_ENr", MMU_THDI_CPU_INT_ENr },
    { "MMU_THDI_CPU_INT_EN_INSTr", MMU_THDI_CPU_INT_EN_INSTr },
    { "MMU_THDI_CPU_INT_SETr", MMU_THDI_CPU_INT_SETr },
    { "MMU_THDI_CPU_INT_SET_INSTr", MMU_THDI_CPU_INT_SET_INSTr },
    { "MMU_THDI_CPU_INT_STATr", MMU_THDI_CPU_INT_STATr },
    { "MMU_THDI_CPU_INT_STAT_INSTr", MMU_THDI_CPU_INT_STAT_INSTr },
    { "MMU_THDI_CPU_SPID_OVERRIDE_CTRLr", MMU_THDI_CPU_SPID_OVERRIDE_CTRLr },
    { "MMU_THDI_ENABLE_ECCP_MEMr", MMU_THDI_ENABLE_ECCP_MEMr },
    { "MMU_THDI_EN_COR_ERR_RPTr", MMU_THDI_EN_COR_ERR_RPTr },
    { "MMU_THDI_FLOW_CONTROL_XOFF_STATEr", MMU_THDI_FLOW_CONTROL_XOFF_STATEr },
    { "MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr", MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr },
    { "MMU_THDI_HDRM_POOL_COUNT_HPr", MMU_THDI_HDRM_POOL_COUNT_HPr },
    { "MMU_THDI_HDRM_POOL_STATUSr", MMU_THDI_HDRM_POOL_STATUSr },
    { "MMU_THDI_ING_PORT_CONFIGr", MMU_THDI_ING_PORT_CONFIGr },
    { "MMU_THDI_LOSSLESS_PG_DROPr", MMU_THDI_LOSSLESS_PG_DROPr },
    { "MMU_THDI_MC_SPID_OVERRIDE_CTRLr", MMU_THDI_MC_SPID_OVERRIDE_CTRLr },
    { "MMU_THDI_MEM_INIT_STATUSr", MMU_THDI_MEM_INIT_STATUSr },
    { "MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr", MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr },
    { "MMU_THDI_NONUC_INPPRI_PG_PROFILEr", MMU_THDI_NONUC_INPPRI_PG_PROFILEr },
    { "MMU_THDI_PFCPRI_PG_PROFILEr", MMU_THDI_PFCPRI_PG_PROFILEr },
    { "MMU_THDI_PG_PROFILEr", MMU_THDI_PG_PROFILEr },
    { "MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr", MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr },
    { "MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr", MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr },
    { "MMU_THDI_POOL_CONFIGr", MMU_THDI_POOL_CONFIGr },
    { "MMU_THDI_POOL_COUNTER_OVERFLOW_IDr", MMU_THDI_POOL_COUNTER_OVERFLOW_IDr },
    { "MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr", MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr },
    { "MMU_THDI_POOL_DROP_COUNT_HPr", MMU_THDI_POOL_DROP_COUNT_HPr },
    { "MMU_THDI_POOL_DROP_STATEr", MMU_THDI_POOL_DROP_STATEr },
    { "MMU_THDI_POOL_SHARED_COUNT_SPr", MMU_THDI_POOL_SHARED_COUNT_SPr },
    { "MMU_THDI_PORTSP_BSTm", MMU_THDI_PORTSP_BSTm },
    { "MMU_THDI_PORTSP_CONFIG1m", MMU_THDI_PORTSP_CONFIG1m },
    { "MMU_THDI_PORTSP_CONFIGm", MMU_THDI_PORTSP_CONFIGm },
    { "MMU_THDI_PORTSP_COUNTERm", MMU_THDI_PORTSP_COUNTERm },
    { "MMU_THDI_PORT_BST_CONFIGm", MMU_THDI_PORT_BST_CONFIGm },
    { "MMU_THDI_PORT_LIMIT_STATESr", MMU_THDI_PORT_LIMIT_STATESr },
    { "MMU_THDI_PORT_PG_HDRM_BSTm", MMU_THDI_PORT_PG_HDRM_BSTm },
    { "MMU_THDI_PORT_PG_HDRM_CONFIGm", MMU_THDI_PORT_PG_HDRM_CONFIGm },
    { "MMU_THDI_PORT_PG_HDRM_COUNTERm", MMU_THDI_PORT_PG_HDRM_COUNTERm },
    { "MMU_THDI_PORT_PG_MIN_CONFIG1m", MMU_THDI_PORT_PG_MIN_CONFIG1m },
    { "MMU_THDI_PORT_PG_MIN_CONFIGm", MMU_THDI_PORT_PG_MIN_CONFIGm },
    { "MMU_THDI_PORT_PG_MIN_COUNTERm", MMU_THDI_PORT_PG_MIN_COUNTERm },
    { "MMU_THDI_PORT_PG_RESUME_CONFIG1m", MMU_THDI_PORT_PG_RESUME_CONFIG1m },
    { "MMU_THDI_PORT_PG_RESUME_CONFIGm", MMU_THDI_PORT_PG_RESUME_CONFIGm },
    { "MMU_THDI_PORT_PG_SHARED_BSTm", MMU_THDI_PORT_PG_SHARED_BSTm },
    { "MMU_THDI_PORT_PG_SHARED_CONFIG1m", MMU_THDI_PORT_PG_SHARED_CONFIG1m },
    { "MMU_THDI_PORT_PG_SHARED_CONFIGm", MMU_THDI_PORT_PG_SHARED_CONFIGm },
    { "MMU_THDI_PORT_PG_SHARED_COUNTERm", MMU_THDI_PORT_PG_SHARED_COUNTERm },
    { "MMU_THDI_SCR_CNT_STATUSr", MMU_THDI_SCR_CNT_STATUSr },
    { "MMU_THDI_TMBUSr", MMU_THDI_TMBUSr },
    { "MMU_THDI_UC_INPPRI_PG_PROFILEr", MMU_THDI_UC_INPPRI_PG_PROFILEr },
    { "MMU_THDO_ADT_HI_PRI_ALPHA_INDEXr", MMU_THDO_ADT_HI_PRI_ALPHA_INDEXr },
    { "MMU_THDO_ADT_HI_PRI_COUNT_SPr", MMU_THDO_ADT_HI_PRI_COUNT_SPr },
    { "MMU_THDO_ADT_MARGIN_LEVEL_COUNTERr", MMU_THDO_ADT_MARGIN_LEVEL_COUNTERr },
    { "MMU_THDO_ADT_MONITOR_POOL_IDr", MMU_THDO_ADT_MONITOR_POOL_IDr },
    { "MMU_THDO_ADT_SP0_MARGINr", MMU_THDO_ADT_SP0_MARGINr },
    { "MMU_THDO_ADT_SP1_MARGINr", MMU_THDO_ADT_SP1_MARGINr },
    { "MMU_THDO_ADT_SP2_MARGINr", MMU_THDO_ADT_SP2_MARGINr },
    { "MMU_THDO_ADT_SP3_MARGINr", MMU_THDO_ADT_SP3_MARGINr },
    { "MMU_THDO_BST_CONFIGr", MMU_THDO_BST_CONFIGr },
    { "MMU_THDO_BST_CPU_INT_ENr", MMU_THDO_BST_CPU_INT_ENr },
    { "MMU_THDO_BST_CPU_INT_SETr", MMU_THDO_BST_CPU_INT_SETr },
    { "MMU_THDO_BST_CPU_INT_STATr", MMU_THDO_BST_CPU_INT_STATr },
    { "MMU_THDO_BST_ENABLE_ECCP_MEMr", MMU_THDO_BST_ENABLE_ECCP_MEMr },
    { "MMU_THDO_BST_EN_COR_ERR_RPTr", MMU_THDO_BST_EN_COR_ERR_RPTr },
    { "MMU_THDO_BST_SHARED_PORTm", MMU_THDO_BST_SHARED_PORTm },
    { "MMU_THDO_BST_SHARED_PORTSP_MCm", MMU_THDO_BST_SHARED_PORTSP_MCm },
    { "MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm", MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm },
    { "MMU_THDO_BST_STAT1r", MMU_THDO_BST_STAT1r },
    { "MMU_THDO_BST_STATr", MMU_THDO_BST_STATr },
    { "MMU_THDO_BST_TMBUSr", MMU_THDO_BST_TMBUSr },
    { "MMU_THDO_BST_TOTAL_QUEUEm", MMU_THDO_BST_TOTAL_QUEUEm },
    { "MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm", MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm },
    { "MMU_THDO_BYPASSr", MMU_THDO_BYPASSr },
    { "MMU_THDO_CMIC_RESERVEDr", MMU_THDO_CMIC_RESERVEDr },
    { "MMU_THDO_CONFIGr", MMU_THDO_CONFIGr },
    { "MMU_THDO_CONFIG_MC_QGROUPm", MMU_THDO_CONFIG_MC_QGROUPm },
    { "MMU_THDO_CONFIG_PORTr", MMU_THDO_CONFIG_PORTr },
    { "MMU_THDO_CONFIG_PORTSP_MCm", MMU_THDO_CONFIG_PORTSP_MCm },
    { "MMU_THDO_CONFIG_PORT_UC0m", MMU_THDO_CONFIG_PORT_UC0m },
    { "MMU_THDO_CONFIG_PORT_UC1m", MMU_THDO_CONFIG_PORT_UC1m },
    { "MMU_THDO_CONFIG_UC_QGROUP0m", MMU_THDO_CONFIG_UC_QGROUP0m },
    { "MMU_THDO_CONFIG_UC_QGROUP1m", MMU_THDO_CONFIG_UC_QGROUP1m },
    { "MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr", MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr },
    { "MMU_THDO_COUNTER_MC_QGROUPm", MMU_THDO_COUNTER_MC_QGROUPm },
    { "MMU_THDO_COUNTER_OVERFLOW_IDr", MMU_THDO_COUNTER_OVERFLOW_IDr },
    { "MMU_THDO_COUNTER_PORTSP_MCm", MMU_THDO_COUNTER_PORTSP_MCm },
    { "MMU_THDO_COUNTER_PORT_UCm", MMU_THDO_COUNTER_PORT_UCm },
    { "MMU_THDO_COUNTER_QUEUEm", MMU_THDO_COUNTER_QUEUEm },
    { "MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr", MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr },
    { "MMU_THDO_COUNTER_UC_QGROUPm", MMU_THDO_COUNTER_UC_QGROUPm },
    { "MMU_THDO_COUNTER_UNDERFLOW_IDr", MMU_THDO_COUNTER_UNDERFLOW_IDr },
    { "MMU_THDO_CPU_INT_ENr", MMU_THDO_CPU_INT_ENr },
    { "MMU_THDO_CPU_INT_SETr", MMU_THDO_CPU_INT_SETr },
    { "MMU_THDO_CPU_INT_STATr", MMU_THDO_CPU_INT_STATr },
    { "MMU_THDO_CPU_QUEUE_DROP_STATESr", MMU_THDO_CPU_QUEUE_DROP_STATESr },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r", MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r", MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r", MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r", MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r },
    { "MMU_THDO_DCN_DROP_COUNTr", MMU_THDO_DCN_DROP_COUNTr },
    { "MMU_THDO_DCN_HWM_CORr", MMU_THDO_DCN_HWM_CORr },
    { "MMU_THDO_DCN_POOL_LIMITr", MMU_THDO_DCN_POOL_LIMITr },
    { "MMU_THDO_DCN_POOL_OCCUPANCY_COUNTr", MMU_THDO_DCN_POOL_OCCUPANCY_COUNTr },
    { "MMU_THDO_DCN_POOL_OCCUPANCY_HWMr", MMU_THDO_DCN_POOL_OCCUPANCY_HWMr },
    { "MMU_THDO_DCN_PROFILEr", MMU_THDO_DCN_PROFILEr },
    { "MMU_THDO_DCN_QNUMr", MMU_THDO_DCN_QNUMr },
    { "MMU_THDO_DEVICE_PORT_MAPm", MMU_THDO_DEVICE_PORT_MAPm },
    { "MMU_THDO_EBST_FIFOm", MMU_THDO_EBST_FIFOm },
    { "MMU_THDO_EBST_FIFO_POINTERSr", MMU_THDO_EBST_FIFO_POINTERSr },
    { "MMU_THDO_EBST_POPm", MMU_THDO_EBST_POPm },
    { "MMU_THDO_EBST_PORT_CONFIGm", MMU_THDO_EBST_PORT_CONFIGm },
    { "MMU_THDO_EBST_PROFILE_CONFIGr", MMU_THDO_EBST_PROFILE_CONFIGr },
    { "MMU_THDO_EBST_SCAN_CONFIGr", MMU_THDO_EBST_SCAN_CONFIGr },
    { "MMU_THDO_ENABLE_ECCP_MEMr", MMU_THDO_ENABLE_ECCP_MEMr },
    { "MMU_THDO_ENGINE_ENABLES_CFGr", MMU_THDO_ENGINE_ENABLES_CFGr },
    { "MMU_THDO_EN_COR_ERR_RPTr", MMU_THDO_EN_COR_ERR_RPTr },
    { "MMU_THDO_INT_CONFIGr", MMU_THDO_INT_CONFIGr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr },
    { "MMU_THDO_IPG_SIZEr", MMU_THDO_IPG_SIZEr },
    { "MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr", MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr },
    { "MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr", MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr },
    { "MMU_THDO_MC_CQE_SP_BST_THRESHOLDr", MMU_THDO_MC_CQE_SP_BST_THRESHOLDr },
    { "MMU_THDO_MC_POOL_BST_COUNTr", MMU_THDO_MC_POOL_BST_COUNTr },
    { "MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr", MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr },
    { "MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr", MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr", MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr", MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr", MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr },
    { "MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr", MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr },
    { "MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGr", MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGr },
    { "MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTr", MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTr },
    { "MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTr", MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTr },
    { "MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr", MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr },
    { "MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGr", MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGr },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr", MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr", MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr },
    { "MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYr", MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYr },
    { "MMU_THDO_PORT_DCN_PROFILEr", MMU_THDO_PORT_DCN_PROFILEr },
    { "MMU_THDO_PORT_DROP_COUNT_MCm", MMU_THDO_PORT_DROP_COUNT_MCm },
    { "MMU_THDO_PORT_DROP_COUNT_UCm", MMU_THDO_PORT_DROP_COUNT_UCm },
    { "MMU_THDO_PORT_Q_DROP_STATEm", MMU_THDO_PORT_Q_DROP_STATEm },
    { "MMU_THDO_PORT_Q_DROP_STATE_MCm", MMU_THDO_PORT_Q_DROP_STATE_MCm },
    { "MMU_THDO_PORT_Q_DROP_STATE_SHm", MMU_THDO_PORT_Q_DROP_STATE_SHm },
    { "MMU_THDO_PORT_SP_DROP_STATE_MCm", MMU_THDO_PORT_SP_DROP_STATE_MCm },
    { "MMU_THDO_PORT_SP_DROP_STATE_UCm", MMU_THDO_PORT_SP_DROP_STATE_UCm },
    { "MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr", MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr },
    { "MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm", MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm },
    { "MMU_THDO_QUEUE_CONFIG1m", MMU_THDO_QUEUE_CONFIG1m },
    { "MMU_THDO_QUEUE_CONFIGm", MMU_THDO_QUEUE_CONFIGm },
    { "MMU_THDO_QUEUE_DROP_COUNTm", MMU_THDO_QUEUE_DROP_COUNTm },
    { "MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm", MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm },
    { "MMU_THDO_QUEUE_RESUME_OFFSET1m", MMU_THDO_QUEUE_RESUME_OFFSET1m },
    { "MMU_THDO_QUEUE_RESUME_OFFSETm", MMU_THDO_QUEUE_RESUME_OFFSETm },
    { "MMU_THDO_QUE_TOT_BST_THRESHOLDr", MMU_THDO_QUE_TOT_BST_THRESHOLDr },
    { "MMU_THDO_Q_TO_QGRP_MAPD0m", MMU_THDO_Q_TO_QGRP_MAPD0m },
    { "MMU_THDO_Q_TO_QGRP_MAPD1m", MMU_THDO_Q_TO_QGRP_MAPD1m },
    { "MMU_THDO_RESUME_PORT_MC0m", MMU_THDO_RESUME_PORT_MC0m },
    { "MMU_THDO_RESUME_PORT_MC1m", MMU_THDO_RESUME_PORT_MC1m },
    { "MMU_THDO_RESUME_PORT_UC0m", MMU_THDO_RESUME_PORT_UC0m },
    { "MMU_THDO_RESUME_PORT_UC1m", MMU_THDO_RESUME_PORT_UC1m },
    { "MMU_THDO_RESUME_QUEUEm", MMU_THDO_RESUME_QUEUEm },
    { "MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr", MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr },
    { "MMU_THDO_SHARED_DB_POOL_CONFIGr", MMU_THDO_SHARED_DB_POOL_CONFIGr },
    { "MMU_THDO_SHARED_DB_POOL_DROP_STATESr", MMU_THDO_SHARED_DB_POOL_DROP_STATESr },
    { "MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr", MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr", MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr", MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr", MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr", MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr", MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr", MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr", MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr", MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr },
    { "MMU_THDO_SP_SHR_BST_THRESHOLDr", MMU_THDO_SP_SHR_BST_THRESHOLDr },
    { "MMU_THDO_SRC_PORT_DROP_COUNTm", MMU_THDO_SRC_PORT_DROP_COUNTm },
    { "MMU_THDO_TMBUSr", MMU_THDO_TMBUSr },
    { "MMU_THDO_TOTAL_COUNTER_QUEUE_SHm", MMU_THDO_TOTAL_COUNTER_QUEUE_SHm },
    { "MMU_THDO_TOTAL_PORT_COUNTERm", MMU_THDO_TOTAL_PORT_COUNTERm },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MCm", MMU_THDO_TOTAL_PORT_COUNTER_MCm },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm", MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm },
    { "MMU_THDO_TOTAL_PORT_COUNTER_SHm", MMU_THDO_TOTAL_PORT_COUNTER_SHm },
    { "MMU_THDO_UC_POOL_BST_COUNTr", MMU_THDO_UC_POOL_BST_COUNTr },
    { "MMU_THDO_VOQ_FAIRNESS_CFGr", MMU_THDO_VOQ_FAIRNESS_CFGr },
    { "MMU_THDO_WRED_SH_COUNTER_PORT_UCm", MMU_THDO_WRED_SH_COUNTER_PORT_UCm },
    { "MMU_THDR_QE_BST_CONFIGr", MMU_THDR_QE_BST_CONFIGr },
    { "MMU_THDR_QE_BST_COUNT_PRIQr", MMU_THDR_QE_BST_COUNT_PRIQr },
    { "MMU_THDR_QE_BST_COUNT_SPr", MMU_THDR_QE_BST_COUNT_SPr },
    { "MMU_THDR_QE_BST_STATr", MMU_THDR_QE_BST_STATr },
    { "MMU_THDR_QE_BST_THRESHOLD_PRIQr", MMU_THDR_QE_BST_THRESHOLD_PRIQr },
    { "MMU_THDR_QE_BST_THRESHOLD_SPr", MMU_THDR_QE_BST_THRESHOLD_SPr },
    { "MMU_THDR_QE_BYPASSr", MMU_THDR_QE_BYPASSr },
    { "MMU_THDR_QE_CONFIG1_PRIQr", MMU_THDR_QE_CONFIG1_PRIQr },
    { "MMU_THDR_QE_CONFIGr", MMU_THDR_QE_CONFIGr },
    { "MMU_THDR_QE_CONFIG_PRIQr", MMU_THDR_QE_CONFIG_PRIQr },
    { "MMU_THDR_QE_CONFIG_SPr", MMU_THDR_QE_CONFIG_SPr },
    { "MMU_THDR_QE_COUNTER_OVERFLOWr", MMU_THDR_QE_COUNTER_OVERFLOWr },
    { "MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr", MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr },
    { "MMU_THDR_QE_COUNTER_UNDERFLOWr", MMU_THDR_QE_COUNTER_UNDERFLOWr },
    { "MMU_THDR_QE_CPU_INT_ENr", MMU_THDR_QE_CPU_INT_ENr },
    { "MMU_THDR_QE_CPU_INT_EN_INSTr", MMU_THDR_QE_CPU_INT_EN_INSTr },
    { "MMU_THDR_QE_CPU_INT_SETr", MMU_THDR_QE_CPU_INT_SETr },
    { "MMU_THDR_QE_CPU_INT_SET_INSTr", MMU_THDR_QE_CPU_INT_SET_INSTr },
    { "MMU_THDR_QE_CPU_INT_STATr", MMU_THDR_QE_CPU_INT_STATr },
    { "MMU_THDR_QE_CPU_INT_STAT_INSTr", MMU_THDR_QE_CPU_INT_STAT_INSTr },
    { "MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr", MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr },
    { "MMU_THDR_QE_DROP_COUNT_PKT_PRIQr", MMU_THDR_QE_DROP_COUNT_PKT_PRIQr },
    { "MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr", MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr },
    { "MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr", MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr },
    { "MMU_THDR_QE_LIMIT_MIN_PRIQr", MMU_THDR_QE_LIMIT_MIN_PRIQr },
    { "MMU_THDR_QE_MIN_COUNT_PRIQr", MMU_THDR_QE_MIN_COUNT_PRIQr },
    { "MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr", MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr", MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr", MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr },
    { "MMU_THDR_QE_RESUME_LIMIT_PRIQr", MMU_THDR_QE_RESUME_LIMIT_PRIQr },
    { "MMU_THDR_QE_RSVD_REGr", MMU_THDR_QE_RSVD_REGr },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr", MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr", MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr },
    { "MMU_THDR_QE_SHARED_COUNT_PRIQr", MMU_THDR_QE_SHARED_COUNT_PRIQr },
    { "MMU_THDR_QE_SHARED_COUNT_SPr", MMU_THDR_QE_SHARED_COUNT_SPr },
    { "MMU_THDR_QE_STATUS_PRIQr", MMU_THDR_QE_STATUS_PRIQr },
    { "MMU_THDR_QE_STATUS_SPr", MMU_THDR_QE_STATUS_SPr },
    { "MMU_THDR_QE_TOTAL_COUNT_PRIQr", MMU_THDR_QE_TOTAL_COUNT_PRIQr },
    { "MMU_TOQ_CMIC_RESERVEDr", MMU_TOQ_CMIC_RESERVEDr },
    { "MMU_TOQ_CONFIGr", MMU_TOQ_CONFIGr },
    { "MMU_TOQ_CPU_INT_ENr", MMU_TOQ_CPU_INT_ENr },
    { "MMU_TOQ_CPU_INT_SETr", MMU_TOQ_CPU_INT_SETr },
    { "MMU_TOQ_CPU_INT_STATr", MMU_TOQ_CPU_INT_STATr },
    { "MMU_TOQ_CQEB_CMIC_RESERVEDr", MMU_TOQ_CQEB_CMIC_RESERVEDr },
    { "MMU_TOQ_CQEB_CONFIGr", MMU_TOQ_CQEB_CONFIGr },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0m", MMU_TOQ_CQEB_DEQ_STAGING_MEM0m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1m", MMU_TOQ_CQEB_DEQ_STAGING_MEM1m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_ENABLE_ECCP_MEMr", MMU_TOQ_CQEB_ENABLE_ECCP_MEMr },
    { "MMU_TOQ_CQEB_EN_COR_ERR_RPTr", MMU_TOQ_CQEB_EN_COR_ERR_RPTr },
    { "MMU_TOQ_CQEB_STATUSr", MMU_TOQ_CQEB_STATUSr },
    { "MMU_TOQ_CQEB_TMBUSr", MMU_TOQ_CQEB_TMBUSr },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUm", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUm },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERm", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERm },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERm", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERm },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_DEBUGr", MMU_TOQ_DEBUGr },
    { "MMU_TOQ_ENABLE_ECCP_MEMr", MMU_TOQ_ENABLE_ECCP_MEMr },
    { "MMU_TOQ_EN_COR_ERR_RPTr", MMU_TOQ_EN_COR_ERR_RPTr },
    { "MMU_TOQ_MC_ARB_STATUSr", MMU_TOQ_MC_ARB_STATUSr },
    { "MMU_TOQ_MC_CQEBm", MMU_TOQ_MC_CQEBm },
    { "MMU_TOQ_MC_CQEBNm", MMU_TOQ_MC_CQEBNm },
    { "MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0m", MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0m },
    { "MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1m", MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1m },
    { "MMU_TOQ_MC_CQEB_FAPm", MMU_TOQ_MC_CQEB_FAPm },
    { "MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0m", MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0m },
    { "MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1m", MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1m },
    { "MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0m", MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0m },
    { "MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1m", MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1m },
    { "MMU_TOQ_MC_DELAY_LINE_LOWERm", MMU_TOQ_MC_DELAY_LINE_LOWERm },
    { "MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_MC_DELAY_LINE_UPPERm", MMU_TOQ_MC_DELAY_LINE_UPPERm },
    { "MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_OQS_STAGING_MEMm", MMU_TOQ_OQS_STAGING_MEMm },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m", MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m", MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m },
    { "MMU_TOQ_PORT_QTAIL_BANK_DBm", MMU_TOQ_PORT_QTAIL_BANK_DBm },
    { "MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0m", MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0m },
    { "MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1m", MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1m },
    { "MMU_TOQ_PORT_QTAIL_CNT_DBm", MMU_TOQ_PORT_QTAIL_CNT_DBm },
    { "MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0m", MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0m },
    { "MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1m", MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1m },
    { "MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGr", MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGr },
    { "MMU_TOQ_Q_TMBUSr", MMU_TOQ_Q_TMBUSr },
    { "MMU_TOQ_RQE_RECEPTION_FIFOm", MMU_TOQ_RQE_RECEPTION_FIFOm },
    { "MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0m", MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0m },
    { "MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1m", MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1m },
    { "MMU_TOQ_STATUSr", MMU_TOQ_STATUSr },
    { "MMU_TOQ_UC_CQEBN_LOWERm", MMU_TOQ_UC_CQEBN_LOWERm },
    { "MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_UC_CQEBN_UPPERm", MMU_TOQ_UC_CQEBN_UPPERm },
    { "MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_UC_CQEB_FAPm", MMU_TOQ_UC_CQEB_FAPm },
    { "MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0m", MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0m },
    { "MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1m", MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1m },
    { "MMU_TOQ_UC_CQEB_LOWERm", MMU_TOQ_UC_CQEB_LOWERm },
    { "MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_UC_CQEB_UPPERm", MMU_TOQ_UC_CQEB_UPPERm },
    { "MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQDB_CPUm", MMU_TOQ_VOQDB_CPUm },
    { "MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQDB_LOWERm", MMU_TOQ_VOQDB_LOWERm },
    { "MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUm", MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUm },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERm", MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERm },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERm", MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERm },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQDB_UPPERm", MMU_TOQ_VOQDB_UPPERm },
    { "MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQ_HEAD_DB_CPUm", MMU_TOQ_VOQ_HEAD_DB_CPUm },
    { "MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0m", MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1m", MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQ_HEAD_DB_LOWERm", MMU_TOQ_VOQ_HEAD_DB_LOWERm },
    { "MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQ_HEAD_DB_UPPERm", MMU_TOQ_VOQ_HEAD_DB_UPPERm },
    { "MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1m },
    { "MMU_WRED_AVG_PORTSP_SIZEm", MMU_WRED_AVG_PORTSP_SIZEm },
    { "MMU_WRED_AVG_QSIZEm", MMU_WRED_AVG_QSIZEm },
    { "MMU_WRED_CMIC_RESERVEDr", MMU_WRED_CMIC_RESERVEDr },
    { "MMU_WRED_CONFIG_READYr", MMU_WRED_CONFIG_READYr },
    { "MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr", MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_0m", MMU_WRED_DROP_CURVE_PROFILE_MARK_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_1m", MMU_WRED_DROP_CURVE_PROFILE_MARK_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_2m", MMU_WRED_DROP_CURVE_PROFILE_MARK_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_3m", MMU_WRED_DROP_CURVE_PROFILE_MARK_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_4m", MMU_WRED_DROP_CURVE_PROFILE_MARK_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_5m", MMU_WRED_DROP_CURVE_PROFILE_MARK_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_6m", MMU_WRED_DROP_CURVE_PROFILE_MARK_6m },
    { "MMU_WRED_DROP_CURVE_PROFILE_MARK_7m", MMU_WRED_DROP_CURVE_PROFILE_MARK_7m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6m },
    { "MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7m", MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_0m", MMU_WRED_DROP_CURVE_PROFILE_RESP_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_1m", MMU_WRED_DROP_CURVE_PROFILE_RESP_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_2m", MMU_WRED_DROP_CURVE_PROFILE_RESP_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_3m", MMU_WRED_DROP_CURVE_PROFILE_RESP_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_4m", MMU_WRED_DROP_CURVE_PROFILE_RESP_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_5m", MMU_WRED_DROP_CURVE_PROFILE_RESP_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_6m", MMU_WRED_DROP_CURVE_PROFILE_RESP_6m },
    { "MMU_WRED_DROP_CURVE_PROFILE_RESP_7m", MMU_WRED_DROP_CURVE_PROFILE_RESP_7m },
    { "MMU_WRED_ENABLE_ECCP_MEMr", MMU_WRED_ENABLE_ECCP_MEMr },
    { "MMU_WRED_EN_COR_ERR_RPTr", MMU_WRED_EN_COR_ERR_RPTr },
    { "MMU_WRED_MEM_INIT_STATUSr", MMU_WRED_MEM_INIT_STATUSr },
    { "MMU_WRED_POOL_CONFIGr", MMU_WRED_POOL_CONFIGr },
    { "MMU_WRED_POOL_INST_CONG_LIMITr", MMU_WRED_POOL_INST_CONG_LIMITr },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_0r", MMU_WRED_POOL_INST_CONG_LIMIT_0r },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_1r", MMU_WRED_POOL_INST_CONG_LIMIT_1r },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_2r", MMU_WRED_POOL_INST_CONG_LIMIT_2r },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_3r", MMU_WRED_POOL_INST_CONG_LIMIT_3r },
    { "MMU_WRED_PORTSP_CONFIGm", MMU_WRED_PORTSP_CONFIGm },
    { "MMU_WRED_PORT_SP_DROP_THD_0m", MMU_WRED_PORT_SP_DROP_THD_0m },
    { "MMU_WRED_PORT_SP_DROP_THD_1m", MMU_WRED_PORT_SP_DROP_THD_1m },
    { "MMU_WRED_PORT_SP_SHARED_COUNTm", MMU_WRED_PORT_SP_SHARED_COUNTm },
    { "MMU_WRED_QUEUE_CONFIGm", MMU_WRED_QUEUE_CONFIGm },
    { "MMU_WRED_REFRESH_CONTROLr", MMU_WRED_REFRESH_CONTROLr },
    { "MMU_WRED_TIME_DOMAINr", MMU_WRED_TIME_DOMAINr },
    { "MMU_WRED_TMBUSr", MMU_WRED_TMBUSr },
    { "MMU_WRED_UC_QUEUE_DROP_THDm", MMU_WRED_UC_QUEUE_DROP_THDm },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m", MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m", MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNTm", MMU_WRED_UC_QUEUE_TOTAL_COUNTm },
    { "MPLS_ENTRY_ACTION_TABLE_Am", MPLS_ENTRY_ACTION_TABLE_Am },
    { "MPLS_ENTRY_ACTION_TABLE_Bm", MPLS_ENTRY_ACTION_TABLE_Bm },
    { "MPLS_ENTRY_DOUBLEm", MPLS_ENTRY_DOUBLEm },
    { "MPLS_ENTRY_ECCm", MPLS_ENTRY_ECCm },
    { "MPLS_ENTRY_FLEX_CTR_CONTROLr", MPLS_ENTRY_FLEX_CTR_CONTROLr },
    { "MPLS_ENTRY_HASH_CONTROLm", MPLS_ENTRY_HASH_CONTROLm },
    { "MPLS_ENTRY_HT_DEBUG_CMDm", MPLS_ENTRY_HT_DEBUG_CMDm },
    { "MPLS_ENTRY_HT_DEBUG_KEYm", MPLS_ENTRY_HT_DEBUG_KEYm },
    { "MPLS_ENTRY_HT_DEBUG_RESULTm", MPLS_ENTRY_HT_DEBUG_RESULTm },
    { "MPLS_ENTRY_KEY_ATTRIBUTESm", MPLS_ENTRY_KEY_ATTRIBUTESm },
    { "MPLS_ENTRY_KEY_BUFFER_0m", MPLS_ENTRY_KEY_BUFFER_0m },
    { "MPLS_ENTRY_KEY_BUFFER_1m", MPLS_ENTRY_KEY_BUFFER_1m },
    { "MPLS_ENTRY_REMAP_TABLE_Am", MPLS_ENTRY_REMAP_TABLE_Am },
    { "MPLS_ENTRY_REMAP_TABLE_Bm", MPLS_ENTRY_REMAP_TABLE_Bm },
    { "MPLS_ENTRY_SINGLEm", MPLS_ENTRY_SINGLEm },
    { "MY_STATION_CAM_BIST_CONFIG_1_64r", MY_STATION_CAM_BIST_CONFIG_1_64r },
    { "MY_STATION_CAM_BIST_CONFIG_64r", MY_STATION_CAM_BIST_CONFIG_64r },
    { "MY_STATION_CAM_BIST_STATUSr", MY_STATION_CAM_BIST_STATUSr },
    { "MY_STATION_CAM_CONTROLr", MY_STATION_CAM_CONTROLr },
    { "MY_STATION_TCAMm", MY_STATION_TCAMm },
    { "MY_STATION_TCAM_DATA_ONLYm", MY_STATION_TCAM_DATA_ONLYm },
    { "MY_STATION_TCAM_ENTRY_ONLYm", MY_STATION_TCAM_ENTRY_ONLYm },
    { "NONUCAST_TRUNK_BLOCK_MASKm", NONUCAST_TRUNK_BLOCK_MASKm },
    { "NTP_CONFIGr", NTP_CONFIGr },
    { "OPAQUE_TAG_CONFIGr", OPAQUE_TAG_CONFIGr },
    { "OPAQUE_TAG_CONFIG_0r", OPAQUE_TAG_CONFIG_0r },
    { "OPAQUE_TAG_CONFIG_1r", OPAQUE_TAG_CONFIG_1r },
    { "PARS_RAM_CONTROLr", PARS_RAM_CONTROLr },
    { "PARS_SER_CONTROLr", PARS_SER_CONTROLr },
    { "PFC_COLLECTOR_DS_FIFOm", PFC_COLLECTOR_DS_FIFOm },
    { "PFC_COLLECTOR_DS_FIFO_SER_CONTROLr", PFC_COLLECTOR_DS_FIFO_SER_CONTROLr },
    { "PFC_COLLECTOR_DS_FIFO_STATUSr", PFC_COLLECTOR_DS_FIFO_STATUSr },
    { "PFC_COLLECTOR_ECC_STATUSr", PFC_COLLECTOR_ECC_STATUSr },
    { "PFC_COLLECTOR_IDB_ENr", PFC_COLLECTOR_IDB_ENr },
    { "PFC_COLLECTOR_INTR_ENABLEr", PFC_COLLECTOR_INTR_ENABLEr },
    { "PFC_COLLECTOR_INTR_STATUSr", PFC_COLLECTOR_INTR_STATUSr },
    { "PFC_COLLECTOR_RAM_CONTROLr", PFC_COLLECTOR_RAM_CONTROLr },
    { "PFC_COLLECTOR_REF_TIME_CONTROLr", PFC_COLLECTOR_REF_TIME_CONTROLr },
    { "PFC_COLLECTOR_RESETr", PFC_COLLECTOR_RESETr },
    { "PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLr", PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLr },
    { "PORT_BITMAP_PROFILEm", PORT_BITMAP_PROFILEm },
    { "PORT_BRIDGE_BMAPm", PORT_BRIDGE_BMAPm },
    { "PORT_COS_MAPm", PORT_COS_MAPm },
    { "PORT_IF_SBS_CONTROLr", PORT_IF_SBS_CONTROLr },
    { "PORT_LAG_FAILOVER_SETm", PORT_LAG_FAILOVER_SETm },
    { "PORT_TABm", PORT_TABm },
    { "PROTOCOL_PKT_CONTROLr", PROTOCOL_PKT_CONTROLr },
    { "PROT_NHI_CONFIGr", PROT_NHI_CONFIGr },
    { "PROT_NHI_TABLE_1m", PROT_NHI_TABLE_1m },
    { "PTR_COPYTOCPU_MASK_0r", PTR_COPYTOCPU_MASK_0r },
    { "PTR_COPYTOCPU_MASK_1r", PTR_COPYTOCPU_MASK_1r },
    { "PTR_RESULTS_BUFFER_IADAPTm", PTR_RESULTS_BUFFER_IADAPTm },
    { "PTR_RESULTS_BUFFER_IFWDm", PTR_RESULTS_BUFFER_IFWDm },
    { "PTR_RESULTS_BUFFER_IPARSm", PTR_RESULTS_BUFFER_IPARSm },
    { "PTR_RESULTS_BUFFER_ISWm", PTR_RESULTS_BUFFER_ISWm },
    { "RDBGC0_64r", RDBGC0_64r },
    { "RDBGC0_SELECTr", RDBGC0_SELECTr },
    { "RDBGC1_64r", RDBGC1_64r },
    { "RDBGC1_SELECTr", RDBGC1_SELECTr },
    { "RDBGC2_64r", RDBGC2_64r },
    { "RDBGC2_SELECTr", RDBGC2_SELECTr },
    { "RDBGC3_64r", RDBGC3_64r },
    { "RDBGC3_SELECTr", RDBGC3_SELECTr },
    { "RDBGC4_64r", RDBGC4_64r },
    { "RDBGC4_SELECTr", RDBGC4_SELECTr },
    { "RDBGC5_64r", RDBGC5_64r },
    { "RDBGC5_SELECTr", RDBGC5_SELECTr },
    { "RDBGC6_64r", RDBGC6_64r },
    { "RDBGC6_SELECTr", RDBGC6_SELECTr },
    { "RDBGC7_64r", RDBGC7_64r },
    { "RDBGC7_SELECTr", RDBGC7_SELECTr },
    { "RDBGC8_64r", RDBGC8_64r },
    { "RDBGC8_SELECTr", RDBGC8_SELECTr },
    { "RDBGC_SELECT_2r", RDBGC_SELECT_2r },
    { "RDBGC_SELECT_3r", RDBGC_SELECT_3r },
    { "RDBGC_SELECT_4r", RDBGC_SELECT_4r },
    { "REMOTE_CPU_DA_LSr", REMOTE_CPU_DA_LSr },
    { "REMOTE_CPU_DA_MSr", REMOTE_CPU_DA_MSr },
    { "REMOTE_CPU_LENGTH_TYPEr", REMOTE_CPU_LENGTH_TYPEr },
    { "REQ_VECTOR_CONFIGm", REQ_VECTOR_CONFIGm },
    { "REQ_VECTOR_MATCH_POLICYr", REQ_VECTOR_MATCH_POLICYr },
    { "RESPONSIVE_PROTOCOL_MATCHm", RESPONSIVE_PROTOCOL_MATCHm },
    { "RIPC4_64r", RIPC4_64r },
    { "RIPC6_64r", RIPC6_64r },
    { "RIPD4_64r", RIPD4_64r },
    { "RIPD6_64r", RIPD6_64r },
    { "RIPHE4_64r", RIPHE4_64r },
    { "RIPHE6_64r", RIPHE6_64r },
    { "RPORTD_64r", RPORTD_64r },
    { "RSEL_RAM_DBGCTRL_64r", RSEL_RAM_DBGCTRL_64r },
    { "RSFEC_SYMBOL_ERROR_MIBm", RSFEC_SYMBOL_ERROR_MIBm },
    { "RTAG7_FLOW_BASED_HASHm", RTAG7_FLOW_BASED_HASHm },
    { "RTAG7_HASH_CONTROLr", RTAG7_HASH_CONTROLr },
    { "RTAG7_HASH_CONTROL_2r", RTAG7_HASH_CONTROL_2r },
    { "RTAG7_HASH_CONTROL_3_64r", RTAG7_HASH_CONTROL_3_64r },
    { "RTAG7_HASH_CONTROL_4r", RTAG7_HASH_CONTROL_4r },
    { "RTAG7_HASH_CONTROL_L2GRE_MASK_Ar", RTAG7_HASH_CONTROL_L2GRE_MASK_Ar },
    { "RTAG7_HASH_CONTROL_L2GRE_MASK_Br", RTAG7_HASH_CONTROL_L2GRE_MASK_Br },
    { "RTAG7_HASH_FIELD_BMAP_1r", RTAG7_HASH_FIELD_BMAP_1r },
    { "RTAG7_HASH_FIELD_BMAP_2r", RTAG7_HASH_FIELD_BMAP_2r },
    { "RTAG7_HASH_FIELD_BMAP_3r", RTAG7_HASH_FIELD_BMAP_3r },
    { "RTAG7_HASH_SEED_Ar", RTAG7_HASH_SEED_Ar },
    { "RTAG7_HASH_SEED_Br", RTAG7_HASH_SEED_Br },
    { "RTAG7_HASH_SELr", RTAG7_HASH_SELr },
    { "RTAG7_HASH_VH_INITIALIZEr", RTAG7_HASH_VH_INITIALIZEr },
    { "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r", RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r },
    { "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r", RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r },
    { "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r", RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r },
    { "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r", RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r },
    { "RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr", RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr },
    { "RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr", RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr },
    { "RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr", RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr },
    { "RTAG7_PORT_BASED_HASHm", RTAG7_PORT_BASED_HASHm },
    { "RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr", RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr },
    { "RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr", RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr },
    { "RTUN_64r", RTUN_64r },
    { "RUC_64r", RUC_64r },
    { "RX_FDR_CONTROLm", RX_FDR_CONTROLm },
    { "RX_FDR_STATUSm", RX_FDR_STATUSm },
    { "RX_LKUP_1588_MEM_MPP0m", RX_LKUP_1588_MEM_MPP0m },
    { "RX_LKUP_1588_MEM_MPP1m", RX_LKUP_1588_MEM_MPP1m },
    { "SBS_CONTROLr", SBS_CONTROLr },
    { "SFLOW_EGR_RAND_SEED_INST0r", SFLOW_EGR_RAND_SEED_INST0r },
    { "SFLOW_EGR_RAND_SEED_INST1r", SFLOW_EGR_RAND_SEED_INST1r },
    { "SFLOW_EGR_THRESHOLDr", SFLOW_EGR_THRESHOLDr },
    { "SFLOW_ING_DATA_SOURCEm", SFLOW_ING_DATA_SOURCEm },
    { "SFLOW_ING_FLEX_DATA_SOURCE_INST0m", SFLOW_ING_FLEX_DATA_SOURCE_INST0m },
    { "SFLOW_ING_FLEX_DATA_SOURCE_INST1m", SFLOW_ING_FLEX_DATA_SOURCE_INST1m },
    { "SFLOW_ING_FLEX_RAND_SEED_INST0r", SFLOW_ING_FLEX_RAND_SEED_INST0r },
    { "SFLOW_ING_FLEX_RAND_SEED_INST1r", SFLOW_ING_FLEX_RAND_SEED_INST1r },
    { "SFLOW_ING_MIRROR_CONFIGr", SFLOW_ING_MIRROR_CONFIGr },
    { "SFLOW_ING_RAND_SEED_INST0r", SFLOW_ING_RAND_SEED_INST0r },
    { "SFLOW_ING_RAND_SEED_INST1r", SFLOW_ING_RAND_SEED_INST1r },
    { "SOBMH_FLEX_CTR_CONTROLr", SOBMH_FLEX_CTR_CONTROLr },
    { "SOURCE_TRUNK_MAP_TABLEm", SOURCE_TRUNK_MAP_TABLEm },
    { "SPEED_ID_TABLEm", SPEED_ID_TABLEm },
    { "SPEED_PRIORITY_MAP_TBLm", SPEED_PRIORITY_MAP_TBLm },
    { "SRP_CONTROL_1r", SRP_CONTROL_1r },
    { "SRP_CONTROL_2r", SRP_CONTROL_2r },
    { "STG_TAB_2m", STG_TAB_2m },
    { "STG_TAB_Am", STG_TAB_Am },
    { "STG_TAB_Bm", STG_TAB_Bm },
    { "SW_HW_CONTROLr", SW_HW_CONTROLr },
    { "SW_IFP_DST_ACTION_CONTROLr", SW_IFP_DST_ACTION_CONTROLr },
    { "TCP_FNm", TCP_FNm },
    { "TDBGC0_64r", TDBGC0_64r },
    { "TDBGC0_SELECTr", TDBGC0_SELECTr },
    { "TDBGC10_64r", TDBGC10_64r },
    { "TDBGC10_SELECTr", TDBGC10_SELECTr },
    { "TDBGC11_64r", TDBGC11_64r },
    { "TDBGC11_SELECTr", TDBGC11_SELECTr },
    { "TDBGC1_64r", TDBGC1_64r },
    { "TDBGC1_SELECTr", TDBGC1_SELECTr },
    { "TDBGC2_64r", TDBGC2_64r },
    { "TDBGC2_SELECTr", TDBGC2_SELECTr },
    { "TDBGC3_64r", TDBGC3_64r },
    { "TDBGC3_SELECTr", TDBGC3_SELECTr },
    { "TDBGC4_64r", TDBGC4_64r },
    { "TDBGC4_SELECTr", TDBGC4_SELECTr },
    { "TDBGC5_64r", TDBGC5_64r },
    { "TDBGC5_SELECTr", TDBGC5_SELECTr },
    { "TDBGC6_64r", TDBGC6_64r },
    { "TDBGC6_SELECTr", TDBGC6_SELECTr },
    { "TDBGC7_64r", TDBGC7_64r },
    { "TDBGC7_SELECTr", TDBGC7_SELECTr },
    { "TDBGC8_64r", TDBGC8_64r },
    { "TDBGC8_SELECTr", TDBGC8_SELECTr },
    { "TDBGC9_64r", TDBGC9_64r },
    { "TDBGC9_SELECTr", TDBGC9_SELECTr },
    { "TDBGC_SELECT_2r", TDBGC_SELECT_2r },
    { "THDI_BST_TRIGGER_STATUS_32r", THDI_BST_TRIGGER_STATUS_32r },
    { "THD_MISC_CONTROL1r", THD_MISC_CONTROL1r },
    { "THD_MISC_CONTROL2r", THD_MISC_CONTROL2r },
    { "THD_MISC_CONTROLr", THD_MISC_CONTROLr },
    { "TOP_AVS_CTRLr", TOP_AVS_CTRLr },
    { "TOP_AVS_INTR_STATUSr", TOP_AVS_INTR_STATUSr },
    { "TOP_BS_PLL0_CTRL_0r", TOP_BS_PLL0_CTRL_0r },
    { "TOP_BS_PLL0_CTRL_1r", TOP_BS_PLL0_CTRL_1r },
    { "TOP_BS_PLL0_CTRL_2r", TOP_BS_PLL0_CTRL_2r },
    { "TOP_BS_PLL0_CTRL_3r", TOP_BS_PLL0_CTRL_3r },
    { "TOP_BS_PLL0_CTRL_4r", TOP_BS_PLL0_CTRL_4r },
    { "TOP_BS_PLL0_STATUSr", TOP_BS_PLL0_STATUSr },
    { "TOP_BS_PLL1_CTRL_0r", TOP_BS_PLL1_CTRL_0r },
    { "TOP_BS_PLL1_CTRL_1r", TOP_BS_PLL1_CTRL_1r },
    { "TOP_BS_PLL1_CTRL_2r", TOP_BS_PLL1_CTRL_2r },
    { "TOP_BS_PLL1_CTRL_3r", TOP_BS_PLL1_CTRL_3r },
    { "TOP_BS_PLL1_CTRL_4r", TOP_BS_PLL1_CTRL_4r },
    { "TOP_BS_PLL1_STATUSr", TOP_BS_PLL1_STATUSr },
    { "TOP_BS_PLL_CTRL_0r", TOP_BS_PLL_CTRL_0r },
    { "TOP_BS_PLL_CTRL_1r", TOP_BS_PLL_CTRL_1r },
    { "TOP_BS_PLL_CTRL_2r", TOP_BS_PLL_CTRL_2r },
    { "TOP_BS_PLL_CTRL_3r", TOP_BS_PLL_CTRL_3r },
    { "TOP_BS_PLL_CTRL_4r", TOP_BS_PLL_CTRL_4r },
    { "TOP_BS_PLL_STATUSr", TOP_BS_PLL_STATUSr },
    { "TOP_CORE_PLL_CTRL_0r", TOP_CORE_PLL_CTRL_0r },
    { "TOP_CORE_PLL_CTRL_1r", TOP_CORE_PLL_CTRL_1r },
    { "TOP_CORE_PLL_CTRL_2r", TOP_CORE_PLL_CTRL_2r },
    { "TOP_CORE_PLL_CTRL_3r", TOP_CORE_PLL_CTRL_3r },
    { "TOP_CORE_PLL_CTRL_4r", TOP_CORE_PLL_CTRL_4r },
    { "TOP_CORE_PLL_STATUSr", TOP_CORE_PLL_STATUSr },
    { "TOP_CPU2TAP_DMA_CMD_MEMm", TOP_CPU2TAP_DMA_CMD_MEMm },
    { "TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr", TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr },
    { "TOP_CPU2TAP_DMA_CMD_MEM_STATUSr", TOP_CPU2TAP_DMA_CMD_MEM_STATUSr },
    { "TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr", TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr },
    { "TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr", TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr },
    { "TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm", TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm },
    { "TOP_CPU2TAP_MEM_TMr", TOP_CPU2TAP_MEM_TMr },
    { "TOP_DEV_REV_IDr", TOP_DEV_REV_IDr },
    { "TOP_EP_CLOCK_GATING_DISABLE_REGr", TOP_EP_CLOCK_GATING_DISABLE_REGr },
    { "TOP_FUNC_DEBUG_STATUS_0r", TOP_FUNC_DEBUG_STATUS_0r },
    { "TOP_FUNC_DEBUG_STATUS_1r", TOP_FUNC_DEBUG_STATUS_1r },
    { "TOP_FUNC_DEBUG_STATUS_SELr", TOP_FUNC_DEBUG_STATUS_SELr },
    { "TOP_HALF_MODE_CTRLr", TOP_HALF_MODE_CTRLr },
    { "TOP_HW_TAP_CONTROLr", TOP_HW_TAP_CONTROLr },
    { "TOP_HW_TAP_MEM_DEBUGr", TOP_HW_TAP_MEM_DEBUGr },
    { "TOP_HW_TAP_MEM_ECC_CTRL_0r", TOP_HW_TAP_MEM_ECC_CTRL_0r },
    { "TOP_HW_TAP_MEM_ECC_CTRL_1r", TOP_HW_TAP_MEM_ECC_CTRL_1r },
    { "TOP_HW_TAP_MEM_ECC_STATUSr", TOP_HW_TAP_MEM_ECC_STATUSr },
    { "TOP_HW_TAP_READ_VALID_DEBUG_STATUSr", TOP_HW_TAP_READ_VALID_DEBUG_STATUSr },
    { "TOP_INT_REV_ID_REGr", TOP_INT_REV_ID_REGr },
    { "TOP_IPROC_PLL_CTRL_0r", TOP_IPROC_PLL_CTRL_0r },
    { "TOP_IPROC_PLL_CTRL_1r", TOP_IPROC_PLL_CTRL_1r },
    { "TOP_IPROC_PLL_CTRL_2r", TOP_IPROC_PLL_CTRL_2r },
    { "TOP_IPROC_PLL_CTRL_3r", TOP_IPROC_PLL_CTRL_3r },
    { "TOP_IPROC_PLL_CTRL_4r", TOP_IPROC_PLL_CTRL_4r },
    { "TOP_IPROC_PLL_CTRL_5r", TOP_IPROC_PLL_CTRL_5r },
    { "TOP_IPROC_PLL_STATUSr", TOP_IPROC_PLL_STATUSr },
    { "TOP_IP_CLOCK_GATING_DISABLE_REGr", TOP_IP_CLOCK_GATING_DISABLE_REGr },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_0r", TOP_L1_RCVD_CLK_VALID_STATUS_0r },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_1r", TOP_L1_RCVD_CLK_VALID_STATUS_1r },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_2r", TOP_L1_RCVD_CLK_VALID_STATUS_2r },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_3r", TOP_L1_RCVD_CLK_VALID_STATUS_3r },
    { "TOP_LINK_STATUS_CTRLr", TOP_LINK_STATUS_CTRLr },
    { "TOP_MISC_CONTROLr", TOP_MISC_CONTROLr },
    { "TOP_MISC_CONTROL_1r", TOP_MISC_CONTROL_1r },
    { "TOP_MISC_CONTROL_2r", TOP_MISC_CONTROL_2r },
    { "TOP_MISC_STATUSr", TOP_MISC_STATUSr },
    { "TOP_OSC_COUNT_STATr", TOP_OSC_COUNT_STATr },
    { "TOP_PLLS_CMN_CTRL_0r", TOP_PLLS_CMN_CTRL_0r },
    { "TOP_PLLS_CMN_CTRL_1r", TOP_PLLS_CMN_CTRL_1r },
    { "TOP_PM_FDR_MEMm", TOP_PM_FDR_MEMm },
    { "TOP_PP_PLL_CTRL_0r", TOP_PP_PLL_CTRL_0r },
    { "TOP_PP_PLL_CTRL_1r", TOP_PP_PLL_CTRL_1r },
    { "TOP_PP_PLL_CTRL_2r", TOP_PP_PLL_CTRL_2r },
    { "TOP_PP_PLL_CTRL_3r", TOP_PP_PLL_CTRL_3r },
    { "TOP_PP_PLL_CTRL_4r", TOP_PP_PLL_CTRL_4r },
    { "TOP_PP_PLL_STATUSr", TOP_PP_PLL_STATUSr },
    { "TOP_PP_STRAP_0r", TOP_PP_STRAP_0r },
    { "TOP_PP_STRAP_10r", TOP_PP_STRAP_10r },
    { "TOP_PP_STRAP_11r", TOP_PP_STRAP_11r },
    { "TOP_PP_STRAP_12r", TOP_PP_STRAP_12r },
    { "TOP_PP_STRAP_13r", TOP_PP_STRAP_13r },
    { "TOP_PP_STRAP_14r", TOP_PP_STRAP_14r },
    { "TOP_PP_STRAP_15r", TOP_PP_STRAP_15r },
    { "TOP_PP_STRAP_16r", TOP_PP_STRAP_16r },
    { "TOP_PP_STRAP_17r", TOP_PP_STRAP_17r },
    { "TOP_PP_STRAP_1r", TOP_PP_STRAP_1r },
    { "TOP_PP_STRAP_2r", TOP_PP_STRAP_2r },
    { "TOP_PP_STRAP_3r", TOP_PP_STRAP_3r },
    { "TOP_PP_STRAP_4r", TOP_PP_STRAP_4r },
    { "TOP_PP_STRAP_5r", TOP_PP_STRAP_5r },
    { "TOP_PP_STRAP_6r", TOP_PP_STRAP_6r },
    { "TOP_PP_STRAP_7r", TOP_PP_STRAP_7r },
    { "TOP_PP_STRAP_8r", TOP_PP_STRAP_8r },
    { "TOP_PP_STRAP_9r", TOP_PP_STRAP_9r },
    { "TOP_PVTMON_0_CTRL_0r", TOP_PVTMON_0_CTRL_0r },
    { "TOP_PVTMON_0_CTRL_1r", TOP_PVTMON_0_CTRL_1r },
    { "TOP_PVTMON_0_HW_RST_THRESHOLDr", TOP_PVTMON_0_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_0_INTR_THRESHOLDr", TOP_PVTMON_0_INTR_THRESHOLDr },
    { "TOP_PVTMON_0_RESULT_0r", TOP_PVTMON_0_RESULT_0r },
    { "TOP_PVTMON_0_RESULT_1r", TOP_PVTMON_0_RESULT_1r },
    { "TOP_PVTMON_10_CTRL_0r", TOP_PVTMON_10_CTRL_0r },
    { "TOP_PVTMON_10_CTRL_1r", TOP_PVTMON_10_CTRL_1r },
    { "TOP_PVTMON_10_HW_RST_THRESHOLDr", TOP_PVTMON_10_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_10_INTR_THRESHOLDr", TOP_PVTMON_10_INTR_THRESHOLDr },
    { "TOP_PVTMON_10_RESULT_0r", TOP_PVTMON_10_RESULT_0r },
    { "TOP_PVTMON_10_RESULT_1r", TOP_PVTMON_10_RESULT_1r },
    { "TOP_PVTMON_11_CTRL_0r", TOP_PVTMON_11_CTRL_0r },
    { "TOP_PVTMON_11_CTRL_1r", TOP_PVTMON_11_CTRL_1r },
    { "TOP_PVTMON_11_HW_RST_THRESHOLDr", TOP_PVTMON_11_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_11_INTR_THRESHOLDr", TOP_PVTMON_11_INTR_THRESHOLDr },
    { "TOP_PVTMON_11_RESULT_0r", TOP_PVTMON_11_RESULT_0r },
    { "TOP_PVTMON_11_RESULT_1r", TOP_PVTMON_11_RESULT_1r },
    { "TOP_PVTMON_12_CTRL_0r", TOP_PVTMON_12_CTRL_0r },
    { "TOP_PVTMON_12_CTRL_1r", TOP_PVTMON_12_CTRL_1r },
    { "TOP_PVTMON_12_HW_RST_THRESHOLDr", TOP_PVTMON_12_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_12_INTR_THRESHOLDr", TOP_PVTMON_12_INTR_THRESHOLDr },
    { "TOP_PVTMON_12_RESULT_0r", TOP_PVTMON_12_RESULT_0r },
    { "TOP_PVTMON_12_RESULT_1r", TOP_PVTMON_12_RESULT_1r },
    { "TOP_PVTMON_13_CTRL_0r", TOP_PVTMON_13_CTRL_0r },
    { "TOP_PVTMON_13_CTRL_1r", TOP_PVTMON_13_CTRL_1r },
    { "TOP_PVTMON_13_HW_RST_THRESHOLDr", TOP_PVTMON_13_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_13_INTR_THRESHOLDr", TOP_PVTMON_13_INTR_THRESHOLDr },
    { "TOP_PVTMON_13_RESULT_0r", TOP_PVTMON_13_RESULT_0r },
    { "TOP_PVTMON_13_RESULT_1r", TOP_PVTMON_13_RESULT_1r },
    { "TOP_PVTMON_14_CTRL_0r", TOP_PVTMON_14_CTRL_0r },
    { "TOP_PVTMON_14_CTRL_1r", TOP_PVTMON_14_CTRL_1r },
    { "TOP_PVTMON_14_HW_RST_THRESHOLDr", TOP_PVTMON_14_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_14_INTR_THRESHOLDr", TOP_PVTMON_14_INTR_THRESHOLDr },
    { "TOP_PVTMON_14_RESULT_0r", TOP_PVTMON_14_RESULT_0r },
    { "TOP_PVTMON_14_RESULT_1r", TOP_PVTMON_14_RESULT_1r },
    { "TOP_PVTMON_15_HW_RST_THRESHOLDr", TOP_PVTMON_15_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_15_INTR_THRESHOLDr", TOP_PVTMON_15_INTR_THRESHOLDr },
    { "TOP_PVTMON_15_RESULT_0r", TOP_PVTMON_15_RESULT_0r },
    { "TOP_PVTMON_15_RESULT_1r", TOP_PVTMON_15_RESULT_1r },
    { "TOP_PVTMON_1_CTRL_0r", TOP_PVTMON_1_CTRL_0r },
    { "TOP_PVTMON_1_CTRL_1r", TOP_PVTMON_1_CTRL_1r },
    { "TOP_PVTMON_1_HW_RST_THRESHOLDr", TOP_PVTMON_1_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_1_INTR_THRESHOLDr", TOP_PVTMON_1_INTR_THRESHOLDr },
    { "TOP_PVTMON_1_RESULT_0r", TOP_PVTMON_1_RESULT_0r },
    { "TOP_PVTMON_1_RESULT_1r", TOP_PVTMON_1_RESULT_1r },
    { "TOP_PVTMON_2_CTRL_0r", TOP_PVTMON_2_CTRL_0r },
    { "TOP_PVTMON_2_CTRL_1r", TOP_PVTMON_2_CTRL_1r },
    { "TOP_PVTMON_2_HW_RST_THRESHOLDr", TOP_PVTMON_2_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_2_INTR_THRESHOLDr", TOP_PVTMON_2_INTR_THRESHOLDr },
    { "TOP_PVTMON_2_RESULT_0r", TOP_PVTMON_2_RESULT_0r },
    { "TOP_PVTMON_2_RESULT_1r", TOP_PVTMON_2_RESULT_1r },
    { "TOP_PVTMON_3_CTRL_0r", TOP_PVTMON_3_CTRL_0r },
    { "TOP_PVTMON_3_CTRL_1r", TOP_PVTMON_3_CTRL_1r },
    { "TOP_PVTMON_3_HW_RST_THRESHOLDr", TOP_PVTMON_3_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_3_INTR_THRESHOLDr", TOP_PVTMON_3_INTR_THRESHOLDr },
    { "TOP_PVTMON_3_RESULT_0r", TOP_PVTMON_3_RESULT_0r },
    { "TOP_PVTMON_3_RESULT_1r", TOP_PVTMON_3_RESULT_1r },
    { "TOP_PVTMON_4_CTRL_0r", TOP_PVTMON_4_CTRL_0r },
    { "TOP_PVTMON_4_CTRL_1r", TOP_PVTMON_4_CTRL_1r },
    { "TOP_PVTMON_4_HW_RST_THRESHOLDr", TOP_PVTMON_4_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_4_INTR_THRESHOLDr", TOP_PVTMON_4_INTR_THRESHOLDr },
    { "TOP_PVTMON_4_RESULT_0r", TOP_PVTMON_4_RESULT_0r },
    { "TOP_PVTMON_4_RESULT_1r", TOP_PVTMON_4_RESULT_1r },
    { "TOP_PVTMON_5_CTRL_0r", TOP_PVTMON_5_CTRL_0r },
    { "TOP_PVTMON_5_CTRL_1r", TOP_PVTMON_5_CTRL_1r },
    { "TOP_PVTMON_5_HW_RST_THRESHOLDr", TOP_PVTMON_5_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_5_INTR_THRESHOLDr", TOP_PVTMON_5_INTR_THRESHOLDr },
    { "TOP_PVTMON_5_RESULT_0r", TOP_PVTMON_5_RESULT_0r },
    { "TOP_PVTMON_5_RESULT_1r", TOP_PVTMON_5_RESULT_1r },
    { "TOP_PVTMON_6_CTRL_0r", TOP_PVTMON_6_CTRL_0r },
    { "TOP_PVTMON_6_CTRL_1r", TOP_PVTMON_6_CTRL_1r },
    { "TOP_PVTMON_6_HW_RST_THRESHOLDr", TOP_PVTMON_6_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_6_INTR_THRESHOLDr", TOP_PVTMON_6_INTR_THRESHOLDr },
    { "TOP_PVTMON_6_RESULT_0r", TOP_PVTMON_6_RESULT_0r },
    { "TOP_PVTMON_6_RESULT_1r", TOP_PVTMON_6_RESULT_1r },
    { "TOP_PVTMON_7_CTRL_0r", TOP_PVTMON_7_CTRL_0r },
    { "TOP_PVTMON_7_CTRL_1r", TOP_PVTMON_7_CTRL_1r },
    { "TOP_PVTMON_7_HW_RST_THRESHOLDr", TOP_PVTMON_7_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_7_INTR_THRESHOLDr", TOP_PVTMON_7_INTR_THRESHOLDr },
    { "TOP_PVTMON_7_RESULT_0r", TOP_PVTMON_7_RESULT_0r },
    { "TOP_PVTMON_7_RESULT_1r", TOP_PVTMON_7_RESULT_1r },
    { "TOP_PVTMON_8_CTRL_0r", TOP_PVTMON_8_CTRL_0r },
    { "TOP_PVTMON_8_CTRL_1r", TOP_PVTMON_8_CTRL_1r },
    { "TOP_PVTMON_8_HW_RST_THRESHOLDr", TOP_PVTMON_8_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_8_INTR_THRESHOLDr", TOP_PVTMON_8_INTR_THRESHOLDr },
    { "TOP_PVTMON_8_RESULT_0r", TOP_PVTMON_8_RESULT_0r },
    { "TOP_PVTMON_8_RESULT_1r", TOP_PVTMON_8_RESULT_1r },
    { "TOP_PVTMON_9_CTRL_0r", TOP_PVTMON_9_CTRL_0r },
    { "TOP_PVTMON_9_CTRL_1r", TOP_PVTMON_9_CTRL_1r },
    { "TOP_PVTMON_9_HW_RST_THRESHOLDr", TOP_PVTMON_9_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_9_INTR_THRESHOLDr", TOP_PVTMON_9_INTR_THRESHOLDr },
    { "TOP_PVTMON_9_RESULT_0r", TOP_PVTMON_9_RESULT_0r },
    { "TOP_PVTMON_9_RESULT_1r", TOP_PVTMON_9_RESULT_1r },
    { "TOP_PVTMON_CTRL_0r", TOP_PVTMON_CTRL_0r },
    { "TOP_PVTMON_CTRL_1r", TOP_PVTMON_CTRL_1r },
    { "TOP_PVTMON_HW_RST_STATUSr", TOP_PVTMON_HW_RST_STATUSr },
    { "TOP_PVTMON_HW_RST_THRESHOLDr", TOP_PVTMON_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_INTR_MASK_0r", TOP_PVTMON_INTR_MASK_0r },
    { "TOP_PVTMON_INTR_STATUS_0r", TOP_PVTMON_INTR_STATUS_0r },
    { "TOP_PVTMON_INTR_THRESHOLDr", TOP_PVTMON_INTR_THRESHOLDr },
    { "TOP_PVTMON_RESULT_0r", TOP_PVTMON_RESULT_0r },
    { "TOP_PVTMON_RESULT_1r", TOP_PVTMON_RESULT_1r },
    { "TOP_RESCAL_0_CONTROLr", TOP_RESCAL_0_CONTROLr },
    { "TOP_RESCAL_0_STATUS_0r", TOP_RESCAL_0_STATUS_0r },
    { "TOP_RESCAL_0_STATUS_1r", TOP_RESCAL_0_STATUS_1r },
    { "TOP_RESCAL_1_CONTROLr", TOP_RESCAL_1_CONTROLr },
    { "TOP_RESCAL_1_STATUS_0r", TOP_RESCAL_1_STATUS_0r },
    { "TOP_RESCAL_1_STATUS_1r", TOP_RESCAL_1_STATUS_1r },
    { "TOP_RESCAL_2_CONTROLr", TOP_RESCAL_2_CONTROLr },
    { "TOP_RESCAL_2_STATUS_0r", TOP_RESCAL_2_STATUS_0r },
    { "TOP_RESCAL_2_STATUS_1r", TOP_RESCAL_2_STATUS_1r },
    { "TOP_RESCAL_3_CONTROLr", TOP_RESCAL_3_CONTROLr },
    { "TOP_RESCAL_3_STATUS_0r", TOP_RESCAL_3_STATUS_0r },
    { "TOP_RESCAL_3_STATUS_1r", TOP_RESCAL_3_STATUS_1r },
    { "TOP_RESCAL_4_CONTROLr", TOP_RESCAL_4_CONTROLr },
    { "TOP_RESCAL_4_STATUS_0r", TOP_RESCAL_4_STATUS_0r },
    { "TOP_RESCAL_4_STATUS_1r", TOP_RESCAL_4_STATUS_1r },
    { "TOP_RING_OSC_CTRLr", TOP_RING_OSC_CTRLr },
    { "TOP_SEQ_RST_0r", TOP_SEQ_RST_0r },
    { "TOP_SEQ_RST_1r", TOP_SEQ_RST_1r },
    { "TOP_SEQ_RST_2r", TOP_SEQ_RST_2r },
    { "TOP_SOFT_RESET_REGr", TOP_SOFT_RESET_REGr },
    { "TOP_SOFT_RESET_REG_2r", TOP_SOFT_RESET_REG_2r },
    { "TOP_SOFT_RESET_REG_3r", TOP_SOFT_RESET_REG_3r },
    { "TOP_SOFT_RESET_REG_4r", TOP_SOFT_RESET_REG_4r },
    { "TOP_SWITCH_FEATURE_ENABLEr", TOP_SWITCH_FEATURE_ENABLEr },
    { "TOP_SYNCE_CTRLr", TOP_SYNCE_CTRLr },
    { "TOP_TAP_CONTROLr", TOP_TAP_CONTROLr },
    { "TOP_TLB_CONTROLr", TOP_TLB_CONTROLr },
    { "TOP_TLB_CONTROL_1r", TOP_TLB_CONTROL_1r },
    { "TOP_TLB_CONTROL_2r", TOP_TLB_CONTROL_2r },
    { "TOP_TLB_CONTROL_3r", TOP_TLB_CONTROL_3r },
    { "TOP_TLB_CONTROL_STATUSr", TOP_TLB_CONTROL_STATUSr },
    { "TOP_TMON_CHANNELS_CTRL_0r", TOP_TMON_CHANNELS_CTRL_0r },
    { "TOP_TMON_CHANNELS_CTRL_1r", TOP_TMON_CHANNELS_CTRL_1r },
    { "TOP_TSC_DISABLE_STATUSr", TOP_TSC_DISABLE_STATUSr },
    { "TOP_TSC_DISABLE_STATUS_0r", TOP_TSC_DISABLE_STATUS_0r },
    { "TOP_TSC_DISABLE_STATUS_1r", TOP_TSC_DISABLE_STATUS_1r },
    { "TOP_TSC_ENABLE_0r", TOP_TSC_ENABLE_0r },
    { "TOP_TSC_ENABLE_1r", TOP_TSC_ENABLE_1r },
    { "TOP_TSC_ENABLE_2r", TOP_TSC_ENABLE_2r },
    { "TOP_TS_PLL_CTRL_0r", TOP_TS_PLL_CTRL_0r },
    { "TOP_TS_PLL_CTRL_1r", TOP_TS_PLL_CTRL_1r },
    { "TOP_TS_PLL_CTRL_2r", TOP_TS_PLL_CTRL_2r },
    { "TOP_TS_PLL_CTRL_3r", TOP_TS_PLL_CTRL_3r },
    { "TOP_TS_PLL_CTRL_4r", TOP_TS_PLL_CTRL_4r },
    { "TOP_TS_PLL_CTRL_5r", TOP_TS_PLL_CTRL_5r },
    { "TOP_TS_PLL_STATUSr", TOP_TS_PLL_STATUSr },
    { "TOP_UC_TAP_CONTROLr", TOP_UC_TAP_CONTROLr },
    { "TOP_UC_TAP_READ_DATAr", TOP_UC_TAP_READ_DATAr },
    { "TOP_UC_TAP_WRITE_DATAr", TOP_UC_TAP_WRITE_DATAr },
    { "TOP_UPI_CTRL_0r", TOP_UPI_CTRL_0r },
    { "TOP_UPI_CTRL_1r", TOP_UPI_CTRL_1r },
    { "TOP_UPI_STATUS_0r", TOP_UPI_STATUS_0r },
    { "TOP_UPI_STATUS_10r", TOP_UPI_STATUS_10r },
    { "TOP_UPI_STATUS_11r", TOP_UPI_STATUS_11r },
    { "TOP_UPI_STATUS_12r", TOP_UPI_STATUS_12r },
    { "TOP_UPI_STATUS_13r", TOP_UPI_STATUS_13r },
    { "TOP_UPI_STATUS_14r", TOP_UPI_STATUS_14r },
    { "TOP_UPI_STATUS_15r", TOP_UPI_STATUS_15r },
    { "TOP_UPI_STATUS_16r", TOP_UPI_STATUS_16r },
    { "TOP_UPI_STATUS_17r", TOP_UPI_STATUS_17r },
    { "TOP_UPI_STATUS_18r", TOP_UPI_STATUS_18r },
    { "TOP_UPI_STATUS_19r", TOP_UPI_STATUS_19r },
    { "TOP_UPI_STATUS_1r", TOP_UPI_STATUS_1r },
    { "TOP_UPI_STATUS_20r", TOP_UPI_STATUS_20r },
    { "TOP_UPI_STATUS_21r", TOP_UPI_STATUS_21r },
    { "TOP_UPI_STATUS_22r", TOP_UPI_STATUS_22r },
    { "TOP_UPI_STATUS_2r", TOP_UPI_STATUS_2r },
    { "TOP_UPI_STATUS_3r", TOP_UPI_STATUS_3r },
    { "TOP_UPI_STATUS_4r", TOP_UPI_STATUS_4r },
    { "TOP_UPI_STATUS_5r", TOP_UPI_STATUS_5r },
    { "TOP_UPI_STATUS_6r", TOP_UPI_STATUS_6r },
    { "TOP_UPI_STATUS_7r", TOP_UPI_STATUS_7r },
    { "TOP_UPI_STATUS_8r", TOP_UPI_STATUS_8r },
    { "TOP_UPI_STATUS_9r", TOP_UPI_STATUS_9r },
    { "TOS_FNm", TOS_FNm },
    { "TPCE_64r", TPCE_64r },
    { "TRUNK_BITMAPm", TRUNK_BITMAPm },
    { "TRUNK_GROUP_FLEX_CTR_CONTROLr", TRUNK_GROUP_FLEX_CTR_CONTROLr },
    { "TRUNK_RAND_LB_SEED_INST0r", TRUNK_RAND_LB_SEED_INST0r },
    { "TRUNK_RAND_LB_SEED_INST1r", TRUNK_RAND_LB_SEED_INST1r },
    { "TTL_FNm", TTL_FNm },
    { "TX_LKUP_1588_MEMm", TX_LKUP_1588_MEMm },
    { "TX_TWOSTEP_1588_TSm", TX_TWOSTEP_1588_TSm },
    { "UDF_CAM_BIST_CONFIG_1_64r", UDF_CAM_BIST_CONFIG_1_64r },
    { "UDF_CAM_BIST_CONFIG_64r", UDF_CAM_BIST_CONFIG_64r },
    { "UDF_CAM_BIST_STATUSr", UDF_CAM_BIST_STATUSr },
    { "UDF_CAM_CONTROLr", UDF_CAM_CONTROLr },
    { "UDF_CONDITIONAL_CHECK_TABLE_CAMm", UDF_CONDITIONAL_CHECK_TABLE_CAMm },
    { "UDF_CONDITIONAL_CHECK_TABLE_RAMm", UDF_CONDITIONAL_CHECK_TABLE_RAMm },
    { "UDF_CONDITIONAL_CHECK_TABLE_RAM_1m", UDF_CONDITIONAL_CHECK_TABLE_RAM_1m },
    { "UFT_SHARED_BANKS_CONTROLm", UFT_SHARED_BANKS_CONTROLm },
    { "UM_TABLEm", UM_TABLEm },
    { "UNICAST_DROP_CONFIGr", UNICAST_DROP_CONFIGr },
    { "UNKNOWN_MCAST_BLOCK_MASKm", UNKNOWN_MCAST_BLOCK_MASKm },
    { "UNKNOWN_UCAST_BLOCK_MASKm", UNKNOWN_UCAST_BLOCK_MASKm },
    { "VFP_CAM_BIST_CONFIG_1_64r", VFP_CAM_BIST_CONFIG_1_64r },
    { "VFP_CAM_BIST_CONFIG_64r", VFP_CAM_BIST_CONFIG_64r },
    { "VFP_CAM_BIST_STATUSr", VFP_CAM_BIST_STATUSr },
    { "VFP_CAM_CONTROLr", VFP_CAM_CONTROLr },
    { "VFP_HASH_FIELD_BMAP_TABLE_Am", VFP_HASH_FIELD_BMAP_TABLE_Am },
    { "VFP_HASH_FIELD_BMAP_TABLE_Bm", VFP_HASH_FIELD_BMAP_TABLE_Bm },
    { "VFP_KEY_CONTROL_1r", VFP_KEY_CONTROL_1r },
    { "VFP_KEY_CONTROL_2r", VFP_KEY_CONTROL_2r },
    { "VFP_POLICY_TABLEm", VFP_POLICY_TABLEm },
    { "VFP_POLICY_TABLE_RAM_CONTROLr", VFP_POLICY_TABLE_RAM_CONTROLr },
    { "VFP_SLICE_CONTROLr", VFP_SLICE_CONTROLr },
    { "VFP_SLICE_MAPr", VFP_SLICE_MAPr },
    { "VFP_TCAMm", VFP_TCAMm },
    { "VFP_TMr", VFP_TMr },
    { "VLAN_2_TABm", VLAN_2_TABm },
    { "VLAN_CTRLr", VLAN_CTRLr },
    { "VLAN_MPLSm", VLAN_MPLSm },
    { "VLAN_PROFILE_2m", VLAN_PROFILE_2m },
    { "VLAN_PROFILE_TABm", VLAN_PROFILE_TABm },
    { "VLAN_TABm", VLAN_TABm },
    { "VRF_MASKr", VRF_MASKr },
    { "VXLAN_CONTROLr", VXLAN_CONTROLr },
    { "VXLAN_CONTROL_2r", VXLAN_CONTROL_2r },
    { "VXLAN_CONTROL_3r", VXLAN_CONTROL_3r },
    { "XLMAC_CLEAR_ECC_STATUSr", XLMAC_CLEAR_ECC_STATUSr },
    { "XLMAC_CLEAR_FIFO_STATUSr", XLMAC_CLEAR_FIFO_STATUSr },
    { "XLMAC_CLEAR_RX_LSS_STATUSr", XLMAC_CLEAR_RX_LSS_STATUSr },
    { "XLMAC_CTRLr", XLMAC_CTRLr },
    { "XLMAC_E2ECC_DATA_HDR_0r", XLMAC_E2ECC_DATA_HDR_0r },
    { "XLMAC_E2ECC_DATA_HDR_1r", XLMAC_E2ECC_DATA_HDR_1r },
    { "XLMAC_E2ECC_MODULE_HDR_0r", XLMAC_E2ECC_MODULE_HDR_0r },
    { "XLMAC_E2ECC_MODULE_HDR_1r", XLMAC_E2ECC_MODULE_HDR_1r },
    { "XLMAC_E2EFC_DATA_HDR_0r", XLMAC_E2EFC_DATA_HDR_0r },
    { "XLMAC_E2EFC_DATA_HDR_1r", XLMAC_E2EFC_DATA_HDR_1r },
    { "XLMAC_E2EFC_MODULE_HDR_0r", XLMAC_E2EFC_MODULE_HDR_0r },
    { "XLMAC_E2EFC_MODULE_HDR_1r", XLMAC_E2EFC_MODULE_HDR_1r },
    { "XLMAC_E2E_CTRLr", XLMAC_E2E_CTRLr },
    { "XLMAC_ECC_CTRLr", XLMAC_ECC_CTRLr },
    { "XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr", XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr },
    { "XLMAC_ECC_FORCE_SINGLE_BIT_ERRr", XLMAC_ECC_FORCE_SINGLE_BIT_ERRr },
    { "XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr", XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr },
    { "XLMAC_EEE_CTRLr", XLMAC_EEE_CTRLr },
    { "XLMAC_EEE_TIMERSr", XLMAC_EEE_TIMERSr },
    { "XLMAC_FIFO_STATUSr", XLMAC_FIFO_STATUSr },
    { "XLMAC_GMII_EEE_CTRLr", XLMAC_GMII_EEE_CTRLr },
    { "XLMAC_HIGIG_HDR_0r", XLMAC_HIGIG_HDR_0r },
    { "XLMAC_HIGIG_HDR_1r", XLMAC_HIGIG_HDR_1r },
    { "XLMAC_INTR_ENABLEr", XLMAC_INTR_ENABLEr },
    { "XLMAC_INTR_STATUSr", XLMAC_INTR_STATUSr },
    { "XLMAC_LAG_FAILOVER_STATUSr", XLMAC_LAG_FAILOVER_STATUSr },
    { "XLMAC_LLFC_CTRLr", XLMAC_LLFC_CTRLr },
    { "XLMAC_MEM_CTRLr", XLMAC_MEM_CTRLr },
    { "XLMAC_MODEr", XLMAC_MODEr },
    { "XLMAC_PAUSE_CTRLr", XLMAC_PAUSE_CTRLr },
    { "XLMAC_PFC_CTRLr", XLMAC_PFC_CTRLr },
    { "XLMAC_PFC_DAr", XLMAC_PFC_DAr },
    { "XLMAC_PFC_OPCODEr", XLMAC_PFC_OPCODEr },
    { "XLMAC_PFC_TYPEr", XLMAC_PFC_TYPEr },
    { "XLMAC_RX_CDC_ECC_STATUSr", XLMAC_RX_CDC_ECC_STATUSr },
    { "XLMAC_RX_CTRLr", XLMAC_RX_CTRLr },
    { "XLMAC_RX_LLFC_MSG_FIELDSr", XLMAC_RX_LLFC_MSG_FIELDSr },
    { "XLMAC_RX_LSS_CTRLr", XLMAC_RX_LSS_CTRLr },
    { "XLMAC_RX_LSS_STATUSr", XLMAC_RX_LSS_STATUSr },
    { "XLMAC_RX_MAC_SAr", XLMAC_RX_MAC_SAr },
    { "XLMAC_RX_MAX_SIZEr", XLMAC_RX_MAX_SIZEr },
    { "XLMAC_RX_VLAN_TAGr", XLMAC_RX_VLAN_TAGr },
    { "XLMAC_SPARE0r", XLMAC_SPARE0r },
    { "XLMAC_SPARE1r", XLMAC_SPARE1r },
    { "XLMAC_TIMESTAMP_ADJUSTr", XLMAC_TIMESTAMP_ADJUSTr },
    { "XLMAC_TIMESTAMP_BYTE_ADJUSTr", XLMAC_TIMESTAMP_BYTE_ADJUSTr },
    { "XLMAC_TXFIFO_CELL_CNTr", XLMAC_TXFIFO_CELL_CNTr },
    { "XLMAC_TXFIFO_CELL_REQ_CNTr", XLMAC_TXFIFO_CELL_REQ_CNTr },
    { "XLMAC_TX_CDC_ECC_STATUSr", XLMAC_TX_CDC_ECC_STATUSr },
    { "XLMAC_TX_CRC_CORRUPT_CTRLr", XLMAC_TX_CRC_CORRUPT_CTRLr },
    { "XLMAC_TX_CTRLr", XLMAC_TX_CTRLr },
    { "XLMAC_TX_LLFC_MSG_FIELDSr", XLMAC_TX_LLFC_MSG_FIELDSr },
    { "XLMAC_TX_MAC_SAr", XLMAC_TX_MAC_SAr },
    { "XLMAC_TX_TIMESTAMP_FIFO_DATAr", XLMAC_TX_TIMESTAMP_FIFO_DATAr },
    { "XLMAC_TX_TIMESTAMP_FIFO_STATUSr", XLMAC_TX_TIMESTAMP_FIFO_STATUSr },
    { "XLMAC_VERSION_IDr", XLMAC_VERSION_IDr },
    { "XLMIB_R1023r", XLMIB_R1023r },
    { "XLMIB_R127r", XLMIB_R127r },
    { "XLMIB_R1518r", XLMIB_R1518r },
    { "XLMIB_R16383r", XLMIB_R16383r },
    { "XLMIB_R2047r", XLMIB_R2047r },
    { "XLMIB_R255r", XLMIB_R255r },
    { "XLMIB_R4095r", XLMIB_R4095r },
    { "XLMIB_R511r", XLMIB_R511r },
    { "XLMIB_R64r", XLMIB_R64r },
    { "XLMIB_R9216r", XLMIB_R9216r },
    { "XLMIB_RALNr", XLMIB_RALNr },
    { "XLMIB_RBCAr", XLMIB_RBCAr },
    { "XLMIB_RBYTr", XLMIB_RBYTr },
    { "XLMIB_RDVLNr", XLMIB_RDVLNr },
    { "XLMIB_RERPKTr", XLMIB_RERPKTr },
    { "XLMIB_RFCRr", XLMIB_RFCRr },
    { "XLMIB_RFCSr", XLMIB_RFCSr },
    { "XLMIB_RFLRr", XLMIB_RFLRr },
    { "XLMIB_RFRGr", XLMIB_RFRGr },
    { "XLMIB_RJBRr", XLMIB_RJBRr },
    { "XLMIB_RMCAr", XLMIB_RMCAr },
    { "XLMIB_RMCRCr", XLMIB_RMCRCr },
    { "XLMIB_RMGVr", XLMIB_RMGVr },
    { "XLMIB_RMTUEr", XLMIB_RMTUEr },
    { "XLMIB_ROVRr", XLMIB_ROVRr },
    { "XLMIB_RPFC0r", XLMIB_RPFC0r },
    { "XLMIB_RPFC1r", XLMIB_RPFC1r },
    { "XLMIB_RPFC2r", XLMIB_RPFC2r },
    { "XLMIB_RPFC3r", XLMIB_RPFC3r },
    { "XLMIB_RPFC4r", XLMIB_RPFC4r },
    { "XLMIB_RPFC5r", XLMIB_RPFC5r },
    { "XLMIB_RPFC6r", XLMIB_RPFC6r },
    { "XLMIB_RPFC7r", XLMIB_RPFC7r },
    { "XLMIB_RPFCOFF0r", XLMIB_RPFCOFF0r },
    { "XLMIB_RPFCOFF1r", XLMIB_RPFCOFF1r },
    { "XLMIB_RPFCOFF2r", XLMIB_RPFCOFF2r },
    { "XLMIB_RPFCOFF3r", XLMIB_RPFCOFF3r },
    { "XLMIB_RPFCOFF4r", XLMIB_RPFCOFF4r },
    { "XLMIB_RPFCOFF5r", XLMIB_RPFCOFF5r },
    { "XLMIB_RPFCOFF6r", XLMIB_RPFCOFF6r },
    { "XLMIB_RPFCOFF7r", XLMIB_RPFCOFF7r },
    { "XLMIB_RPKTr", XLMIB_RPKTr },
    { "XLMIB_RPOKr", XLMIB_RPOKr },
    { "XLMIB_RPRMr", XLMIB_RPRMr },
    { "XLMIB_RPROG0r", XLMIB_RPROG0r },
    { "XLMIB_RPROG1r", XLMIB_RPROG1r },
    { "XLMIB_RPROG2r", XLMIB_RPROG2r },
    { "XLMIB_RPROG3r", XLMIB_RPROG3r },
    { "XLMIB_RRBYTr", XLMIB_RRBYTr },
    { "XLMIB_RRPKTr", XLMIB_RRPKTr },
    { "XLMIB_RSCHCRCr", XLMIB_RSCHCRCr },
    { "XLMIB_RTRFUr", XLMIB_RTRFUr },
    { "XLMIB_RUCAr", XLMIB_RUCAr },
    { "XLMIB_RUNDr", XLMIB_RUNDr },
    { "XLMIB_RVLNr", XLMIB_RVLNr },
    { "XLMIB_RXCFr", XLMIB_RXCFr },
    { "XLMIB_RXPFr", XLMIB_RXPFr },
    { "XLMIB_RXPPr", XLMIB_RXPPr },
    { "XLMIB_RXUDAr", XLMIB_RXUDAr },
    { "XLMIB_RXUOr", XLMIB_RXUOr },
    { "XLMIB_RXWSAr", XLMIB_RXWSAr },
    { "XLMIB_RX_EEE_LPI_DURATION_COUNTERr", XLMIB_RX_EEE_LPI_DURATION_COUNTERr },
    { "XLMIB_RX_EEE_LPI_EVENT_COUNTERr", XLMIB_RX_EEE_LPI_EVENT_COUNTERr },
    { "XLMIB_RX_HCFC_COUNTERr", XLMIB_RX_HCFC_COUNTERr },
    { "XLMIB_RX_HCFC_CRC_COUNTERr", XLMIB_RX_HCFC_CRC_COUNTERr },
    { "XLMIB_RX_LLFC_CRC_COUNTERr", XLMIB_RX_LLFC_CRC_COUNTERr },
    { "XLMIB_RX_LLFC_LOG_COUNTERr", XLMIB_RX_LLFC_LOG_COUNTERr },
    { "XLMIB_RX_LLFC_PHY_COUNTERr", XLMIB_RX_LLFC_PHY_COUNTERr },
    { "XLMIB_T1023r", XLMIB_T1023r },
    { "XLMIB_T127r", XLMIB_T127r },
    { "XLMIB_T1518r", XLMIB_T1518r },
    { "XLMIB_T16383r", XLMIB_T16383r },
    { "XLMIB_T2047r", XLMIB_T2047r },
    { "XLMIB_T255r", XLMIB_T255r },
    { "XLMIB_T4095r", XLMIB_T4095r },
    { "XLMIB_T511r", XLMIB_T511r },
    { "XLMIB_T64r", XLMIB_T64r },
    { "XLMIB_T9216r", XLMIB_T9216r },
    { "XLMIB_TBCAr", XLMIB_TBCAr },
    { "XLMIB_TBYTr", XLMIB_TBYTr },
    { "XLMIB_TDFRr", XLMIB_TDFRr },
    { "XLMIB_TDVLNr", XLMIB_TDVLNr },
    { "XLMIB_TEDFr", XLMIB_TEDFr },
    { "XLMIB_TERRr", XLMIB_TERRr },
    { "XLMIB_TFCSr", XLMIB_TFCSr },
    { "XLMIB_TFRGr", XLMIB_TFRGr },
    { "XLMIB_TJBRr", XLMIB_TJBRr },
    { "XLMIB_TLCLr", XLMIB_TLCLr },
    { "XLMIB_TMCAr", XLMIB_TMCAr },
    { "XLMIB_TMCLr", XLMIB_TMCLr },
    { "XLMIB_TMGVr", XLMIB_TMGVr },
    { "XLMIB_TNCLr", XLMIB_TNCLr },
    { "XLMIB_TOVRr", XLMIB_TOVRr },
    { "XLMIB_TPFC0r", XLMIB_TPFC0r },
    { "XLMIB_TPFC1r", XLMIB_TPFC1r },
    { "XLMIB_TPFC2r", XLMIB_TPFC2r },
    { "XLMIB_TPFC3r", XLMIB_TPFC3r },
    { "XLMIB_TPFC4r", XLMIB_TPFC4r },
    { "XLMIB_TPFC5r", XLMIB_TPFC5r },
    { "XLMIB_TPFC6r", XLMIB_TPFC6r },
    { "XLMIB_TPFC7r", XLMIB_TPFC7r },
    { "XLMIB_TPFCOFF0r", XLMIB_TPFCOFF0r },
    { "XLMIB_TPFCOFF1r", XLMIB_TPFCOFF1r },
    { "XLMIB_TPFCOFF2r", XLMIB_TPFCOFF2r },
    { "XLMIB_TPFCOFF3r", XLMIB_TPFCOFF3r },
    { "XLMIB_TPFCOFF4r", XLMIB_TPFCOFF4r },
    { "XLMIB_TPFCOFF5r", XLMIB_TPFCOFF5r },
    { "XLMIB_TPFCOFF6r", XLMIB_TPFCOFF6r },
    { "XLMIB_TPFCOFF7r", XLMIB_TPFCOFF7r },
    { "XLMIB_TPKTr", XLMIB_TPKTr },
    { "XLMIB_TPOKr", XLMIB_TPOKr },
    { "XLMIB_TRPKTr", XLMIB_TRPKTr },
    { "XLMIB_TSCLr", XLMIB_TSCLr },
    { "XLMIB_TSPARE0r", XLMIB_TSPARE0r },
    { "XLMIB_TSPARE1r", XLMIB_TSPARE1r },
    { "XLMIB_TSPARE2r", XLMIB_TSPARE2r },
    { "XLMIB_TSPARE3r", XLMIB_TSPARE3r },
    { "XLMIB_TUCAr", XLMIB_TUCAr },
    { "XLMIB_TUFLr", XLMIB_TUFLr },
    { "XLMIB_TVLNr", XLMIB_TVLNr },
    { "XLMIB_TXCFr", XLMIB_TXCFr },
    { "XLMIB_TXCLr", XLMIB_TXCLr },
    { "XLMIB_TXPFr", XLMIB_TXPFr },
    { "XLMIB_TXPPr", XLMIB_TXPPr },
    { "XLMIB_TX_EEE_LPI_DURATION_COUNTERr", XLMIB_TX_EEE_LPI_DURATION_COUNTERr },
    { "XLMIB_TX_EEE_LPI_EVENT_COUNTERr", XLMIB_TX_EEE_LPI_EVENT_COUNTERr },
    { "XLMIB_TX_HCFC_COUNTERr", XLMIB_TX_HCFC_COUNTERr },
    { "XLMIB_TX_LLFC_LOG_COUNTERr", XLMIB_TX_LLFC_LOG_COUNTERr },
    { "XLMIB_XTHOLr", XLMIB_XTHOLr },
    { "XLPORT_CNTMAXSIZEr", XLPORT_CNTMAXSIZEr },
    { "XLPORT_CONFIGr", XLPORT_CONFIGr },
    { "XLPORT_ECC_CONTROLr", XLPORT_ECC_CONTROLr },
    { "XLPORT_EEE_CLOCK_GATEr", XLPORT_EEE_CLOCK_GATEr },
    { "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr", XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr },
    { "XLPORT_EEE_COUNTER_MODEr", XLPORT_EEE_COUNTER_MODEr },
    { "XLPORT_EEE_DURATION_TIMER_PULSEr", XLPORT_EEE_DURATION_TIMER_PULSEr },
    { "XLPORT_ENABLE_REGr", XLPORT_ENABLE_REGr },
    { "XLPORT_FAULT_LINK_STATUSr", XLPORT_FAULT_LINK_STATUSr },
    { "XLPORT_FLOW_CONTROL_CONFIGr", XLPORT_FLOW_CONTROL_CONFIGr },
    { "XLPORT_FORCE_DOUBLE_BIT_ERRORr", XLPORT_FORCE_DOUBLE_BIT_ERRORr },
    { "XLPORT_FORCE_SINGLE_BIT_ERRORr", XLPORT_FORCE_SINGLE_BIT_ERRORr },
    { "XLPORT_GENERAL_SPARE1_REGr", XLPORT_GENERAL_SPARE1_REGr },
    { "XLPORT_GENERAL_SPARE2_REGr", XLPORT_GENERAL_SPARE2_REGr },
    { "XLPORT_GENERAL_SPARE3_REGr", XLPORT_GENERAL_SPARE3_REGr },
    { "XLPORT_INTR_ENABLEr", XLPORT_INTR_ENABLEr },
    { "XLPORT_INTR_STATUSr", XLPORT_INTR_STATUSr },
    { "XLPORT_LAG_FAILOVER_CONFIGr", XLPORT_LAG_FAILOVER_CONFIGr },
    { "XLPORT_LED_CHAIN_CONFIGr", XLPORT_LED_CHAIN_CONFIGr },
    { "XLPORT_LINKSTATUS_DOWNr", XLPORT_LINKSTATUS_DOWNr },
    { "XLPORT_LINKSTATUS_DOWN_CLEARr", XLPORT_LINKSTATUS_DOWN_CLEARr },
    { "XLPORT_MAC_CONTROLr", XLPORT_MAC_CONTROLr },
    { "XLPORT_MAC_RSV_MASKr", XLPORT_MAC_RSV_MASKr },
    { "XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr },
    { "XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr },
    { "XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr },
    { "XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr },
    { "XLPORT_MIB_RESETr", XLPORT_MIB_RESETr },
    { "XLPORT_MIB_RSC0_ECC_STATUSr", XLPORT_MIB_RSC0_ECC_STATUSr },
    { "XLPORT_MIB_RSC1_ECC_STATUSr", XLPORT_MIB_RSC1_ECC_STATUSr },
    { "XLPORT_MIB_RSC_ECC_STATUSr", XLPORT_MIB_RSC_ECC_STATUSr },
    { "XLPORT_MIB_RSC_RAM_CONTROLr", XLPORT_MIB_RSC_RAM_CONTROLr },
    { "XLPORT_MIB_TSC0_ECC_STATUSr", XLPORT_MIB_TSC0_ECC_STATUSr },
    { "XLPORT_MIB_TSC1_ECC_STATUSr", XLPORT_MIB_TSC1_ECC_STATUSr },
    { "XLPORT_MIB_TSC_ECC_STATUSr", XLPORT_MIB_TSC_ECC_STATUSr },
    { "XLPORT_MIB_TSC_RAM_CONTROLr", XLPORT_MIB_TSC_RAM_CONTROLr },
    { "XLPORT_MODE_REGr", XLPORT_MODE_REGr },
    { "XLPORT_PMD_PLL_CTRL_CONFIGr", XLPORT_PMD_PLL_CTRL_CONFIGr },
    { "XLPORT_PM_VERSION_IDr", XLPORT_PM_VERSION_IDr },
    { "XLPORT_POWER_SAVEr", XLPORT_POWER_SAVEr },
    { "XLPORT_SBUS_CONTROLr", XLPORT_SBUS_CONTROLr },
    { "XLPORT_SGNDET_EARLYCRSr", XLPORT_SGNDET_EARLYCRSr },
    { "XLPORT_SOFT_RESETr", XLPORT_SOFT_RESETr },
    { "XLPORT_SPARE0_REGr", XLPORT_SPARE0_REGr },
    { "XLPORT_SW_FLOW_CONTROLr", XLPORT_SW_FLOW_CONTROLr },
    { "XLPORT_TSC_PLL_LOCK_STATUSr", XLPORT_TSC_PLL_LOCK_STATUSr },
    { "XLPORT_TS_TIMER_31_0_REGr", XLPORT_TS_TIMER_31_0_REGr },
    { "XLPORT_TS_TIMER_47_32_REGr", XLPORT_TS_TIMER_47_32_REGr },
    { "XLPORT_WC_UCMEM_CTRLr", XLPORT_WC_UCMEM_CTRLr },
    { "XLPORT_WC_UCMEM_DATAm", XLPORT_WC_UCMEM_DATAm },
    { "XLPORT_XGXS0_CTRL_REGr", XLPORT_XGXS0_CTRL_REGr },
    { "XLPORT_XGXS0_LN0_STATUS0_REGr", XLPORT_XGXS0_LN0_STATUS0_REGr },
    { "XLPORT_XGXS0_LN1_STATUS0_REGr", XLPORT_XGXS0_LN1_STATUS0_REGr },
    { "XLPORT_XGXS0_LN2_STATUS0_REGr", XLPORT_XGXS0_LN2_STATUS0_REGr },
    { "XLPORT_XGXS0_LN3_STATUS0_REGr", XLPORT_XGXS0_LN3_STATUS0_REGr },
    { "XLPORT_XGXS0_STATUS0_REGr", XLPORT_XGXS0_STATUS0_REGr },
    { "XLPORT_XGXS_COUNTER_MODEr", XLPORT_XGXS_COUNTER_MODEr },
    { "ALPM1_DATA", ALPM1_DATA },
    { "ALPM2_DATA", ALPM2_DATA },
    { "ALPM_KEY_MUX_FORMAT", ALPM_KEY_MUX_FORMAT },
    { "ASSOC_DATA_FULL", ASSOC_DATA_FULL },
    { "ASSOC_DATA_REDUCED", ASSOC_DATA_REDUCED },
    { "CMIC_CMC0_CCMDMA_CH0_CFGr", CMIC_CMC0_CCMDMA_CH0_CFGr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_STATr", CMIC_CMC0_CCMDMA_CH0_STATr },
    { "CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH1_CFGr", CMIC_CMC0_CCMDMA_CH1_CFGr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_STATr", CMIC_CMC0_CCMDMA_CH1_STATr },
    { "CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH2_CFGr", CMIC_CMC0_CCMDMA_CH2_CFGr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_STATr", CMIC_CMC0_CCMDMA_CH2_STATr },
    { "CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH3_CFGr", CMIC_CMC0_CCMDMA_CH3_CFGr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_STATr", CMIC_CMC0_CCMDMA_CH3_STATr },
    { "CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH0_CTRLr", CMIC_CMC0_PKTDMA_CH0_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_INTR_COALr", CMIC_CMC0_PKTDMA_CH0_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH0_STATr", CMIC_CMC0_PKTDMA_CH0_STATr },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH1_CTRLr", CMIC_CMC0_PKTDMA_CH1_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH1_INTR_COALr", CMIC_CMC0_PKTDMA_CH1_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH1_STATr", CMIC_CMC0_PKTDMA_CH1_STATr },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH2_CTRLr", CMIC_CMC0_PKTDMA_CH2_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH2_INTR_COALr", CMIC_CMC0_PKTDMA_CH2_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH2_STATr", CMIC_CMC0_PKTDMA_CH2_STATr },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH3_CTRLr", CMIC_CMC0_PKTDMA_CH3_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH3_INTR_COALr", CMIC_CMC0_PKTDMA_CH3_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH3_STATr", CMIC_CMC0_PKTDMA_CH3_STATr },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH4_CTRLr", CMIC_CMC0_PKTDMA_CH4_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH4_INTR_COALr", CMIC_CMC0_PKTDMA_CH4_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH4_STATr", CMIC_CMC0_PKTDMA_CH4_STATr },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH5_CTRLr", CMIC_CMC0_PKTDMA_CH5_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH5_INTR_COALr", CMIC_CMC0_PKTDMA_CH5_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH5_STATr", CMIC_CMC0_PKTDMA_CH5_STATr },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH6_CTRLr", CMIC_CMC0_PKTDMA_CH6_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH6_INTR_COALr", CMIC_CMC0_PKTDMA_CH6_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH6_STATr", CMIC_CMC0_PKTDMA_CH6_STATr },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH7_CTRLr", CMIC_CMC0_PKTDMA_CH7_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH7_INTR_COALr", CMIC_CMC0_PKTDMA_CH7_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH7_STATr", CMIC_CMC0_PKTDMA_CH7_STATr },
    { "CMIC_CMC0_SBUSDMA_CH0_CONTROLr", CMIC_CMC0_SBUSDMA_CH0_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH0_COUNTr", CMIC_CMC0_SBUSDMA_CH0_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH0_OPCODEr", CMIC_CMC0_SBUSDMA_CH0_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUESTr", CMIC_CMC0_SBUSDMA_CH0_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH0_STATUSr", CMIC_CMC0_SBUSDMA_CH0_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH0_TIMERr", CMIC_CMC0_SBUSDMA_CH0_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH1_CONTROLr", CMIC_CMC0_SBUSDMA_CH1_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH1_COUNTr", CMIC_CMC0_SBUSDMA_CH1_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH1_OPCODEr", CMIC_CMC0_SBUSDMA_CH1_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUESTr", CMIC_CMC0_SBUSDMA_CH1_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH1_STATUSr", CMIC_CMC0_SBUSDMA_CH1_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH1_TIMERr", CMIC_CMC0_SBUSDMA_CH1_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH2_CONTROLr", CMIC_CMC0_SBUSDMA_CH2_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH2_COUNTr", CMIC_CMC0_SBUSDMA_CH2_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH2_OPCODEr", CMIC_CMC0_SBUSDMA_CH2_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUESTr", CMIC_CMC0_SBUSDMA_CH2_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH2_STATUSr", CMIC_CMC0_SBUSDMA_CH2_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH2_TIMERr", CMIC_CMC0_SBUSDMA_CH2_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH3_CONTROLr", CMIC_CMC0_SBUSDMA_CH3_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH3_COUNTr", CMIC_CMC0_SBUSDMA_CH3_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH3_OPCODEr", CMIC_CMC0_SBUSDMA_CH3_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUESTr", CMIC_CMC0_SBUSDMA_CH3_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH3_STATUSr", CMIC_CMC0_SBUSDMA_CH3_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH3_TIMERr", CMIC_CMC0_SBUSDMA_CH3_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH4_CONTROLr", CMIC_CMC0_SBUSDMA_CH4_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH4_COUNTr", CMIC_CMC0_SBUSDMA_CH4_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH4_OPCODEr", CMIC_CMC0_SBUSDMA_CH4_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUESTr", CMIC_CMC0_SBUSDMA_CH4_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH4_STATUSr", CMIC_CMC0_SBUSDMA_CH4_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH4_TIMERr", CMIC_CMC0_SBUSDMA_CH4_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH5_CONTROLr", CMIC_CMC0_SBUSDMA_CH5_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH5_COUNTr", CMIC_CMC0_SBUSDMA_CH5_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH5_OPCODEr", CMIC_CMC0_SBUSDMA_CH5_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUESTr", CMIC_CMC0_SBUSDMA_CH5_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH5_STATUSr", CMIC_CMC0_SBUSDMA_CH5_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH5_TIMERr", CMIC_CMC0_SBUSDMA_CH5_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH6_CONTROLr", CMIC_CMC0_SBUSDMA_CH6_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH6_COUNTr", CMIC_CMC0_SBUSDMA_CH6_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH6_OPCODEr", CMIC_CMC0_SBUSDMA_CH6_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUESTr", CMIC_CMC0_SBUSDMA_CH6_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH6_STATUSr", CMIC_CMC0_SBUSDMA_CH6_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH6_TIMERr", CMIC_CMC0_SBUSDMA_CH6_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH7_CONTROLr", CMIC_CMC0_SBUSDMA_CH7_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH7_COUNTr", CMIC_CMC0_SBUSDMA_CH7_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH7_OPCODEr", CMIC_CMC0_SBUSDMA_CH7_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUESTr", CMIC_CMC0_SBUSDMA_CH7_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH7_STATUSr", CMIC_CMC0_SBUSDMA_CH7_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH7_TIMERr", CMIC_CMC0_SBUSDMA_CH7_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr", CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr", CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr },
    { "CMIC_CMC0_SHARED_AXI_PER_ID_STATr", CMIC_CMC0_SHARED_AXI_PER_ID_STATr },
    { "CMIC_CMC0_SHARED_AXI_STATr", CMIC_CMC0_SHARED_AXI_STATr },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr", CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr", CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr", CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr },
    { "CMIC_CMC0_SHARED_CONFIGr", CMIC_CMC0_SHARED_CONFIGr },
    { "CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC0_SHARED_IRQ_STAT0r", CMIC_CMC0_SHARED_IRQ_STAT0r },
    { "CMIC_CMC0_SHARED_IRQ_STAT1r", CMIC_CMC0_SHARED_IRQ_STAT1r },
    { "CMIC_CMC0_SHARED_IRQ_STAT_CLR0r", CMIC_CMC0_SHARED_IRQ_STAT_CLR0r },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr", CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr", CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr", CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr", CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr", CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r },
    { "CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr },
    { "CMIC_CMC0_SHARED_RXBUF_CONFIGr", CMIC_CMC0_SHARED_RXBUF_CONFIGr },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr", CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr", CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr", CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr", CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC0_SHARED_TXBUF_DEBUGr", CMIC_CMC0_SHARED_TXBUF_DEBUGr },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr", CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr", CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr", CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr", CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr },
    { "CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr", CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr },
    { "CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr", CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr", CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH0_CFGr", CMIC_CMC1_CCMDMA_CH0_CFGr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_STATr", CMIC_CMC1_CCMDMA_CH0_STATr },
    { "CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH1_CFGr", CMIC_CMC1_CCMDMA_CH1_CFGr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_STATr", CMIC_CMC1_CCMDMA_CH1_STATr },
    { "CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH2_CFGr", CMIC_CMC1_CCMDMA_CH2_CFGr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_STATr", CMIC_CMC1_CCMDMA_CH2_STATr },
    { "CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH3_CFGr", CMIC_CMC1_CCMDMA_CH3_CFGr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_STATr", CMIC_CMC1_CCMDMA_CH3_STATr },
    { "CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH0_CTRLr", CMIC_CMC1_PKTDMA_CH0_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_INTR_COALr", CMIC_CMC1_PKTDMA_CH0_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH0_STATr", CMIC_CMC1_PKTDMA_CH0_STATr },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH1_CTRLr", CMIC_CMC1_PKTDMA_CH1_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH1_INTR_COALr", CMIC_CMC1_PKTDMA_CH1_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH1_STATr", CMIC_CMC1_PKTDMA_CH1_STATr },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH2_CTRLr", CMIC_CMC1_PKTDMA_CH2_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH2_INTR_COALr", CMIC_CMC1_PKTDMA_CH2_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH2_STATr", CMIC_CMC1_PKTDMA_CH2_STATr },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH3_CTRLr", CMIC_CMC1_PKTDMA_CH3_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH3_INTR_COALr", CMIC_CMC1_PKTDMA_CH3_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH3_STATr", CMIC_CMC1_PKTDMA_CH3_STATr },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH4_CTRLr", CMIC_CMC1_PKTDMA_CH4_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH4_INTR_COALr", CMIC_CMC1_PKTDMA_CH4_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH4_STATr", CMIC_CMC1_PKTDMA_CH4_STATr },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH5_CTRLr", CMIC_CMC1_PKTDMA_CH5_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH5_INTR_COALr", CMIC_CMC1_PKTDMA_CH5_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH5_STATr", CMIC_CMC1_PKTDMA_CH5_STATr },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH6_CTRLr", CMIC_CMC1_PKTDMA_CH6_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH6_INTR_COALr", CMIC_CMC1_PKTDMA_CH6_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH6_STATr", CMIC_CMC1_PKTDMA_CH6_STATr },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH7_CTRLr", CMIC_CMC1_PKTDMA_CH7_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH7_INTR_COALr", CMIC_CMC1_PKTDMA_CH7_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH7_STATr", CMIC_CMC1_PKTDMA_CH7_STATr },
    { "CMIC_CMC1_SBUSDMA_CH0_CONTROLr", CMIC_CMC1_SBUSDMA_CH0_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH0_COUNTr", CMIC_CMC1_SBUSDMA_CH0_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH0_OPCODEr", CMIC_CMC1_SBUSDMA_CH0_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUESTr", CMIC_CMC1_SBUSDMA_CH0_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH0_STATUSr", CMIC_CMC1_SBUSDMA_CH0_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH0_TIMERr", CMIC_CMC1_SBUSDMA_CH0_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH1_CONTROLr", CMIC_CMC1_SBUSDMA_CH1_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH1_COUNTr", CMIC_CMC1_SBUSDMA_CH1_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH1_OPCODEr", CMIC_CMC1_SBUSDMA_CH1_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUESTr", CMIC_CMC1_SBUSDMA_CH1_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH1_STATUSr", CMIC_CMC1_SBUSDMA_CH1_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH1_TIMERr", CMIC_CMC1_SBUSDMA_CH1_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH2_CONTROLr", CMIC_CMC1_SBUSDMA_CH2_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH2_COUNTr", CMIC_CMC1_SBUSDMA_CH2_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH2_OPCODEr", CMIC_CMC1_SBUSDMA_CH2_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUESTr", CMIC_CMC1_SBUSDMA_CH2_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH2_STATUSr", CMIC_CMC1_SBUSDMA_CH2_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH2_TIMERr", CMIC_CMC1_SBUSDMA_CH2_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH3_CONTROLr", CMIC_CMC1_SBUSDMA_CH3_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH3_COUNTr", CMIC_CMC1_SBUSDMA_CH3_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH3_OPCODEr", CMIC_CMC1_SBUSDMA_CH3_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUESTr", CMIC_CMC1_SBUSDMA_CH3_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH3_STATUSr", CMIC_CMC1_SBUSDMA_CH3_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH3_TIMERr", CMIC_CMC1_SBUSDMA_CH3_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH4_CONTROLr", CMIC_CMC1_SBUSDMA_CH4_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH4_COUNTr", CMIC_CMC1_SBUSDMA_CH4_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH4_OPCODEr", CMIC_CMC1_SBUSDMA_CH4_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUESTr", CMIC_CMC1_SBUSDMA_CH4_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH4_STATUSr", CMIC_CMC1_SBUSDMA_CH4_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH4_TIMERr", CMIC_CMC1_SBUSDMA_CH4_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH5_CONTROLr", CMIC_CMC1_SBUSDMA_CH5_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH5_COUNTr", CMIC_CMC1_SBUSDMA_CH5_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH5_OPCODEr", CMIC_CMC1_SBUSDMA_CH5_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUESTr", CMIC_CMC1_SBUSDMA_CH5_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH5_STATUSr", CMIC_CMC1_SBUSDMA_CH5_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH5_TIMERr", CMIC_CMC1_SBUSDMA_CH5_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH6_CONTROLr", CMIC_CMC1_SBUSDMA_CH6_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH6_COUNTr", CMIC_CMC1_SBUSDMA_CH6_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH6_OPCODEr", CMIC_CMC1_SBUSDMA_CH6_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUESTr", CMIC_CMC1_SBUSDMA_CH6_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH6_STATUSr", CMIC_CMC1_SBUSDMA_CH6_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH6_TIMERr", CMIC_CMC1_SBUSDMA_CH6_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH7_CONTROLr", CMIC_CMC1_SBUSDMA_CH7_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH7_COUNTr", CMIC_CMC1_SBUSDMA_CH7_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH7_OPCODEr", CMIC_CMC1_SBUSDMA_CH7_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUESTr", CMIC_CMC1_SBUSDMA_CH7_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH7_STATUSr", CMIC_CMC1_SBUSDMA_CH7_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH7_TIMERr", CMIC_CMC1_SBUSDMA_CH7_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr", CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr", CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr },
    { "CMIC_CMC1_SHARED_AXI_PER_ID_STATr", CMIC_CMC1_SHARED_AXI_PER_ID_STATr },
    { "CMIC_CMC1_SHARED_AXI_STATr", CMIC_CMC1_SHARED_AXI_STATr },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr", CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr", CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr", CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr },
    { "CMIC_CMC1_SHARED_CONFIGr", CMIC_CMC1_SHARED_CONFIGr },
    { "CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC1_SHARED_IRQ_STAT0r", CMIC_CMC1_SHARED_IRQ_STAT0r },
    { "CMIC_CMC1_SHARED_IRQ_STAT1r", CMIC_CMC1_SHARED_IRQ_STAT1r },
    { "CMIC_CMC1_SHARED_IRQ_STAT_CLR0r", CMIC_CMC1_SHARED_IRQ_STAT_CLR0r },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr", CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr", CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr", CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr", CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr", CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r },
    { "CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr },
    { "CMIC_CMC1_SHARED_RXBUF_CONFIGr", CMIC_CMC1_SHARED_RXBUF_CONFIGr },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr", CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr", CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr", CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr", CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC1_SHARED_TXBUF_DEBUGr", CMIC_CMC1_SHARED_TXBUF_DEBUGr },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr", CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr", CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr", CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr", CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr },
    { "CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr", CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr },
    { "CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr", CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr", CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_CTRLr", CMIC_COMMON_POOL_SCHAN_CH0_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ERRr", CMIC_COMMON_POOL_SCHAN_CH0_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_CTRLr", CMIC_COMMON_POOL_SCHAN_CH1_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ERRr", CMIC_COMMON_POOL_SCHAN_CH1_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_CTRLr", CMIC_COMMON_POOL_SCHAN_CH2_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ERRr", CMIC_COMMON_POOL_SCHAN_CH2_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_CTRLr", CMIC_COMMON_POOL_SCHAN_CH3_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ERRr", CMIC_COMMON_POOL_SCHAN_CH3_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_CTRLr", CMIC_COMMON_POOL_SCHAN_CH4_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ERRr", CMIC_COMMON_POOL_SCHAN_CH4_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_CTRLr", CMIC_COMMON_POOL_SCHAN_CH5_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ERRr", CMIC_COMMON_POOL_SCHAN_CH5_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_CTRLr", CMIC_COMMON_POOL_SCHAN_CH6_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ERRr", CMIC_COMMON_POOL_SCHAN_CH6_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_CTRLr", CMIC_COMMON_POOL_SCHAN_CH7_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ERRr", CMIC_COMMON_POOL_SCHAN_CH7_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_CTRLr", CMIC_COMMON_POOL_SCHAN_CH8_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ERRr", CMIC_COMMON_POOL_SCHAN_CH8_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_CTRLr", CMIC_COMMON_POOL_SCHAN_CH9_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ERRr", CMIC_COMMON_POOL_SCHAN_CH9_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr", CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_COMMON_POOL_SHARED_CONFIGr", CMIC_COMMON_POOL_SHARED_CONFIGr },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r },
    { "CMIC_COMMON_POOL_SHARED_IRQ_STAT0r", CMIC_COMMON_POOL_SHARED_IRQ_STAT0r },
    { "CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr", CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLEr", CMIC_IPROC_TO_RCPU_IRQ_ENABLEr },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT0r", CMIC_IPROC_TO_RCPU_IRQ_STAT0r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT1r", CMIC_IPROC_TO_RCPU_IRQ_STAT1r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT2r", CMIC_IPROC_TO_RCPU_IRQ_STAT2r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT3r", CMIC_IPROC_TO_RCPU_IRQ_STAT3r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT4r", CMIC_IPROC_TO_RCPU_IRQ_STAT4r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT5r", CMIC_IPROC_TO_RCPU_IRQ_STAT5r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT6r", CMIC_IPROC_TO_RCPU_IRQ_STAT6r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT7r", CMIC_IPROC_TO_RCPU_IRQ_STAT7r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STATr", CMIC_IPROC_TO_RCPU_IRQ_STATr },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUSr", CMIC_RPE_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUSr", CMIC_RPE_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr", CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr },
    { "CMIC_RPE_AXI_AR_COUNT_TXr", CMIC_RPE_AXI_AR_COUNT_TXr },
    { "CMIC_RPE_AXI_STATr", CMIC_RPE_AXI_STATr },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUSr", CMIC_RPE_BIT_ECC_ERROR_STATUSr },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr", CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr },
    { "CMIC_RPE_COMPLETION_BUF_ECC_STATUSr", CMIC_RPE_COMPLETION_BUF_ECC_STATUSr },
    { "CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr", CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr },
    { "CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr },
    { "CMIC_RPE_COMPLETION_BUF_TM_CONTROLr", CMIC_RPE_COMPLETION_BUF_TM_CONTROLr },
    { "CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr },
    { "CMIC_RPE_INTR_PKT_PACING_DELAYr", CMIC_RPE_INTR_PKT_PACING_DELAYr },
    { "CMIC_RPE_IRQ_STATr", CMIC_RPE_IRQ_STATr },
    { "CMIC_RPE_IRQ_STAT_CLRr", CMIC_RPE_IRQ_STAT_CLRr },
    { "CMIC_RPE_PIO_MEMDMA_COSr", CMIC_RPE_PIO_MEMDMA_COSr },
    { "CMIC_RPE_PIO_MEMDMA_COS_0r", CMIC_RPE_PIO_MEMDMA_COS_0r },
    { "CMIC_RPE_PIO_MEMDMA_COS_1r", CMIC_RPE_PIO_MEMDMA_COS_1r },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr", CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr", CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr },
    { "CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr", CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr },
    { "CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_PKTDMA_COSr", CMIC_RPE_PKTDMA_COSr },
    { "CMIC_RPE_PKTDMA_COS_0r", CMIC_RPE_PKTDMA_COS_0r },
    { "CMIC_RPE_PKTDMA_COS_1r", CMIC_RPE_PKTDMA_COS_1r },
    { "CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_PKT_COS_QUEUES_HIr", CMIC_RPE_PKT_COS_QUEUES_HIr },
    { "CMIC_RPE_PKT_COS_QUEUES_LOr", CMIC_RPE_PKT_COS_QUEUES_LOr },
    { "CMIC_RPE_PKT_COUNT_FROMCPUr", CMIC_RPE_PKT_COUNT_FROMCPUr },
    { "CMIC_RPE_PKT_COUNT_FROMCPU_MHr", CMIC_RPE_PKT_COUNT_FROMCPU_MHr },
    { "CMIC_RPE_PKT_COUNT_INTRr", CMIC_RPE_PKT_COUNT_INTRr },
    { "CMIC_RPE_PKT_COUNT_MEMDMAr", CMIC_RPE_PKT_COUNT_MEMDMAr },
    { "CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr", CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr },
    { "CMIC_RPE_PKT_COUNT_PIOr", CMIC_RPE_PKT_COUNT_PIOr },
    { "CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr", CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr },
    { "CMIC_RPE_PKT_COUNT_PIO_REPLYr", CMIC_RPE_PKT_COUNT_PIO_REPLYr },
    { "CMIC_RPE_PKT_COUNT_RXPKTr", CMIC_RPE_PKT_COUNT_RXPKTr },
    { "CMIC_RPE_PKT_COUNT_RXPKT_ERRr", CMIC_RPE_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_RPE_PKT_COUNT_SBUSDMAr", CMIC_RPE_PKT_COUNT_SBUSDMAr },
    { "CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr", CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr },
    { "CMIC_RPE_PKT_COUNT_SCHANr", CMIC_RPE_PKT_COUNT_SCHANr },
    { "CMIC_RPE_PKT_COUNT_SCHAN_REPr", CMIC_RPE_PKT_COUNT_SCHAN_REPr },
    { "CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr", CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr },
    { "CMIC_RPE_PKT_COUNT_TOCPUDMr", CMIC_RPE_PKT_COUNT_TOCPUDMr },
    { "CMIC_RPE_PKT_COUNT_TOCPUDr", CMIC_RPE_PKT_COUNT_TOCPUDr },
    { "CMIC_RPE_PKT_COUNT_TOCPUEMr", CMIC_RPE_PKT_COUNT_TOCPUEMr },
    { "CMIC_RPE_PKT_COUNT_TOCPUEr", CMIC_RPE_PKT_COUNT_TOCPUEr },
    { "CMIC_RPE_PKT_COUNT_TXPKTr", CMIC_RPE_PKT_COUNT_TXPKTr },
    { "CMIC_RPE_PKT_COUNT_TXPKT_ERRr", CMIC_RPE_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_RPE_PKT_CTRLr", CMIC_RPE_PKT_CTRLr },
    { "CMIC_RPE_PKT_ETHER_SIGr", CMIC_RPE_PKT_ETHER_SIGr },
    { "CMIC_RPE_PKT_FIRST_DROP_REASONr", CMIC_RPE_PKT_FIRST_DROP_REASONr },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_0r", CMIC_RPE_PKT_FIRST_DROP_REASON_0r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_1r", CMIC_RPE_PKT_FIRST_DROP_REASON_1r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_2r", CMIC_RPE_PKT_FIRST_DROP_REASON_2r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_3r", CMIC_RPE_PKT_FIRST_DROP_REASON_3r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_4r", CMIC_RPE_PKT_FIRST_DROP_REASON_4r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_5r", CMIC_RPE_PKT_FIRST_DROP_REASON_5r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_6r", CMIC_RPE_PKT_FIRST_DROP_REASON_6r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_7r", CMIC_RPE_PKT_FIRST_DROP_REASON_7r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r },
    { "CMIC_RPE_PKT_LMAC0_HIr", CMIC_RPE_PKT_LMAC0_HIr },
    { "CMIC_RPE_PKT_LMAC0_LOr", CMIC_RPE_PKT_LMAC0_LOr },
    { "CMIC_RPE_PKT_LMAC1_HIr", CMIC_RPE_PKT_LMAC1_HIr },
    { "CMIC_RPE_PKT_LMAC1_LOr", CMIC_RPE_PKT_LMAC1_LOr },
    { "CMIC_RPE_PKT_LMAC_HIr", CMIC_RPE_PKT_LMAC_HIr },
    { "CMIC_RPE_PKT_LMAC_LOr", CMIC_RPE_PKT_LMAC_LOr },
    { "CMIC_RPE_PKT_PORTS_0r", CMIC_RPE_PKT_PORTS_0r },
    { "CMIC_RPE_PKT_PORTS_1r", CMIC_RPE_PKT_PORTS_1r },
    { "CMIC_RPE_PKT_PORTS_2r", CMIC_RPE_PKT_PORTS_2r },
    { "CMIC_RPE_PKT_PORTS_3r", CMIC_RPE_PKT_PORTS_3r },
    { "CMIC_RPE_PKT_PORTS_4r", CMIC_RPE_PKT_PORTS_4r },
    { "CMIC_RPE_PKT_PORTS_5r", CMIC_RPE_PKT_PORTS_5r },
    { "CMIC_RPE_PKT_PORTS_6r", CMIC_RPE_PKT_PORTS_6r },
    { "CMIC_RPE_PKT_PORTS_7r", CMIC_RPE_PKT_PORTS_7r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r },
    { "CMIC_RPE_PKT_REASON_0_TYPEr", CMIC_RPE_PKT_REASON_0_TYPEr },
    { "CMIC_RPE_PKT_REASON_1_TYPEr", CMIC_RPE_PKT_REASON_1_TYPEr },
    { "CMIC_RPE_PKT_REASON_2_TYPEr", CMIC_RPE_PKT_REASON_2_TYPEr },
    { "CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr", CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr },
    { "CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr", CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr },
    { "CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr", CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr },
    { "CMIC_RPE_PKT_REASON_MINI_0_TYPEr", CMIC_RPE_PKT_REASON_MINI_0_TYPEr },
    { "CMIC_RPE_PKT_REASON_MINI_1_TYPEr", CMIC_RPE_PKT_REASON_MINI_1_TYPEr },
    { "CMIC_RPE_PKT_REASON_MINI_2_TYPEr", CMIC_RPE_PKT_REASON_MINI_2_TYPEr },
    { "CMIC_RPE_PKT_RMACr", CMIC_RPE_PKT_RMACr },
    { "CMIC_RPE_PKT_RMAC_HIr", CMIC_RPE_PKT_RMAC_HIr },
    { "CMIC_RPE_PKT_RMH0r", CMIC_RPE_PKT_RMH0r },
    { "CMIC_RPE_PKT_RMH1r", CMIC_RPE_PKT_RMH1r },
    { "CMIC_RPE_PKT_RMH2r", CMIC_RPE_PKT_RMH2r },
    { "CMIC_RPE_PKT_RMH3r", CMIC_RPE_PKT_RMH3r },
    { "CMIC_RPE_PKT_RMHr", CMIC_RPE_PKT_RMHr },
    { "CMIC_RPE_PKT_VLANr", CMIC_RPE_PKT_VLANr },
    { "CMIC_RPE_SCHAN_SBUSDMA_COSr", CMIC_RPE_SCHAN_SBUSDMA_COSr },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_0r", CMIC_RPE_SCHAN_SBUSDMA_COS_0r },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_1r", CMIC_RPE_SCHAN_SBUSDMA_COS_1r },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr", CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr },
    { "CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr },
    { "CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr },
    { "CMIC_RPE_SHARED_RXBUF_CONFIGr", CMIC_RPE_SHARED_RXBUF_CONFIGr },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr", CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUSr", CMIC_RPE_SHARED_RXBUF_ECC_STATUSr },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr", CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr },
    { "CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_SHARED_RXBUF_TM_CONTROLr", CMIC_RPE_SHARED_RXBUF_TM_CONTROLr },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_RPE_SHARED_TXBUF_DEBUGr", CMIC_RPE_SHARED_TXBUF_DEBUGr },
    { "CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr", CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUSr", CMIC_RPE_SHARED_TXBUF_ECC_STATUSr },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr", CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr },
    { "CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr", CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr },
    { "CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr", CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr },
    { "CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr },
    { "CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr", CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_TM_CONTROLr", CMIC_RPE_SHARED_TXBUF_TM_CONTROLr },
    { "CMIC_TOP_CONFIGr", CMIC_TOP_CONFIGr },
    { "CMIC_TOP_EPINTF_BUF_DEPTHr", CMIC_TOP_EPINTF_BUF_DEPTHr },
    { "CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr", CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr },
    { "CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr", CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr },
    { "CMIC_TOP_EP_TO_CPU_HEADER_SIZEr", CMIC_TOP_EP_TO_CPU_HEADER_SIZEr },
    { "CMIC_TOP_IPINTF_BUF_DEPTHr", CMIC_TOP_IPINTF_BUF_DEPTHr },
    { "CMIC_TOP_IPINTF_INTERFACE_CREDITSr", CMIC_TOP_IPINTF_INTERFACE_CREDITSr },
    { "CMIC_TOP_IPINTF_WRR_ARB_CTRLr", CMIC_TOP_IPINTF_WRR_ARB_CTRLr },
    { "CMIC_TOP_PKT_COUNT_RXPKTr", CMIC_TOP_PKT_COUNT_RXPKTr },
    { "CMIC_TOP_PKT_COUNT_RXPKT_DROPr", CMIC_TOP_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_TOP_PKT_COUNT_RXPKT_ERRr", CMIC_TOP_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_TOP_PKT_COUNT_TXPKTr", CMIC_TOP_PKT_COUNT_TXPKTr },
    { "CMIC_TOP_PKT_COUNT_TXPKT_ERRr", CMIC_TOP_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_TOP_RESERVEDr", CMIC_TOP_RESERVEDr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr", CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr", CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r", CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr", CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r", CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r },
    { "CMIC_TOP_SBUS_RING_MAPr", CMIC_TOP_SBUS_RING_MAPr },
    { "CMIC_TOP_SBUS_RING_MAP_0_7r", CMIC_TOP_SBUS_RING_MAP_0_7r },
    { "CMIC_TOP_SBUS_RING_MAP_104_111r", CMIC_TOP_SBUS_RING_MAP_104_111r },
    { "CMIC_TOP_SBUS_RING_MAP_112_119r", CMIC_TOP_SBUS_RING_MAP_112_119r },
    { "CMIC_TOP_SBUS_RING_MAP_120_127r", CMIC_TOP_SBUS_RING_MAP_120_127r },
    { "CMIC_TOP_SBUS_RING_MAP_16_23r", CMIC_TOP_SBUS_RING_MAP_16_23r },
    { "CMIC_TOP_SBUS_RING_MAP_24_31r", CMIC_TOP_SBUS_RING_MAP_24_31r },
    { "CMIC_TOP_SBUS_RING_MAP_32_39r", CMIC_TOP_SBUS_RING_MAP_32_39r },
    { "CMIC_TOP_SBUS_RING_MAP_40_47r", CMIC_TOP_SBUS_RING_MAP_40_47r },
    { "CMIC_TOP_SBUS_RING_MAP_48_55r", CMIC_TOP_SBUS_RING_MAP_48_55r },
    { "CMIC_TOP_SBUS_RING_MAP_56_63r", CMIC_TOP_SBUS_RING_MAP_56_63r },
    { "CMIC_TOP_SBUS_RING_MAP_64_71r", CMIC_TOP_SBUS_RING_MAP_64_71r },
    { "CMIC_TOP_SBUS_RING_MAP_72_79r", CMIC_TOP_SBUS_RING_MAP_72_79r },
    { "CMIC_TOP_SBUS_RING_MAP_80_87r", CMIC_TOP_SBUS_RING_MAP_80_87r },
    { "CMIC_TOP_SBUS_RING_MAP_88_95r", CMIC_TOP_SBUS_RING_MAP_88_95r },
    { "CMIC_TOP_SBUS_RING_MAP_8_15r", CMIC_TOP_SBUS_RING_MAP_8_15r },
    { "CMIC_TOP_SBUS_RING_MAP_96_103r", CMIC_TOP_SBUS_RING_MAP_96_103r },
    { "CMIC_TOP_SBUS_TIMEOUTr", CMIC_TOP_SBUS_TIMEOUTr },
    { "CMIC_TOP_STATISTICS_COUNTER_CONTROLr", CMIC_TOP_STATISTICS_COUNTER_CONTROLr },
    { "CMIC_TOP_STATISTICS_COUNTER_STATUSr", CMIC_TOP_STATISTICS_COUNTER_STATUSr },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr", CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr", CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr },
    { "CMIC_TOP_STATISTICS_EP_PKT_COUNTr", CMIC_TOP_STATISTICS_EP_PKT_COUNTr },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr", CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr", CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr },
    { "CMIC_TOP_STATISTICS_IP_PKT_COUNTr", CMIC_TOP_STATISTICS_IP_PKT_COUNTr },
    { "CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr", CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr },
    { "CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr", CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr },
    { "COMP_V4_KEY", COMP_V4_KEY },
    { "COMP_V4_V6_ASSOC_DATA_FULL", COMP_V4_V6_ASSOC_DATA_FULL },
    { "COMP_V4_V6_ASSOC_DATA_REDUCED", COMP_V4_V6_ASSOC_DATA_REDUCED },
    { "COMP_V6_KEY", COMP_V6_KEY },
    { "CRU_CONTROLr", CRU_CONTROLr },
    { "DMU_CRU_RESETr", DMU_CRU_RESETr },
    { "DMU_PCU_CHIP_PLL_LOCK_CONTROLr", DMU_PCU_CHIP_PLL_LOCK_CONTROLr },
    { "DMU_PCU_CHIP_PLL_LOCK_STATUSr", DMU_PCU_CHIP_PLL_LOCK_STATUSr },
    { "DMU_PCU_IPROC_CONTROLr", DMU_PCU_IPROC_CONTROLr },
    { "DMU_PCU_IPROC_RESET_REASONr", DMU_PCU_IPROC_RESET_REASONr },
    { "DMU_PCU_IPROC_STATUSr", DMU_PCU_IPROC_STATUSr },
    { "DMU_PCU_IPROC_STRAPS_CAPTUREDr", DMU_PCU_IPROC_STRAPS_CAPTUREDr },
    { "DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr", DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr },
    { "DMU_PCU_OTP_CONFIGr", DMU_PCU_OTP_CONFIGr },
    { "DMU_PCU_OTP_CONFIG_0r", DMU_PCU_OTP_CONFIG_0r },
    { "DMU_PCU_OTP_CONFIG_10r", DMU_PCU_OTP_CONFIG_10r },
    { "DMU_PCU_OTP_CONFIG_11r", DMU_PCU_OTP_CONFIG_11r },
    { "DMU_PCU_OTP_CONFIG_12r", DMU_PCU_OTP_CONFIG_12r },
    { "DMU_PCU_OTP_CONFIG_13r", DMU_PCU_OTP_CONFIG_13r },
    { "DMU_PCU_OTP_CONFIG_14r", DMU_PCU_OTP_CONFIG_14r },
    { "DMU_PCU_OTP_CONFIG_15r", DMU_PCU_OTP_CONFIG_15r },
    { "DMU_PCU_OTP_CONFIG_16r", DMU_PCU_OTP_CONFIG_16r },
    { "DMU_PCU_OTP_CONFIG_17r", DMU_PCU_OTP_CONFIG_17r },
    { "DMU_PCU_OTP_CONFIG_18r", DMU_PCU_OTP_CONFIG_18r },
    { "DMU_PCU_OTP_CONFIG_19r", DMU_PCU_OTP_CONFIG_19r },
    { "DMU_PCU_OTP_CONFIG_1r", DMU_PCU_OTP_CONFIG_1r },
    { "DMU_PCU_OTP_CONFIG_20r", DMU_PCU_OTP_CONFIG_20r },
    { "DMU_PCU_OTP_CONFIG_21r", DMU_PCU_OTP_CONFIG_21r },
    { "DMU_PCU_OTP_CONFIG_22r", DMU_PCU_OTP_CONFIG_22r },
    { "DMU_PCU_OTP_CONFIG_23r", DMU_PCU_OTP_CONFIG_23r },
    { "DMU_PCU_OTP_CONFIG_24r", DMU_PCU_OTP_CONFIG_24r },
    { "DMU_PCU_OTP_CONFIG_25r", DMU_PCU_OTP_CONFIG_25r },
    { "DMU_PCU_OTP_CONFIG_26r", DMU_PCU_OTP_CONFIG_26r },
    { "DMU_PCU_OTP_CONFIG_27r", DMU_PCU_OTP_CONFIG_27r },
    { "DMU_PCU_OTP_CONFIG_28r", DMU_PCU_OTP_CONFIG_28r },
    { "DMU_PCU_OTP_CONFIG_29r", DMU_PCU_OTP_CONFIG_29r },
    { "DMU_PCU_OTP_CONFIG_2r", DMU_PCU_OTP_CONFIG_2r },
    { "DMU_PCU_OTP_CONFIG_30r", DMU_PCU_OTP_CONFIG_30r },
    { "DMU_PCU_OTP_CONFIG_31r", DMU_PCU_OTP_CONFIG_31r },
    { "DMU_PCU_OTP_CONFIG_3r", DMU_PCU_OTP_CONFIG_3r },
    { "DMU_PCU_OTP_CONFIG_4r", DMU_PCU_OTP_CONFIG_4r },
    { "DMU_PCU_OTP_CONFIG_5r", DMU_PCU_OTP_CONFIG_5r },
    { "DMU_PCU_OTP_CONFIG_6r", DMU_PCU_OTP_CONFIG_6r },
    { "DMU_PCU_OTP_CONFIG_7r", DMU_PCU_OTP_CONFIG_7r },
    { "DMU_PCU_OTP_CONFIG_8r", DMU_PCU_OTP_CONFIG_8r },
    { "DMU_PCU_OTP_CONFIG_9r", DMU_PCU_OTP_CONFIG_9r },
    { "GPIO_AUX_SELr", GPIO_AUX_SELr },
    { "GPIO_DATA_INr", GPIO_DATA_INr },
    { "GPIO_DATA_OUTr", GPIO_DATA_OUTr },
    { "GPIO_INIT_VALr", GPIO_INIT_VALr },
    { "GPIO_INT_CLRr", GPIO_INT_CLRr },
    { "GPIO_INT_DEr", GPIO_INT_DEr },
    { "GPIO_INT_EDGEr", GPIO_INT_EDGEr },
    { "GPIO_INT_MSKr", GPIO_INT_MSKr },
    { "GPIO_INT_MSTATr", GPIO_INT_MSTATr },
    { "GPIO_INT_STATr", GPIO_INT_STATr },
    { "GPIO_INT_TYPEr", GPIO_INT_TYPEr },
    { "GPIO_OUT_ENr", GPIO_OUT_ENr },
    { "GPIO_PAD_RESr", GPIO_PAD_RESr },
    { "GPIO_PRB_ENABLEr", GPIO_PRB_ENABLEr },
    { "GPIO_PRB_OEr", GPIO_PRB_OEr },
    { "GPIO_RES_ENr", GPIO_RES_ENr },
    { "GPIO_TEST_ENABLEr", GPIO_TEST_ENABLEr },
    { "GPIO_TEST_INPUTr", GPIO_TEST_INPUTr },
    { "GPIO_TEST_OUTPUTr", GPIO_TEST_OUTPUTr },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG0r", ICFG_CHIP_LP_INTR_ENABLE_REG0r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG1r", ICFG_CHIP_LP_INTR_ENABLE_REG1r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG2r", ICFG_CHIP_LP_INTR_ENABLE_REG2r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG3r", ICFG_CHIP_LP_INTR_ENABLE_REG3r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REGr", ICFG_CHIP_LP_INTR_ENABLE_REGr },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REGr", ICFG_CHIP_LP_INTR_RAW_STATUS_REGr },
    { "ICFG_CHIP_LP_INTR_STATUS_REG0r", ICFG_CHIP_LP_INTR_STATUS_REG0r },
    { "ICFG_CHIP_LP_INTR_STATUS_REG1r", ICFG_CHIP_LP_INTR_STATUS_REG1r },
    { "ICFG_CHIP_LP_INTR_STATUS_REG2r", ICFG_CHIP_LP_INTR_STATUS_REG2r },
    { "ICFG_CHIP_LP_INTR_STATUS_REG3r", ICFG_CHIP_LP_INTR_STATUS_REG3r },
    { "ICFG_CHIP_LP_INTR_STATUS_REGr", ICFG_CHIP_LP_INTR_STATUS_REGr },
    { "ICFG_CMIC_RCPU_SW_PROG_INTRr", ICFG_CMIC_RCPU_SW_PROG_INTRr },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr", ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_SETr", ICFG_CMIC_RCPU_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_SW_PROG_INTRr", ICFG_CORTEXM0_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_SW_PROG_INTR_SETr", ICFG_CORTEXM0_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTRr", ICFG_CORTEXM0_U0_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTRr", ICFG_CORTEXM0_U1_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTRr", ICFG_CORTEXM0_U2_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTRr", ICFG_CORTEXM0_U3_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr },
    { "ICFG_MHOST0_STRAPSr", ICFG_MHOST0_STRAPSr },
    { "ICFG_MHOST1_STRAPSr", ICFG_MHOST1_STRAPSr },
    { "ICFG_PCIE_0_STRAPSr", ICFG_PCIE_0_STRAPSr },
    { "ICFG_PCIE_SW_PROG_INTRr", ICFG_PCIE_SW_PROG_INTRr },
    { "ICFG_PCIE_SW_PROG_INTR_CLRr", ICFG_PCIE_SW_PROG_INTR_CLRr },
    { "ICFG_PCIE_SW_PROG_INTR_SETr", ICFG_PCIE_SW_PROG_INTR_SETr },
    { "ICFG_ROM_STRAPSr", ICFG_ROM_STRAPSr },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTRr", ICFG_RTS0_MHOST0_SW_PROG_INTRr },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr", ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr", ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTRr", ICFG_RTS0_MHOST1_SW_PROG_INTRr },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr", ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr", ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTRr", ICFG_RTS1_MHOST0_SW_PROG_INTRr },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr", ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr", ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTRr", ICFG_RTS1_MHOST1_SW_PROG_INTRr },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr", ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr", ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr },
    { "INTC_INTR_ENABLE_REG0r", INTC_INTR_ENABLE_REG0r },
    { "INTC_INTR_ENABLE_REG1r", INTC_INTR_ENABLE_REG1r },
    { "INTC_INTR_ENABLE_REG2r", INTC_INTR_ENABLE_REG2r },
    { "INTC_INTR_ENABLE_REG3r", INTC_INTR_ENABLE_REG3r },
    { "INTC_INTR_ENABLE_REG4r", INTC_INTR_ENABLE_REG4r },
    { "INTC_INTR_ENABLE_REG5r", INTC_INTR_ENABLE_REG5r },
    { "INTC_INTR_ENABLE_REG6r", INTC_INTR_ENABLE_REG6r },
    { "INTC_INTR_ENABLE_REG7r", INTC_INTR_ENABLE_REG7r },
    { "INTC_INTR_ENABLE_REGr", INTC_INTR_ENABLE_REGr },
    { "INTC_INTR_RAW_STATUS_REG0r", INTC_INTR_RAW_STATUS_REG0r },
    { "INTC_INTR_RAW_STATUS_REG1r", INTC_INTR_RAW_STATUS_REG1r },
    { "INTC_INTR_RAW_STATUS_REG2r", INTC_INTR_RAW_STATUS_REG2r },
    { "INTC_INTR_RAW_STATUS_REG3r", INTC_INTR_RAW_STATUS_REG3r },
    { "INTC_INTR_RAW_STATUS_REG4r", INTC_INTR_RAW_STATUS_REG4r },
    { "INTC_INTR_RAW_STATUS_REG5r", INTC_INTR_RAW_STATUS_REG5r },
    { "INTC_INTR_RAW_STATUS_REG6r", INTC_INTR_RAW_STATUS_REG6r },
    { "INTC_INTR_RAW_STATUS_REG7r", INTC_INTR_RAW_STATUS_REG7r },
    { "INTC_INTR_RAW_STATUS_REGr", INTC_INTR_RAW_STATUS_REGr },
    { "INTC_INTR_STATUS_REG0r", INTC_INTR_STATUS_REG0r },
    { "INTC_INTR_STATUS_REG1r", INTC_INTR_STATUS_REG1r },
    { "INTC_INTR_STATUS_REG2r", INTC_INTR_STATUS_REG2r },
    { "INTC_INTR_STATUS_REG3r", INTC_INTR_STATUS_REG3r },
    { "INTC_INTR_STATUS_REG4r", INTC_INTR_STATUS_REG4r },
    { "INTC_INTR_STATUS_REG5r", INTC_INTR_STATUS_REG5r },
    { "INTC_INTR_STATUS_REG6r", INTC_INTR_STATUS_REG6r },
    { "INTC_INTR_STATUS_REG7r", INTC_INTR_STATUS_REG7r },
    { "INTC_INTR_STATUS_REGr", INTC_INTR_STATUS_REGr },
    { "L3MC_V4_KEY", L3MC_V4_KEY },
    { "L3MC_V4_V6_ASSOC_DATA_FULL", L3MC_V4_V6_ASSOC_DATA_FULL },
    { "L3MC_V6_KEY", L3MC_V6_KEY },
    { "L3_DEFIP_ALPM_PIVOT_FMT1", L3_DEFIP_ALPM_PIVOT_FMT1 },
    { "L3_DEFIP_ALPM_PIVOT_FMT10", L3_DEFIP_ALPM_PIVOT_FMT10 },
    { "L3_DEFIP_ALPM_PIVOT_FMT10_FULL", L3_DEFIP_ALPM_PIVOT_FMT10_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT1_FULL", L3_DEFIP_ALPM_PIVOT_FMT1_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT2", L3_DEFIP_ALPM_PIVOT_FMT2 },
    { "L3_DEFIP_ALPM_PIVOT_FMT2_FULL", L3_DEFIP_ALPM_PIVOT_FMT2_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT3", L3_DEFIP_ALPM_PIVOT_FMT3 },
    { "L3_DEFIP_ALPM_PIVOT_FMT3_FULL", L3_DEFIP_ALPM_PIVOT_FMT3_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT4", L3_DEFIP_ALPM_PIVOT_FMT4 },
    { "L3_DEFIP_ALPM_PIVOT_FMT4_FULL", L3_DEFIP_ALPM_PIVOT_FMT4_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT5", L3_DEFIP_ALPM_PIVOT_FMT5 },
    { "L3_DEFIP_ALPM_PIVOT_FMT5_FULL", L3_DEFIP_ALPM_PIVOT_FMT5_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT6", L3_DEFIP_ALPM_PIVOT_FMT6 },
    { "L3_DEFIP_ALPM_PIVOT_FMT6_FULL", L3_DEFIP_ALPM_PIVOT_FMT6_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT7", L3_DEFIP_ALPM_PIVOT_FMT7 },
    { "L3_DEFIP_ALPM_PIVOT_FMT7_FULL", L3_DEFIP_ALPM_PIVOT_FMT7_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT8", L3_DEFIP_ALPM_PIVOT_FMT8 },
    { "L3_DEFIP_ALPM_PIVOT_FMT8_FULL", L3_DEFIP_ALPM_PIVOT_FMT8_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT9", L3_DEFIP_ALPM_PIVOT_FMT9 },
    { "L3_DEFIP_ALPM_PIVOT_FMT9_FULL", L3_DEFIP_ALPM_PIVOT_FMT9_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT1", L3_DEFIP_ALPM_ROUTE_FMT1 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10", L3_DEFIP_ALPM_ROUTE_FMT10 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10_FULL", L3_DEFIP_ALPM_ROUTE_FMT10_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT11", L3_DEFIP_ALPM_ROUTE_FMT11 },
    { "L3_DEFIP_ALPM_ROUTE_FMT11_FULL", L3_DEFIP_ALPM_ROUTE_FMT11_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT12", L3_DEFIP_ALPM_ROUTE_FMT12 },
    { "L3_DEFIP_ALPM_ROUTE_FMT12_FULL", L3_DEFIP_ALPM_ROUTE_FMT12_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT13", L3_DEFIP_ALPM_ROUTE_FMT13 },
    { "L3_DEFIP_ALPM_ROUTE_FMT13_FULL", L3_DEFIP_ALPM_ROUTE_FMT13_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT14", L3_DEFIP_ALPM_ROUTE_FMT14 },
    { "L3_DEFIP_ALPM_ROUTE_FMT14_FULL", L3_DEFIP_ALPM_ROUTE_FMT14_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT15", L3_DEFIP_ALPM_ROUTE_FMT15 },
    { "L3_DEFIP_ALPM_ROUTE_FMT15_FULL", L3_DEFIP_ALPM_ROUTE_FMT15_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT1_FULL", L3_DEFIP_ALPM_ROUTE_FMT1_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT2", L3_DEFIP_ALPM_ROUTE_FMT2 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2_FULL", L3_DEFIP_ALPM_ROUTE_FMT2_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT3", L3_DEFIP_ALPM_ROUTE_FMT3 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3_FULL", L3_DEFIP_ALPM_ROUTE_FMT3_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT4", L3_DEFIP_ALPM_ROUTE_FMT4 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4_FULL", L3_DEFIP_ALPM_ROUTE_FMT4_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT5", L3_DEFIP_ALPM_ROUTE_FMT5 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5_FULL", L3_DEFIP_ALPM_ROUTE_FMT5_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT6", L3_DEFIP_ALPM_ROUTE_FMT6 },
    { "L3_DEFIP_ALPM_ROUTE_FMT6_FULL", L3_DEFIP_ALPM_ROUTE_FMT6_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT7", L3_DEFIP_ALPM_ROUTE_FMT7 },
    { "L3_DEFIP_ALPM_ROUTE_FMT7_FULL", L3_DEFIP_ALPM_ROUTE_FMT7_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT8", L3_DEFIP_ALPM_ROUTE_FMT8 },
    { "L3_DEFIP_ALPM_ROUTE_FMT8_FULL", L3_DEFIP_ALPM_ROUTE_FMT8_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT9", L3_DEFIP_ALPM_ROUTE_FMT9 },
    { "L3_DEFIP_ALPM_ROUTE_FMT9_FULL", L3_DEFIP_ALPM_ROUTE_FMT9_FULL },
    { "L3_DEFIP_TCAM_KEY_FMT0", L3_DEFIP_TCAM_KEY_FMT0 },
    { "L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEY", L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEY },
    { "L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEY", L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEY },
    { "L3_DEFIP_TCAM_KEY_FMT0_FULL", L3_DEFIP_TCAM_KEY_FMT0_FULL },
    { "L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEY", L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEY },
    { "L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEY", L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEY },
    { "L3_DEFIP_TCAM_KEY_FMT1", L3_DEFIP_TCAM_KEY_FMT1 },
    { "L3_DEFIP_TCAM_KEY_FMT1_FULL", L3_DEFIP_TCAM_KEY_FMT1_FULL },
    { "L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEY", L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEY },
    { "L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEY", L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEY },
    { "L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEY", L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEY },
    { "L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEY", L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEY },
    { "L3_TUNNEL_TCAM_ASSOC_DATA", L3_TUNNEL_TCAM_ASSOC_DATA },
    { "LPM_V4_KEY", LPM_V4_KEY },
    { "LPM_V4_V6_ASSOC_DATA_FULL", LPM_V4_V6_ASSOC_DATA_FULL },
    { "LPM_V4_V6_ASSOC_DATA_REDUCED", LPM_V4_V6_ASSOC_DATA_REDUCED },
    { "LPM_V6_KEY", LPM_V6_KEY },
    { "MIB_MEMORY_ROW0", MIB_MEMORY_ROW0 },
    { "MIB_MEMORY_ROW1", MIB_MEMORY_ROW1 },
    { "MIB_MEMORY_ROW10", MIB_MEMORY_ROW10 },
    { "MIB_MEMORY_ROW11", MIB_MEMORY_ROW11 },
    { "MIB_MEMORY_ROW12", MIB_MEMORY_ROW12 },
    { "MIB_MEMORY_ROW13", MIB_MEMORY_ROW13 },
    { "MIB_MEMORY_ROW14", MIB_MEMORY_ROW14 },
    { "MIB_MEMORY_ROW15", MIB_MEMORY_ROW15 },
    { "MIB_MEMORY_ROW2", MIB_MEMORY_ROW2 },
    { "MIB_MEMORY_ROW3", MIB_MEMORY_ROW3 },
    { "MIB_MEMORY_ROW4", MIB_MEMORY_ROW4 },
    { "MIB_MEMORY_ROW5", MIB_MEMORY_ROW5 },
    { "MIB_MEMORY_ROW6", MIB_MEMORY_ROW6 },
    { "MIB_MEMORY_ROW7", MIB_MEMORY_ROW7 },
    { "MIB_MEMORY_ROW8", MIB_MEMORY_ROW8 },
    { "MIB_MEMORY_ROW9", MIB_MEMORY_ROW9 },
    { "MIIM_CH0_ADDRESSr", MIIM_CH0_ADDRESSr },
    { "MIIM_CH0_CONTROLr", MIIM_CH0_CONTROLr },
    { "MIIM_CH0_PARAMSr", MIIM_CH0_PARAMSr },
    { "MIIM_CH0_STATUSr", MIIM_CH0_STATUSr },
    { "MIIM_CH1_ADDRESSr", MIIM_CH1_ADDRESSr },
    { "MIIM_CH1_CONTROLr", MIIM_CH1_CONTROLr },
    { "MIIM_CH1_PARAMSr", MIIM_CH1_PARAMSr },
    { "MIIM_CH1_STATUSr", MIIM_CH1_STATUSr },
    { "MIIM_CH2_ADDRESSr", MIIM_CH2_ADDRESSr },
    { "MIIM_CH2_CONTROLr", MIIM_CH2_CONTROLr },
    { "MIIM_CH2_PARAMSr", MIIM_CH2_PARAMSr },
    { "MIIM_CH2_STATUSr", MIIM_CH2_STATUSr },
    { "MIIM_CH3_ADDRESSr", MIIM_CH3_ADDRESSr },
    { "MIIM_CH3_CONTROLr", MIIM_CH3_CONTROLr },
    { "MIIM_CH3_PARAMSr", MIIM_CH3_PARAMSr },
    { "MIIM_CH3_STATUSr", MIIM_CH3_STATUSr },
    { "MIIM_CH_ADDRESSr", MIIM_CH_ADDRESSr },
    { "MIIM_CH_CONTROLr", MIIM_CH_CONTROLr },
    { "MIIM_CH_PARAMSr", MIIM_CH_PARAMSr },
    { "MIIM_CH_STATUSr", MIIM_CH_STATUSr },
    { "MIIM_COMMON_CONTROLr", MIIM_COMMON_CONTROLr },
    { "MIIM_DMA_CH0_CONFIGr", MIIM_DMA_CH0_CONFIGr },
    { "MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr", MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr", MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr", MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr", MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr },
    { "MIIM_DMA_CH0_DST_HOST_ADDRESSr", MIIM_DMA_CH0_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_SRC_HOST_ADDRESSr", MIIM_DMA_CH0_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_STATUSr", MIIM_DMA_CH0_STATUSr },
    { "MIIM_DMA_CH1_CONFIGr", MIIM_DMA_CH1_CONFIGr },
    { "MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr", MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr", MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr", MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr", MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr },
    { "MIIM_DMA_CH1_DST_HOST_ADDRESSr", MIIM_DMA_CH1_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_SRC_HOST_ADDRESSr", MIIM_DMA_CH1_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_STATUSr", MIIM_DMA_CH1_STATUSr },
    { "MIIM_DMA_CH_CONFIGr", MIIM_DMA_CH_CONFIGr },
    { "MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr", MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr", MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr", MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr", MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr },
    { "MIIM_DMA_CH_DST_HOST_ADDRESSr", MIIM_DMA_CH_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH_SRC_HOST_ADDRESSr", MIIM_DMA_CH_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH_STATUSr", MIIM_DMA_CH_STATUSr },
    { "MIIM_IF0_IO_CHAR_REG1r", MIIM_IF0_IO_CHAR_REG1r },
    { "MIIM_IF0_IO_CHAR_REG2r", MIIM_IF0_IO_CHAR_REG2r },
    { "MIIM_IF0_IO_CHAR_REG3r", MIIM_IF0_IO_CHAR_REG3r },
    { "MIIM_IF10_IO_CHAR_REG1r", MIIM_IF10_IO_CHAR_REG1r },
    { "MIIM_IF10_IO_CHAR_REG2r", MIIM_IF10_IO_CHAR_REG2r },
    { "MIIM_IF10_IO_CHAR_REG3r", MIIM_IF10_IO_CHAR_REG3r },
    { "MIIM_IF11_IO_CHAR_REG1r", MIIM_IF11_IO_CHAR_REG1r },
    { "MIIM_IF11_IO_CHAR_REG2r", MIIM_IF11_IO_CHAR_REG2r },
    { "MIIM_IF11_IO_CHAR_REG3r", MIIM_IF11_IO_CHAR_REG3r },
    { "MIIM_IF1_IO_CHAR_REG1r", MIIM_IF1_IO_CHAR_REG1r },
    { "MIIM_IF1_IO_CHAR_REG2r", MIIM_IF1_IO_CHAR_REG2r },
    { "MIIM_IF1_IO_CHAR_REG3r", MIIM_IF1_IO_CHAR_REG3r },
    { "MIIM_IF2_IO_CHAR_REG1r", MIIM_IF2_IO_CHAR_REG1r },
    { "MIIM_IF2_IO_CHAR_REG2r", MIIM_IF2_IO_CHAR_REG2r },
    { "MIIM_IF2_IO_CHAR_REG3r", MIIM_IF2_IO_CHAR_REG3r },
    { "MIIM_IF3_IO_CHAR_REG1r", MIIM_IF3_IO_CHAR_REG1r },
    { "MIIM_IF3_IO_CHAR_REG2r", MIIM_IF3_IO_CHAR_REG2r },
    { "MIIM_IF3_IO_CHAR_REG3r", MIIM_IF3_IO_CHAR_REG3r },
    { "MIIM_IF4_IO_CHAR_REG1r", MIIM_IF4_IO_CHAR_REG1r },
    { "MIIM_IF4_IO_CHAR_REG2r", MIIM_IF4_IO_CHAR_REG2r },
    { "MIIM_IF4_IO_CHAR_REG3r", MIIM_IF4_IO_CHAR_REG3r },
    { "MIIM_IF5_IO_CHAR_REG1r", MIIM_IF5_IO_CHAR_REG1r },
    { "MIIM_IF5_IO_CHAR_REG2r", MIIM_IF5_IO_CHAR_REG2r },
    { "MIIM_IF5_IO_CHAR_REG3r", MIIM_IF5_IO_CHAR_REG3r },
    { "MIIM_IF6_IO_CHAR_REG1r", MIIM_IF6_IO_CHAR_REG1r },
    { "MIIM_IF6_IO_CHAR_REG2r", MIIM_IF6_IO_CHAR_REG2r },
    { "MIIM_IF6_IO_CHAR_REG3r", MIIM_IF6_IO_CHAR_REG3r },
    { "MIIM_IF7_IO_CHAR_REG1r", MIIM_IF7_IO_CHAR_REG1r },
    { "MIIM_IF7_IO_CHAR_REG2r", MIIM_IF7_IO_CHAR_REG2r },
    { "MIIM_IF7_IO_CHAR_REG3r", MIIM_IF7_IO_CHAR_REG3r },
    { "MIIM_IF8_IO_CHAR_REG1r", MIIM_IF8_IO_CHAR_REG1r },
    { "MIIM_IF8_IO_CHAR_REG2r", MIIM_IF8_IO_CHAR_REG2r },
    { "MIIM_IF8_IO_CHAR_REG3r", MIIM_IF8_IO_CHAR_REG3r },
    { "MIIM_IF9_IO_CHAR_REG1r", MIIM_IF9_IO_CHAR_REG1r },
    { "MIIM_IF9_IO_CHAR_REG2r", MIIM_IF9_IO_CHAR_REG2r },
    { "MIIM_IF9_IO_CHAR_REG3r", MIIM_IF9_IO_CHAR_REG3r },
    { "MIIM_INTERRUPT_ENABLEr", MIIM_INTERRUPT_ENABLEr },
    { "MIIM_INTERRUPT_STATUSr", MIIM_INTERRUPT_STATUSr },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr", MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr", MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr },
    { "MIIM_INT_PHY_LINK_MASK_STATUSr", MIIM_INT_PHY_LINK_MASK_STATUSr },
    { "MIIM_INT_PHY_LINK_RAW_STATUSr", MIIM_INT_PHY_LINK_RAW_STATUSr },
    { "MIIM_INT_PHY_LINK_STATUSr", MIIM_INT_PHY_LINK_STATUSr },
    { "MIIM_LINK_SCAN_STATUSr", MIIM_LINK_SCAN_STATUSr },
    { "MIIM_RING0_CONTROLr", MIIM_RING0_CONTROLr },
    { "MIIM_RING10_CONTROLr", MIIM_RING10_CONTROLr },
    { "MIIM_RING11_CONTROLr", MIIM_RING11_CONTROLr },
    { "MIIM_RING1_CONTROLr", MIIM_RING1_CONTROLr },
    { "MIIM_RING2_CONTROLr", MIIM_RING2_CONTROLr },
    { "MIIM_RING3_CONTROLr", MIIM_RING3_CONTROLr },
    { "MIIM_RING4_CONTROLr", MIIM_RING4_CONTROLr },
    { "MIIM_RING5_CONTROLr", MIIM_RING5_CONTROLr },
    { "MIIM_RING6_CONTROLr", MIIM_RING6_CONTROLr },
    { "MIIM_RING7_CONTROLr", MIIM_RING7_CONTROLr },
    { "MIIM_RING8_CONTROLr", MIIM_RING8_CONTROLr },
    { "MIIM_RING9_CONTROLr", MIIM_RING9_CONTROLr },
    { "MIIM_RING_CONTROLr", MIIM_RING_CONTROLr },
    { "NS_ARM_1588_TIMERr", NS_ARM_1588_TIMERr },
    { "NS_ARM_TIMER_REFERENCEr", NS_ARM_TIMER_REFERENCEr },
    { "NS_ARM_TIMER_REFERENCE_0r", NS_ARM_TIMER_REFERENCE_0r },
    { "NS_ARM_TIMER_REFERENCE_1r", NS_ARM_TIMER_REFERENCE_1r },
    { "NS_ARM_TIMER_REF_INIT_LOWERr", NS_ARM_TIMER_REF_INIT_LOWERr },
    { "NS_ARM_TIMER_REF_INIT_UPPERr", NS_ARM_TIMER_REF_INIT_UPPERr },
    { "NS_BS0_BS_CLK_CTRLr", NS_BS0_BS_CLK_CTRLr },
    { "NS_BS0_BS_CONFIGr", NS_BS0_BS_CONFIGr },
    { "NS_BS0_BS_HEARTBEAT_CTRLr", NS_BS0_BS_HEARTBEAT_CTRLr },
    { "NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr", NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr },
    { "NS_BS0_BS_HEARTBEAT_UP_DURATIONr", NS_BS0_BS_HEARTBEAT_UP_DURATIONr },
    { "NS_BS0_BS_INITIAL_CRCr", NS_BS0_BS_INITIAL_CRCr },
    { "NS_BS0_BS_INPUT_TIME_0r", NS_BS0_BS_INPUT_TIME_0r },
    { "NS_BS0_BS_INPUT_TIME_1r", NS_BS0_BS_INPUT_TIME_1r },
    { "NS_BS0_BS_INPUT_TIME_2r", NS_BS0_BS_INPUT_TIME_2r },
    { "NS_BS0_BS_OUTPUT_TIME_0r", NS_BS0_BS_OUTPUT_TIME_0r },
    { "NS_BS0_BS_OUTPUT_TIME_1r", NS_BS0_BS_OUTPUT_TIME_1r },
    { "NS_BS0_BS_OUTPUT_TIME_2r", NS_BS0_BS_OUTPUT_TIME_2r },
    { "NS_BS0_BS_TC_CTRLr", NS_BS0_BS_TC_CTRLr },
    { "NS_BS0_CLK_EVENT_CTRLr", NS_BS0_CLK_EVENT_CTRLr },
    { "NS_BS0_SYNC_MODEr", NS_BS0_SYNC_MODEr },
    { "NS_BS1_BS_CLK_CTRLr", NS_BS1_BS_CLK_CTRLr },
    { "NS_BS1_BS_CONFIGr", NS_BS1_BS_CONFIGr },
    { "NS_BS1_BS_HEARTBEAT_CTRLr", NS_BS1_BS_HEARTBEAT_CTRLr },
    { "NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr", NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr },
    { "NS_BS1_BS_HEARTBEAT_UP_DURATIONr", NS_BS1_BS_HEARTBEAT_UP_DURATIONr },
    { "NS_BS1_BS_INITIAL_CRCr", NS_BS1_BS_INITIAL_CRCr },
    { "NS_BS1_BS_INPUT_TIME_0r", NS_BS1_BS_INPUT_TIME_0r },
    { "NS_BS1_BS_INPUT_TIME_1r", NS_BS1_BS_INPUT_TIME_1r },
    { "NS_BS1_BS_INPUT_TIME_2r", NS_BS1_BS_INPUT_TIME_2r },
    { "NS_BS1_BS_OUTPUT_TIME_0r", NS_BS1_BS_OUTPUT_TIME_0r },
    { "NS_BS1_BS_OUTPUT_TIME_1r", NS_BS1_BS_OUTPUT_TIME_1r },
    { "NS_BS1_BS_OUTPUT_TIME_2r", NS_BS1_BS_OUTPUT_TIME_2r },
    { "NS_BS1_BS_TC_CTRLr", NS_BS1_BS_TC_CTRLr },
    { "NS_BS1_CLK_EVENT_CTRLr", NS_BS1_CLK_EVENT_CTRLr },
    { "NS_BS1_SYNC_MODEr", NS_BS1_SYNC_MODEr },
    { "NS_BS_CLK_EVENT_CTRLr", NS_BS_CLK_EVENT_CTRLr },
    { "NS_BS_REF_CLK_GEN_CTRLr", NS_BS_REF_CLK_GEN_CTRLr },
    { "NS_BS_SYNC_MODEr", NS_BS_SYNC_MODEr },
    { "NS_IEEE1588_TIME_CONTROLr", NS_IEEE1588_TIME_CONTROLr },
    { "NS_IEEE1588_TIME_CONTROL_FRAC_SEC_MAXr", NS_IEEE1588_TIME_CONTROL_FRAC_SEC_MAXr },
    { "NS_IEEE1588_TIME_CONTROL_LOADr", NS_IEEE1588_TIME_CONTROL_LOADr },
    { "NS_IEEE1588_TIME_FRAC_SEC_S0r", NS_IEEE1588_TIME_FRAC_SEC_S0r },
    { "NS_IEEE1588_TIME_FRAC_SEC_S1r", NS_IEEE1588_TIME_FRAC_SEC_S1r },
    { "NS_IEEE1588_TIME_FRAC_SEC_S2r", NS_IEEE1588_TIME_FRAC_SEC_S2r },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_LOWERr", NS_IEEE1588_TIME_FREQ_CONTROL_LOWERr },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_UPPERr", NS_IEEE1588_TIME_FREQ_CONTROL_UPPERr },
    { "NS_IEEE1588_TIME_LEAP_SEC_CONTROLr", NS_IEEE1588_TIME_LEAP_SEC_CONTROLr },
    { "NS_IEEE1588_TIME_SEC_LOWERr", NS_IEEE1588_TIME_SEC_LOWERr },
    { "NS_IEEE1588_TIME_SEC_UPPERr", NS_IEEE1588_TIME_SEC_UPPERr },
    { "NS_MISC_CLK_EVENT_CTRLr", NS_MISC_CLK_EVENT_CTRLr },
    { "NS_MISC_EVENT_OVRD_STATUSr", NS_MISC_EVENT_OVRD_STATUSr },
    { "NS_MISC_EVENT_STATUSr", NS_MISC_EVENT_STATUSr },
    { "NS_NTP_EPOCH_OFFSET_LOWERr", NS_NTP_EPOCH_OFFSET_LOWERr },
    { "NS_NTP_EPOCH_OFFSET_UPPERr", NS_NTP_EPOCH_OFFSET_UPPERr },
    { "NS_NTP_EPOCH_VALUE_0r", NS_NTP_EPOCH_VALUE_0r },
    { "NS_NTP_EPOCH_VALUE_1r", NS_NTP_EPOCH_VALUE_1r },
    { "NS_NTP_LEAP_SEC_CONTROLr", NS_NTP_LEAP_SEC_CONTROLr },
    { "NS_NTP_LEAP_SMEAR_CONTROLr", NS_NTP_LEAP_SMEAR_CONTROLr },
    { "NS_NTP_SMEAR_OFFSETr", NS_NTP_SMEAR_OFFSETr },
    { "NS_NTP_TOD_OFFSETr", NS_NTP_TOD_OFFSETr },
    { "NS_NTP_TOD_STATUSr", NS_NTP_TOD_STATUSr },
    { "NS_NTP_TOD_VALUEr", NS_NTP_TOD_VALUEr },
    { "NS_NTP_TOD_VALUE_0r", NS_NTP_TOD_VALUE_0r },
    { "NS_NTP_TOD_VALUE_1r", NS_NTP_TOD_VALUE_1r },
    { "NS_PTP_1PPS_GPIO_PADr", NS_PTP_1PPS_GPIO_PADr },
    { "NS_PTP_TOD_A_ACCUMULATOR_0r", NS_PTP_TOD_A_ACCUMULATOR_0r },
    { "NS_PTP_TOD_A_ACCUMULATOR_1r", NS_PTP_TOD_A_ACCUMULATOR_1r },
    { "NS_PTP_TOD_A_ACCUMULATOR_2r", NS_PTP_TOD_A_ACCUMULATOR_2r },
    { "NS_PTP_TOD_A_VALUE_0r", NS_PTP_TOD_A_VALUE_0r },
    { "NS_PTP_TOD_A_VALUE_1r", NS_PTP_TOD_A_VALUE_1r },
    { "NS_PTP_TOD_A_VALUE_2r", NS_PTP_TOD_A_VALUE_2r },
    { "NS_PTP_TOD_B_ACCUMULATOR_0r", NS_PTP_TOD_B_ACCUMULATOR_0r },
    { "NS_PTP_TOD_B_ACCUMULATOR_1r", NS_PTP_TOD_B_ACCUMULATOR_1r },
    { "NS_PTP_TOD_B_ACCUMULATOR_2r", NS_PTP_TOD_B_ACCUMULATOR_2r },
    { "NS_PTP_TOD_B_VALUE_0r", NS_PTP_TOD_B_VALUE_0r },
    { "NS_PTP_TOD_B_VALUE_1r", NS_PTP_TOD_B_VALUE_1r },
    { "NS_PTP_TOD_B_VALUE_2r", NS_PTP_TOD_B_VALUE_2r },
    { "NS_PTP_TOD_OFFSETr", NS_PTP_TOD_OFFSETr },
    { "NS_PTP_TOD_STATUSr", NS_PTP_TOD_STATUSr },
    { "NS_SYNCE_CLK_EVENT_OVRD_STATUSr", NS_SYNCE_CLK_EVENT_OVRD_STATUSr },
    { "NS_SYNCE_CLK_EVENT_STATUSr", NS_SYNCE_CLK_EVENT_STATUSr },
    { "NS_TIMESYNC_COUNTER_CONFIG_SELECTr", NS_TIMESYNC_COUNTER_CONFIG_SELECTr },
    { "NS_TIMESYNC_GPIO_0_CTRLr", NS_TIMESYNC_GPIO_0_CTRLr },
    { "NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_1_CTRLr", NS_TIMESYNC_GPIO_1_CTRLr },
    { "NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_2_CTRLr", NS_TIMESYNC_GPIO_2_CTRLr },
    { "NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_3_CTRLr", NS_TIMESYNC_GPIO_3_CTRLr },
    { "NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_4_CTRLr", NS_TIMESYNC_GPIO_4_CTRLr },
    { "NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_5_CTRLr", NS_TIMESYNC_GPIO_5_CTRLr },
    { "NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_CTRLr", NS_TIMESYNC_GPIO_CTRLr },
    { "NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr", NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr", NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr", NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr },
    { "NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr", NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_0r", NS_TIMESYNC_TS0_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_1r", NS_TIMESYNC_TS0_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_2r", NS_TIMESYNC_TS0_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS0_BS_INIT_CTRLr", NS_TIMESYNC_TS0_BS_INIT_CTRLr },
    { "NS_TIMESYNC_TS0_COUNTER_ENABLEr", NS_TIMESYNC_TS0_COUNTER_ENABLEr },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr", NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr", NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr", NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr", NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr", NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr", NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr", NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr", NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r", NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r", NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r", NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr", NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr },
    { "NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr", NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr },
    { "NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr", NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr },
    { "NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr", NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_0r", NS_TIMESYNC_TS1_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_1r", NS_TIMESYNC_TS1_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_2r", NS_TIMESYNC_TS1_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS1_BS_INIT_CTRLr", NS_TIMESYNC_TS1_BS_INIT_CTRLr },
    { "NS_TIMESYNC_TS1_COUNTER_ENABLEr", NS_TIMESYNC_TS1_COUNTER_ENABLEr },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr", NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr", NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr", NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr", NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr", NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr", NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr", NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr", NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r", NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r", NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r", NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr", NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr },
    { "NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr", NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr },
    { "NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr", NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr },
    { "NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr", NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr },
    { "NS_TIMESYNC_TS_ACCUMULATOR_0r", NS_TIMESYNC_TS_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS_ACCUMULATOR_1r", NS_TIMESYNC_TS_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS_ACCUMULATOR_2r", NS_TIMESYNC_TS_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS_BS_INIT_CTRLr", NS_TIMESYNC_TS_BS_INIT_CTRLr },
    { "NS_TIMESYNC_TS_COUNTER_ENABLEr", NS_TIMESYNC_TS_COUNTER_ENABLEr },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr", NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr", NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr },
    { "NS_TIMESYNC_TS_EVENT_FWD_CFGr", NS_TIMESYNC_TS_EVENT_FWD_CFGr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr", NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr", NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr", NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr", NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr", NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr", NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r", NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r", NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r", NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr", NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr },
    { "NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr", NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr },
    { "NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr", NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr },
    { "NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr", NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr },
    { "NS_TS_CAPTURE_DLY_EVENT_CTRLr", NS_TS_CAPTURE_DLY_EVENT_CTRLr },
    { "NS_TS_CAPTURE_DLY_LUT_CTRLr", NS_TS_CAPTURE_DLY_LUT_CTRLr },
    { "NS_TS_CAPTURE_DLY_STAT0r", NS_TS_CAPTURE_DLY_STAT0r },
    { "NS_TS_CAPTURE_DLY_STAT1r", NS_TS_CAPTURE_DLY_STAT1r },
    { "NS_TS_CAPTURE_STATUSr", NS_TS_CAPTURE_STATUSr },
    { "NS_TS_COUNTER_UPDATE_PTP_LOWERr", NS_TS_COUNTER_UPDATE_PTP_LOWERr },
    { "NS_TS_COUNTER_UPDATE_PTP_UPPERr", NS_TS_COUNTER_UPDATE_PTP_UPPERr },
    { "NS_TS_CPU_FIFO1_ECC_CONTROLr", NS_TS_CPU_FIFO1_ECC_CONTROLr },
    { "NS_TS_CPU_FIFO1_ECC_STATUSr", NS_TS_CPU_FIFO1_ECC_STATUSr },
    { "NS_TS_CPU_FIFO1_TM_CONTROLr", NS_TS_CPU_FIFO1_TM_CONTROLr },
    { "NS_TS_CPU_FIFO2_ECC_CONTROLr", NS_TS_CPU_FIFO2_ECC_CONTROLr },
    { "NS_TS_CPU_FIFO2_ECC_STATUSr", NS_TS_CPU_FIFO2_ECC_STATUSr },
    { "NS_TS_CPU_FIFO2_TM_CONTROLr", NS_TS_CPU_FIFO2_TM_CONTROLr },
    { "NS_TS_CPU_FIFO_ECC_CONTROLr", NS_TS_CPU_FIFO_ECC_CONTROLr },
    { "NS_TS_CPU_FIFO_ECC_STATUSr", NS_TS_CPU_FIFO_ECC_STATUSr },
    { "NS_TS_CPU_FIFO_TM_CONTROLr", NS_TS_CPU_FIFO_TM_CONTROLr },
    { "NS_TS_INT_ENABLEr", NS_TS_INT_ENABLEr },
    { "NS_TS_INT_GEN_CTRLr", NS_TS_INT_GEN_CTRLr },
    { "NS_TS_INT_GEN_INTERVALr", NS_TS_INT_GEN_INTERVALr },
    { "NS_TS_INT_GEN_OFFSET_LOWERr", NS_TS_INT_GEN_OFFSET_LOWERr },
    { "NS_TS_INT_GEN_OFFSET_UPPERr", NS_TS_INT_GEN_OFFSET_UPPERr },
    { "NS_TS_INT_STATUSr", NS_TS_INT_STATUSr },
    { "PAXB_0_CONFIG_IND_ADDRr", PAXB_0_CONFIG_IND_ADDRr },
    { "PAXB_0_CONFIG_IND_DATAr", PAXB_0_CONFIG_IND_DATAr },
    { "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr", PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr },
    { "PAXB_0_FUNC0_IMAP0_0r", PAXB_0_FUNC0_IMAP0_0r },
    { "PAXB_0_FUNC0_IMAP0_0_UPPERr", PAXB_0_FUNC0_IMAP0_0_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_1r", PAXB_0_FUNC0_IMAP0_1r },
    { "PAXB_0_FUNC0_IMAP0_1_UPPERr", PAXB_0_FUNC0_IMAP0_1_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_2r", PAXB_0_FUNC0_IMAP0_2r },
    { "PAXB_0_FUNC0_IMAP0_2_UPPERr", PAXB_0_FUNC0_IMAP0_2_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_3r", PAXB_0_FUNC0_IMAP0_3r },
    { "PAXB_0_FUNC0_IMAP0_3_UPPERr", PAXB_0_FUNC0_IMAP0_3_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_4r", PAXB_0_FUNC0_IMAP0_4r },
    { "PAXB_0_FUNC0_IMAP0_4_UPPERr", PAXB_0_FUNC0_IMAP0_4_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_5r", PAXB_0_FUNC0_IMAP0_5r },
    { "PAXB_0_FUNC0_IMAP0_5_UPPERr", PAXB_0_FUNC0_IMAP0_5_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_6r", PAXB_0_FUNC0_IMAP0_6r },
    { "PAXB_0_FUNC0_IMAP0_6_UPPERr", PAXB_0_FUNC0_IMAP0_6_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_7r", PAXB_0_FUNC0_IMAP0_7r },
    { "PAXB_0_FUNC0_IMAP0_7_UPPERr", PAXB_0_FUNC0_IMAP0_7_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_0r", PAXB_0_FUNC0_IMAP1_0r },
    { "PAXB_0_FUNC0_IMAP1_0_UPPERr", PAXB_0_FUNC0_IMAP1_0_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_1r", PAXB_0_FUNC0_IMAP1_1r },
    { "PAXB_0_FUNC0_IMAP1_1_UPPERr", PAXB_0_FUNC0_IMAP1_1_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_2r", PAXB_0_FUNC0_IMAP1_2r },
    { "PAXB_0_FUNC0_IMAP1_2_UPPERr", PAXB_0_FUNC0_IMAP1_2_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_3r", PAXB_0_FUNC0_IMAP1_3r },
    { "PAXB_0_FUNC0_IMAP1_3_UPPERr", PAXB_0_FUNC0_IMAP1_3_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_4r", PAXB_0_FUNC0_IMAP1_4r },
    { "PAXB_0_FUNC0_IMAP1_4_UPPERr", PAXB_0_FUNC0_IMAP1_4_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_5r", PAXB_0_FUNC0_IMAP1_5r },
    { "PAXB_0_FUNC0_IMAP1_5_UPPERr", PAXB_0_FUNC0_IMAP1_5_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_6r", PAXB_0_FUNC0_IMAP1_6r },
    { "PAXB_0_FUNC0_IMAP1_6_UPPERr", PAXB_0_FUNC0_IMAP1_6_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_7r", PAXB_0_FUNC0_IMAP1_7r },
    { "PAXB_0_FUNC0_IMAP1_7_UPPERr", PAXB_0_FUNC0_IMAP1_7_UPPERr },
    { "PAXB_0_FUNC0_IMAP2r", PAXB_0_FUNC0_IMAP2r },
    { "PAXB_0_FUNC0_IMAP2_UPPERr", PAXB_0_FUNC0_IMAP2_UPPERr },
    { "PAXB_0_GEN3_UC_LOADER_STATUSr", PAXB_0_GEN3_UC_LOADER_STATUSr },
    { "PAXB_0_PAXB_ENDIANNESSr", PAXB_0_PAXB_ENDIANNESSr },
    { "PAXB_0_PAXB_HOTSWAP_CTRLr", PAXB_0_PAXB_HOTSWAP_CTRLr },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr", PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_STATr", PAXB_0_PAXB_HOTSWAP_DEBUG_STATr },
    { "PAXB_0_PAXB_HOTSWAP_STATr", PAXB_0_PAXB_HOTSWAP_STATr },
    { "PAXB_0_PAXB_INTRCLR_DELAY_UNITr", PAXB_0_PAXB_INTRCLR_DELAY_UNITr },
    { "PAXB_0_PAXB_INTR_ENr", PAXB_0_PAXB_INTR_ENr },
    { "PAXB_0_PAXB_INTR_STATUSr", PAXB_0_PAXB_INTR_STATUSr },
    { "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr", PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr },
    { "PAXB_0_RESET_STATUSr", PAXB_0_RESET_STATUSr },
    { "QSPI_BSPI_B0_CTRLr", QSPI_BSPI_B0_CTRLr },
    { "QSPI_BSPI_B0_STATUSr", QSPI_BSPI_B0_STATUSr },
    { "QSPI_BSPI_B1_CTRLr", QSPI_BSPI_B1_CTRLr },
    { "QSPI_BSPI_B1_STATUSr", QSPI_BSPI_B1_STATUSr },
    { "QSPI_BSPI_BITS_PER_CYCLEr", QSPI_BSPI_BITS_PER_CYCLEr },
    { "QSPI_BSPI_BITS_PER_PHASEr", QSPI_BSPI_BITS_PER_PHASEr },
    { "QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr", QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr },
    { "QSPI_BSPI_BSPI_PIO_DATAr", QSPI_BSPI_BSPI_PIO_DATAr },
    { "QSPI_BSPI_BSPI_PIO_IODIRr", QSPI_BSPI_BSPI_PIO_IODIRr },
    { "QSPI_BSPI_BSPI_PIO_MODE_ENABLEr", QSPI_BSPI_BSPI_PIO_MODE_ENABLEr },
    { "QSPI_BSPI_BSPI_XOR_ENABLEr", QSPI_BSPI_BSPI_XOR_ENABLEr },
    { "QSPI_BSPI_BSPI_XOR_VALUEr", QSPI_BSPI_BSPI_XOR_VALUEr },
    { "QSPI_BSPI_BUSY_STATUSr", QSPI_BSPI_BUSY_STATUSr },
    { "QSPI_BSPI_B_CTRLr", QSPI_BSPI_B_CTRLr },
    { "QSPI_BSPI_B_STATUSr", QSPI_BSPI_B_STATUSr },
    { "QSPI_BSPI_CMD_AND_MODE_BYTEr", QSPI_BSPI_CMD_AND_MODE_BYTEr },
    { "QSPI_BSPI_FLEX_MODE_ENABLEr", QSPI_BSPI_FLEX_MODE_ENABLEr },
    { "QSPI_BSPI_INTR_STATUSr", QSPI_BSPI_INTR_STATUSr },
    { "QSPI_BSPI_MAST_N_BOOT_CTRLr", QSPI_BSPI_MAST_N_BOOT_CTRLr },
    { "QSPI_BSPI_REVISION_IDr", QSPI_BSPI_REVISION_IDr },
    { "QSPI_BSPI_SCRATCHr", QSPI_BSPI_SCRATCHr },
    { "QSPI_BSPI_STRAP_OVERRIDE_CTRLr", QSPI_BSPI_STRAP_OVERRIDE_CTRLr },
    { "QSPI_MSPI_CDRAM00r", QSPI_MSPI_CDRAM00r },
    { "QSPI_MSPI_CDRAM01r", QSPI_MSPI_CDRAM01r },
    { "QSPI_MSPI_CDRAM02r", QSPI_MSPI_CDRAM02r },
    { "QSPI_MSPI_CDRAM03r", QSPI_MSPI_CDRAM03r },
    { "QSPI_MSPI_CDRAM04r", QSPI_MSPI_CDRAM04r },
    { "QSPI_MSPI_CDRAM05r", QSPI_MSPI_CDRAM05r },
    { "QSPI_MSPI_CDRAM06r", QSPI_MSPI_CDRAM06r },
    { "QSPI_MSPI_CDRAM07r", QSPI_MSPI_CDRAM07r },
    { "QSPI_MSPI_CDRAM08r", QSPI_MSPI_CDRAM08r },
    { "QSPI_MSPI_CDRAM09r", QSPI_MSPI_CDRAM09r },
    { "QSPI_MSPI_CDRAM10r", QSPI_MSPI_CDRAM10r },
    { "QSPI_MSPI_CDRAM11r", QSPI_MSPI_CDRAM11r },
    { "QSPI_MSPI_CDRAM12r", QSPI_MSPI_CDRAM12r },
    { "QSPI_MSPI_CDRAM13r", QSPI_MSPI_CDRAM13r },
    { "QSPI_MSPI_CDRAM14r", QSPI_MSPI_CDRAM14r },
    { "QSPI_MSPI_CDRAM15r", QSPI_MSPI_CDRAM15r },
    { "QSPI_MSPI_CDRAMr", QSPI_MSPI_CDRAMr },
    { "QSPI_MSPI_CPTQPr", QSPI_MSPI_CPTQPr },
    { "QSPI_MSPI_DISABLE_FLUSH_GENr", QSPI_MSPI_DISABLE_FLUSH_GENr },
    { "QSPI_MSPI_ENDQPr", QSPI_MSPI_ENDQPr },
    { "QSPI_MSPI_INTERRUPT_MSPI_DONEr", QSPI_MSPI_INTERRUPT_MSPI_DONEr },
    { "QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr", QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr },
    { "QSPI_MSPI_MSPI_STATUSr", QSPI_MSPI_MSPI_STATUSr },
    { "QSPI_MSPI_NEWQPr", QSPI_MSPI_NEWQPr },
    { "QSPI_MSPI_RXRAM00r", QSPI_MSPI_RXRAM00r },
    { "QSPI_MSPI_RXRAM01r", QSPI_MSPI_RXRAM01r },
    { "QSPI_MSPI_RXRAM02r", QSPI_MSPI_RXRAM02r },
    { "QSPI_MSPI_RXRAM03r", QSPI_MSPI_RXRAM03r },
    { "QSPI_MSPI_RXRAM04r", QSPI_MSPI_RXRAM04r },
    { "QSPI_MSPI_RXRAM05r", QSPI_MSPI_RXRAM05r },
    { "QSPI_MSPI_RXRAM06r", QSPI_MSPI_RXRAM06r },
    { "QSPI_MSPI_RXRAM07r", QSPI_MSPI_RXRAM07r },
    { "QSPI_MSPI_RXRAM08r", QSPI_MSPI_RXRAM08r },
    { "QSPI_MSPI_RXRAM09r", QSPI_MSPI_RXRAM09r },
    { "QSPI_MSPI_RXRAM10r", QSPI_MSPI_RXRAM10r },
    { "QSPI_MSPI_RXRAM11r", QSPI_MSPI_RXRAM11r },
    { "QSPI_MSPI_RXRAM12r", QSPI_MSPI_RXRAM12r },
    { "QSPI_MSPI_RXRAM13r", QSPI_MSPI_RXRAM13r },
    { "QSPI_MSPI_RXRAM14r", QSPI_MSPI_RXRAM14r },
    { "QSPI_MSPI_RXRAM15r", QSPI_MSPI_RXRAM15r },
    { "QSPI_MSPI_RXRAM16r", QSPI_MSPI_RXRAM16r },
    { "QSPI_MSPI_RXRAM17r", QSPI_MSPI_RXRAM17r },
    { "QSPI_MSPI_RXRAM18r", QSPI_MSPI_RXRAM18r },
    { "QSPI_MSPI_RXRAM19r", QSPI_MSPI_RXRAM19r },
    { "QSPI_MSPI_RXRAM20r", QSPI_MSPI_RXRAM20r },
    { "QSPI_MSPI_RXRAM21r", QSPI_MSPI_RXRAM21r },
    { "QSPI_MSPI_RXRAM22r", QSPI_MSPI_RXRAM22r },
    { "QSPI_MSPI_RXRAM23r", QSPI_MSPI_RXRAM23r },
    { "QSPI_MSPI_RXRAM24r", QSPI_MSPI_RXRAM24r },
    { "QSPI_MSPI_RXRAM25r", QSPI_MSPI_RXRAM25r },
    { "QSPI_MSPI_RXRAM26r", QSPI_MSPI_RXRAM26r },
    { "QSPI_MSPI_RXRAM27r", QSPI_MSPI_RXRAM27r },
    { "QSPI_MSPI_RXRAM28r", QSPI_MSPI_RXRAM28r },
    { "QSPI_MSPI_RXRAM29r", QSPI_MSPI_RXRAM29r },
    { "QSPI_MSPI_RXRAM30r", QSPI_MSPI_RXRAM30r },
    { "QSPI_MSPI_RXRAM31r", QSPI_MSPI_RXRAM31r },
    { "QSPI_MSPI_RXRAMr", QSPI_MSPI_RXRAMr },
    { "QSPI_MSPI_SPCR0_LSBr", QSPI_MSPI_SPCR0_LSBr },
    { "QSPI_MSPI_SPCR0_MSBr", QSPI_MSPI_SPCR0_MSBr },
    { "QSPI_MSPI_SPCR1_LSBr", QSPI_MSPI_SPCR1_LSBr },
    { "QSPI_MSPI_SPCR1_MSBr", QSPI_MSPI_SPCR1_MSBr },
    { "QSPI_MSPI_SPCR2r", QSPI_MSPI_SPCR2r },
    { "QSPI_MSPI_TXRAM00r", QSPI_MSPI_TXRAM00r },
    { "QSPI_MSPI_TXRAM01r", QSPI_MSPI_TXRAM01r },
    { "QSPI_MSPI_TXRAM02r", QSPI_MSPI_TXRAM02r },
    { "QSPI_MSPI_TXRAM03r", QSPI_MSPI_TXRAM03r },
    { "QSPI_MSPI_TXRAM04r", QSPI_MSPI_TXRAM04r },
    { "QSPI_MSPI_TXRAM05r", QSPI_MSPI_TXRAM05r },
    { "QSPI_MSPI_TXRAM06r", QSPI_MSPI_TXRAM06r },
    { "QSPI_MSPI_TXRAM07r", QSPI_MSPI_TXRAM07r },
    { "QSPI_MSPI_TXRAM08r", QSPI_MSPI_TXRAM08r },
    { "QSPI_MSPI_TXRAM09r", QSPI_MSPI_TXRAM09r },
    { "QSPI_MSPI_TXRAM10r", QSPI_MSPI_TXRAM10r },
    { "QSPI_MSPI_TXRAM11r", QSPI_MSPI_TXRAM11r },
    { "QSPI_MSPI_TXRAM12r", QSPI_MSPI_TXRAM12r },
    { "QSPI_MSPI_TXRAM13r", QSPI_MSPI_TXRAM13r },
    { "QSPI_MSPI_TXRAM14r", QSPI_MSPI_TXRAM14r },
    { "QSPI_MSPI_TXRAM15r", QSPI_MSPI_TXRAM15r },
    { "QSPI_MSPI_TXRAM16r", QSPI_MSPI_TXRAM16r },
    { "QSPI_MSPI_TXRAM17r", QSPI_MSPI_TXRAM17r },
    { "QSPI_MSPI_TXRAM18r", QSPI_MSPI_TXRAM18r },
    { "QSPI_MSPI_TXRAM19r", QSPI_MSPI_TXRAM19r },
    { "QSPI_MSPI_TXRAM20r", QSPI_MSPI_TXRAM20r },
    { "QSPI_MSPI_TXRAM21r", QSPI_MSPI_TXRAM21r },
    { "QSPI_MSPI_TXRAM22r", QSPI_MSPI_TXRAM22r },
    { "QSPI_MSPI_TXRAM23r", QSPI_MSPI_TXRAM23r },
    { "QSPI_MSPI_TXRAM24r", QSPI_MSPI_TXRAM24r },
    { "QSPI_MSPI_TXRAM25r", QSPI_MSPI_TXRAM25r },
    { "QSPI_MSPI_TXRAM26r", QSPI_MSPI_TXRAM26r },
    { "QSPI_MSPI_TXRAM27r", QSPI_MSPI_TXRAM27r },
    { "QSPI_MSPI_TXRAM28r", QSPI_MSPI_TXRAM28r },
    { "QSPI_MSPI_TXRAM29r", QSPI_MSPI_TXRAM29r },
    { "QSPI_MSPI_TXRAM30r", QSPI_MSPI_TXRAM30r },
    { "QSPI_MSPI_TXRAM31r", QSPI_MSPI_TXRAM31r },
    { "QSPI_MSPI_TXRAMr", QSPI_MSPI_TXRAMr },
    { "QSPI_MSPI_WRITE_LOCKr", QSPI_MSPI_WRITE_LOCKr },
    { "RX_DCB", RX_DCB },
    { "SEQ_RST_CONFIGr", SEQ_RST_CONFIGr },
    { "SEQ_RST_DEBUGr", SEQ_RST_DEBUGr },
    { "SMBUS0_ADDRESSr", SMBUS0_ADDRESSr },
    { "SMBUS0_BIT_BANG_CONTROLr", SMBUS0_BIT_BANG_CONTROLr },
    { "SMBUS0_CONFIGr", SMBUS0_CONFIGr },
    { "SMBUS0_EVENT_ENABLEr", SMBUS0_EVENT_ENABLEr },
    { "SMBUS0_EVENT_STATUSr", SMBUS0_EVENT_STATUSr },
    { "SMBUS0_MASTER_COMMANDr", SMBUS0_MASTER_COMMANDr },
    { "SMBUS0_MASTER_DATA_READr", SMBUS0_MASTER_DATA_READr },
    { "SMBUS0_MASTER_DATA_WRITEr", SMBUS0_MASTER_DATA_WRITEr },
    { "SMBUS0_MASTER_FIFO_CONTROLr", SMBUS0_MASTER_FIFO_CONTROLr },
    { "SMBUS0_SLAVE_COMMANDr", SMBUS0_SLAVE_COMMANDr },
    { "SMBUS0_SLAVE_DATA_READr", SMBUS0_SLAVE_DATA_READr },
    { "SMBUS0_SLAVE_DATA_WRITEr", SMBUS0_SLAVE_DATA_WRITEr },
    { "SMBUS0_SLAVE_FIFO_CONTROLr", SMBUS0_SLAVE_FIFO_CONTROLr },
    { "SMBUS0_TIMING_CONFIGr", SMBUS0_TIMING_CONFIGr },
    { "SMBUS0_TIMING_CONFIG_2r", SMBUS0_TIMING_CONFIG_2r },
    { "SMBUS1_ADDRESSr", SMBUS1_ADDRESSr },
    { "SMBUS1_BIT_BANG_CONTROLr", SMBUS1_BIT_BANG_CONTROLr },
    { "SMBUS1_CONFIGr", SMBUS1_CONFIGr },
    { "SMBUS1_EVENT_ENABLEr", SMBUS1_EVENT_ENABLEr },
    { "SMBUS1_EVENT_STATUSr", SMBUS1_EVENT_STATUSr },
    { "SMBUS1_MASTER_COMMANDr", SMBUS1_MASTER_COMMANDr },
    { "SMBUS1_MASTER_DATA_READr", SMBUS1_MASTER_DATA_READr },
    { "SMBUS1_MASTER_DATA_WRITEr", SMBUS1_MASTER_DATA_WRITEr },
    { "SMBUS1_MASTER_FIFO_CONTROLr", SMBUS1_MASTER_FIFO_CONTROLr },
    { "SMBUS1_SLAVE_COMMANDr", SMBUS1_SLAVE_COMMANDr },
    { "SMBUS1_SLAVE_DATA_READr", SMBUS1_SLAVE_DATA_READr },
    { "SMBUS1_SLAVE_DATA_WRITEr", SMBUS1_SLAVE_DATA_WRITEr },
    { "SMBUS1_SLAVE_FIFO_CONTROLr", SMBUS1_SLAVE_FIFO_CONTROLr },
    { "SMBUS1_TIMING_CONFIGr", SMBUS1_TIMING_CONFIGr },
    { "SMBUS1_TIMING_CONFIG_2r", SMBUS1_TIMING_CONFIG_2r },
    { "TX_DCB", TX_DCB },
    { "U0_LED_ACCU_CTRLr", U0_LED_ACCU_CTRLr },
    { "U0_LED_ACCU_STATUSr", U0_LED_ACCU_STATUSr },
    { "U0_LED_CLK_DIV_CTRLr", U0_LED_CLK_DIV_CTRLr },
    { "U0_LED_INTR_ENABLEr", U0_LED_INTR_ENABLEr },
    { "U0_LED_REFRESH_CTRLr", U0_LED_REFRESH_CTRLr },
    { "U0_LED_SEND_CTRLr", U0_LED_SEND_CTRLr },
    { "U0_LED_SEND_CTRL_0r", U0_LED_SEND_CTRL_0r },
    { "U0_LED_SEND_CTRL_1r", U0_LED_SEND_CTRL_1r },
    { "U0_LED_SEND_CTRL_2r", U0_LED_SEND_CTRL_2r },
    { "U0_LED_SEND_CTRL_3r", U0_LED_SEND_CTRL_3r },
    { "U0_LED_SEND_CTRL_4r", U0_LED_SEND_CTRL_4r },
    { "U0_LED_SEND_STATUSr", U0_LED_SEND_STATUSr },
    { "U0_LED_SRAM_CTRLr", U0_LED_SRAM_CTRLr },
    { "U0_LED_SRAM_ECC_CTRLr", U0_LED_SRAM_ECC_CTRLr },
    { "U0_LED_SRAM_ECC_STATUSr", U0_LED_SRAM_ECC_STATUSr },
    { "U0_LED_SW_CNFG_LINKr", U0_LED_SW_CNFG_LINKr },
    { "U0_LED_SW_CNFG_LINK_1023_992r", U0_LED_SW_CNFG_LINK_1023_992r },
    { "U0_LED_SW_CNFG_LINK_127_96r", U0_LED_SW_CNFG_LINK_127_96r },
    { "U0_LED_SW_CNFG_LINK_159_128r", U0_LED_SW_CNFG_LINK_159_128r },
    { "U0_LED_SW_CNFG_LINK_191_160r", U0_LED_SW_CNFG_LINK_191_160r },
    { "U0_LED_SW_CNFG_LINK_223_192r", U0_LED_SW_CNFG_LINK_223_192r },
    { "U0_LED_SW_CNFG_LINK_255_224r", U0_LED_SW_CNFG_LINK_255_224r },
    { "U0_LED_SW_CNFG_LINK_287_256r", U0_LED_SW_CNFG_LINK_287_256r },
    { "U0_LED_SW_CNFG_LINK_319_288r", U0_LED_SW_CNFG_LINK_319_288r },
    { "U0_LED_SW_CNFG_LINK_31_0r", U0_LED_SW_CNFG_LINK_31_0r },
    { "U0_LED_SW_CNFG_LINK_351_320r", U0_LED_SW_CNFG_LINK_351_320r },
    { "U0_LED_SW_CNFG_LINK_383_352r", U0_LED_SW_CNFG_LINK_383_352r },
    { "U0_LED_SW_CNFG_LINK_415_384r", U0_LED_SW_CNFG_LINK_415_384r },
    { "U0_LED_SW_CNFG_LINK_447_416r", U0_LED_SW_CNFG_LINK_447_416r },
    { "U0_LED_SW_CNFG_LINK_479_448r", U0_LED_SW_CNFG_LINK_479_448r },
    { "U0_LED_SW_CNFG_LINK_511_480r", U0_LED_SW_CNFG_LINK_511_480r },
    { "U0_LED_SW_CNFG_LINK_543_512r", U0_LED_SW_CNFG_LINK_543_512r },
    { "U0_LED_SW_CNFG_LINK_575_544r", U0_LED_SW_CNFG_LINK_575_544r },
    { "U0_LED_SW_CNFG_LINK_607_576r", U0_LED_SW_CNFG_LINK_607_576r },
    { "U0_LED_SW_CNFG_LINK_639_608r", U0_LED_SW_CNFG_LINK_639_608r },
    { "U0_LED_SW_CNFG_LINK_63_32r", U0_LED_SW_CNFG_LINK_63_32r },
    { "U0_LED_SW_CNFG_LINK_671_640r", U0_LED_SW_CNFG_LINK_671_640r },
    { "U0_LED_SW_CNFG_LINK_703_672r", U0_LED_SW_CNFG_LINK_703_672r },
    { "U0_LED_SW_CNFG_LINK_735_704r", U0_LED_SW_CNFG_LINK_735_704r },
    { "U0_LED_SW_CNFG_LINK_767_736r", U0_LED_SW_CNFG_LINK_767_736r },
    { "U0_LED_SW_CNFG_LINK_799_768r", U0_LED_SW_CNFG_LINK_799_768r },
    { "U0_LED_SW_CNFG_LINK_831_800r", U0_LED_SW_CNFG_LINK_831_800r },
    { "U0_LED_SW_CNFG_LINK_863_832r", U0_LED_SW_CNFG_LINK_863_832r },
    { "U0_LED_SW_CNFG_LINK_895_864r", U0_LED_SW_CNFG_LINK_895_864r },
    { "U0_LED_SW_CNFG_LINK_927_896r", U0_LED_SW_CNFG_LINK_927_896r },
    { "U0_LED_SW_CNFG_LINK_959_928r", U0_LED_SW_CNFG_LINK_959_928r },
    { "U0_LED_SW_CNFG_LINK_95_64r", U0_LED_SW_CNFG_LINK_95_64r },
    { "U0_LED_SW_CNFG_LINK_991_960r", U0_LED_SW_CNFG_LINK_991_960r },
    { "U0_M0SSQ_1KB_FLOP_BASED_SRAMr", U0_M0SSQ_1KB_FLOP_BASED_SRAMr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr },
    { "U0_M0SSQ_CTRLr", U0_M0SSQ_CTRLr },
    { "U0_M0SSQ_DBGr", U0_M0SSQ_DBGr },
    { "U0_M0SSQ_DBG_CTRLr", U0_M0SSQ_DBG_CTRLr },
    { "U0_M0SSQ_FAS_CTRLr", U0_M0SSQ_FAS_CTRLr },
    { "U0_M0SSQ_FAS_GENERICr", U0_M0SSQ_FAS_GENERICr },
    { "U0_M0SSQ_FAS_STATUSr", U0_M0SSQ_FAS_STATUSr },
    { "U0_M0SS_CONTROLr", U0_M0SS_CONTROLr },
    { "U0_M0SS_DEBUG_CONTROLr", U0_M0SS_DEBUG_CONTROLr },
    { "U0_M0SS_ECC_CTRLr", U0_M0SS_ECC_CTRLr },
    { "U0_M0SS_ECC_STATUSr", U0_M0SS_ECC_STATUSr },
    { "U0_M0SS_ECOr", U0_M0SS_ECOr },
    { "U0_M0SS_INTRr", U0_M0SS_INTRr },
    { "U0_M0SS_INTR_127_96r", U0_M0SS_INTR_127_96r },
    { "U0_M0SS_INTR_159_128r", U0_M0SS_INTR_159_128r },
    { "U0_M0SS_INTR_191_160r", U0_M0SS_INTR_191_160r },
    { "U0_M0SS_INTR_223_192r", U0_M0SS_INTR_223_192r },
    { "U0_M0SS_INTR_255_224r", U0_M0SS_INTR_255_224r },
    { "U0_M0SS_INTR_31_0r", U0_M0SS_INTR_31_0r },
    { "U0_M0SS_INTR_63_32r", U0_M0SS_INTR_63_32r },
    { "U0_M0SS_INTR_95_64r", U0_M0SS_INTR_95_64r },
    { "U0_M0SS_INTR_CONTROLr", U0_M0SS_INTR_CONTROLr },
    { "U0_M0SS_INTR_ENABLEr", U0_M0SS_INTR_ENABLEr },
    { "U0_M0SS_INTR_MASKr", U0_M0SS_INTR_MASKr },
    { "U0_M0SS_INTR_MASK_127_96r", U0_M0SS_INTR_MASK_127_96r },
    { "U0_M0SS_INTR_MASK_159_128r", U0_M0SS_INTR_MASK_159_128r },
    { "U0_M0SS_INTR_MASK_191_160r", U0_M0SS_INTR_MASK_191_160r },
    { "U0_M0SS_INTR_MASK_223_192r", U0_M0SS_INTR_MASK_223_192r },
    { "U0_M0SS_INTR_MASK_255_224r", U0_M0SS_INTR_MASK_255_224r },
    { "U0_M0SS_INTR_MASK_31_0r", U0_M0SS_INTR_MASK_31_0r },
    { "U0_M0SS_INTR_MASK_63_32r", U0_M0SS_INTR_MASK_63_32r },
    { "U0_M0SS_INTR_MASK_95_64r", U0_M0SS_INTR_MASK_95_64r },
    { "U0_M0SS_RAW_INTRr", U0_M0SS_RAW_INTRr },
    { "U0_M0SS_RAW_INTR_127_96r", U0_M0SS_RAW_INTR_127_96r },
    { "U0_M0SS_RAW_INTR_159_128r", U0_M0SS_RAW_INTR_159_128r },
    { "U0_M0SS_RAW_INTR_191_160r", U0_M0SS_RAW_INTR_191_160r },
    { "U0_M0SS_RAW_INTR_223_192r", U0_M0SS_RAW_INTR_223_192r },
    { "U0_M0SS_RAW_INTR_255_224r", U0_M0SS_RAW_INTR_255_224r },
    { "U0_M0SS_RAW_INTR_31_0r", U0_M0SS_RAW_INTR_31_0r },
    { "U0_M0SS_RAW_INTR_63_32r", U0_M0SS_RAW_INTR_63_32r },
    { "U0_M0SS_RAW_INTR_95_64r", U0_M0SS_RAW_INTR_95_64r },
    { "U0_M0SS_STATUSr", U0_M0SS_STATUSr },
    { "U0_M0SS_TCM_CTRLr", U0_M0SS_TCM_CTRLr },
    { "U1_M0SS_CONTROLr", U1_M0SS_CONTROLr },
    { "U1_M0SS_DEBUG_CONTROLr", U1_M0SS_DEBUG_CONTROLr },
    { "U1_M0SS_ECC_CTRLr", U1_M0SS_ECC_CTRLr },
    { "U1_M0SS_ECC_STATUSr", U1_M0SS_ECC_STATUSr },
    { "U1_M0SS_ECOr", U1_M0SS_ECOr },
    { "U1_M0SS_INTRr", U1_M0SS_INTRr },
    { "U1_M0SS_INTR_127_96r", U1_M0SS_INTR_127_96r },
    { "U1_M0SS_INTR_159_128r", U1_M0SS_INTR_159_128r },
    { "U1_M0SS_INTR_191_160r", U1_M0SS_INTR_191_160r },
    { "U1_M0SS_INTR_223_192r", U1_M0SS_INTR_223_192r },
    { "U1_M0SS_INTR_255_224r", U1_M0SS_INTR_255_224r },
    { "U1_M0SS_INTR_31_0r", U1_M0SS_INTR_31_0r },
    { "U1_M0SS_INTR_63_32r", U1_M0SS_INTR_63_32r },
    { "U1_M0SS_INTR_95_64r", U1_M0SS_INTR_95_64r },
    { "U1_M0SS_INTR_CONTROLr", U1_M0SS_INTR_CONTROLr },
    { "U1_M0SS_INTR_ENABLEr", U1_M0SS_INTR_ENABLEr },
    { "U1_M0SS_INTR_MASKr", U1_M0SS_INTR_MASKr },
    { "U1_M0SS_INTR_MASK_127_96r", U1_M0SS_INTR_MASK_127_96r },
    { "U1_M0SS_INTR_MASK_159_128r", U1_M0SS_INTR_MASK_159_128r },
    { "U1_M0SS_INTR_MASK_191_160r", U1_M0SS_INTR_MASK_191_160r },
    { "U1_M0SS_INTR_MASK_223_192r", U1_M0SS_INTR_MASK_223_192r },
    { "U1_M0SS_INTR_MASK_255_224r", U1_M0SS_INTR_MASK_255_224r },
    { "U1_M0SS_INTR_MASK_31_0r", U1_M0SS_INTR_MASK_31_0r },
    { "U1_M0SS_INTR_MASK_63_32r", U1_M0SS_INTR_MASK_63_32r },
    { "U1_M0SS_INTR_MASK_95_64r", U1_M0SS_INTR_MASK_95_64r },
    { "U1_M0SS_RAW_INTRr", U1_M0SS_RAW_INTRr },
    { "U1_M0SS_RAW_INTR_127_96r", U1_M0SS_RAW_INTR_127_96r },
    { "U1_M0SS_RAW_INTR_159_128r", U1_M0SS_RAW_INTR_159_128r },
    { "U1_M0SS_RAW_INTR_191_160r", U1_M0SS_RAW_INTR_191_160r },
    { "U1_M0SS_RAW_INTR_223_192r", U1_M0SS_RAW_INTR_223_192r },
    { "U1_M0SS_RAW_INTR_255_224r", U1_M0SS_RAW_INTR_255_224r },
    { "U1_M0SS_RAW_INTR_31_0r", U1_M0SS_RAW_INTR_31_0r },
    { "U1_M0SS_RAW_INTR_63_32r", U1_M0SS_RAW_INTR_63_32r },
    { "U1_M0SS_RAW_INTR_95_64r", U1_M0SS_RAW_INTR_95_64r },
    { "U1_M0SS_STATUSr", U1_M0SS_STATUSr },
    { "U1_M0SS_TCM_CTRLr", U1_M0SS_TCM_CTRLr },
    { "U2_M0SS_CONTROLr", U2_M0SS_CONTROLr },
    { "U2_M0SS_DEBUG_CONTROLr", U2_M0SS_DEBUG_CONTROLr },
    { "U2_M0SS_ECC_CTRLr", U2_M0SS_ECC_CTRLr },
    { "U2_M0SS_ECC_STATUSr", U2_M0SS_ECC_STATUSr },
    { "U2_M0SS_ECOr", U2_M0SS_ECOr },
    { "U2_M0SS_INTRr", U2_M0SS_INTRr },
    { "U2_M0SS_INTR_127_96r", U2_M0SS_INTR_127_96r },
    { "U2_M0SS_INTR_159_128r", U2_M0SS_INTR_159_128r },
    { "U2_M0SS_INTR_191_160r", U2_M0SS_INTR_191_160r },
    { "U2_M0SS_INTR_223_192r", U2_M0SS_INTR_223_192r },
    { "U2_M0SS_INTR_255_224r", U2_M0SS_INTR_255_224r },
    { "U2_M0SS_INTR_31_0r", U2_M0SS_INTR_31_0r },
    { "U2_M0SS_INTR_63_32r", U2_M0SS_INTR_63_32r },
    { "U2_M0SS_INTR_95_64r", U2_M0SS_INTR_95_64r },
    { "U2_M0SS_INTR_CONTROLr", U2_M0SS_INTR_CONTROLr },
    { "U2_M0SS_INTR_ENABLEr", U2_M0SS_INTR_ENABLEr },
    { "U2_M0SS_INTR_MASKr", U2_M0SS_INTR_MASKr },
    { "U2_M0SS_INTR_MASK_127_96r", U2_M0SS_INTR_MASK_127_96r },
    { "U2_M0SS_INTR_MASK_159_128r", U2_M0SS_INTR_MASK_159_128r },
    { "U2_M0SS_INTR_MASK_191_160r", U2_M0SS_INTR_MASK_191_160r },
    { "U2_M0SS_INTR_MASK_223_192r", U2_M0SS_INTR_MASK_223_192r },
    { "U2_M0SS_INTR_MASK_255_224r", U2_M0SS_INTR_MASK_255_224r },
    { "U2_M0SS_INTR_MASK_31_0r", U2_M0SS_INTR_MASK_31_0r },
    { "U2_M0SS_INTR_MASK_63_32r", U2_M0SS_INTR_MASK_63_32r },
    { "U2_M0SS_INTR_MASK_95_64r", U2_M0SS_INTR_MASK_95_64r },
    { "U2_M0SS_RAW_INTRr", U2_M0SS_RAW_INTRr },
    { "U2_M0SS_RAW_INTR_127_96r", U2_M0SS_RAW_INTR_127_96r },
    { "U2_M0SS_RAW_INTR_159_128r", U2_M0SS_RAW_INTR_159_128r },
    { "U2_M0SS_RAW_INTR_191_160r", U2_M0SS_RAW_INTR_191_160r },
    { "U2_M0SS_RAW_INTR_223_192r", U2_M0SS_RAW_INTR_223_192r },
    { "U2_M0SS_RAW_INTR_255_224r", U2_M0SS_RAW_INTR_255_224r },
    { "U2_M0SS_RAW_INTR_31_0r", U2_M0SS_RAW_INTR_31_0r },
    { "U2_M0SS_RAW_INTR_63_32r", U2_M0SS_RAW_INTR_63_32r },
    { "U2_M0SS_RAW_INTR_95_64r", U2_M0SS_RAW_INTR_95_64r },
    { "U2_M0SS_STATUSr", U2_M0SS_STATUSr },
    { "U2_M0SS_TCM_CTRLr", U2_M0SS_TCM_CTRLr },
    { "U3_M0SS_CONTROLr", U3_M0SS_CONTROLr },
    { "U3_M0SS_DEBUG_CONTROLr", U3_M0SS_DEBUG_CONTROLr },
    { "U3_M0SS_ECC_CTRLr", U3_M0SS_ECC_CTRLr },
    { "U3_M0SS_ECC_STATUSr", U3_M0SS_ECC_STATUSr },
    { "U3_M0SS_ECOr", U3_M0SS_ECOr },
    { "U3_M0SS_INTRr", U3_M0SS_INTRr },
    { "U3_M0SS_INTR_127_96r", U3_M0SS_INTR_127_96r },
    { "U3_M0SS_INTR_159_128r", U3_M0SS_INTR_159_128r },
    { "U3_M0SS_INTR_191_160r", U3_M0SS_INTR_191_160r },
    { "U3_M0SS_INTR_223_192r", U3_M0SS_INTR_223_192r },
    { "U3_M0SS_INTR_255_224r", U3_M0SS_INTR_255_224r },
    { "U3_M0SS_INTR_31_0r", U3_M0SS_INTR_31_0r },
    { "U3_M0SS_INTR_63_32r", U3_M0SS_INTR_63_32r },
    { "U3_M0SS_INTR_95_64r", U3_M0SS_INTR_95_64r },
    { "U3_M0SS_INTR_CONTROLr", U3_M0SS_INTR_CONTROLr },
    { "U3_M0SS_INTR_ENABLEr", U3_M0SS_INTR_ENABLEr },
    { "U3_M0SS_INTR_MASKr", U3_M0SS_INTR_MASKr },
    { "U3_M0SS_INTR_MASK_127_96r", U3_M0SS_INTR_MASK_127_96r },
    { "U3_M0SS_INTR_MASK_159_128r", U3_M0SS_INTR_MASK_159_128r },
    { "U3_M0SS_INTR_MASK_191_160r", U3_M0SS_INTR_MASK_191_160r },
    { "U3_M0SS_INTR_MASK_223_192r", U3_M0SS_INTR_MASK_223_192r },
    { "U3_M0SS_INTR_MASK_255_224r", U3_M0SS_INTR_MASK_255_224r },
    { "U3_M0SS_INTR_MASK_31_0r", U3_M0SS_INTR_MASK_31_0r },
    { "U3_M0SS_INTR_MASK_63_32r", U3_M0SS_INTR_MASK_63_32r },
    { "U3_M0SS_INTR_MASK_95_64r", U3_M0SS_INTR_MASK_95_64r },
    { "U3_M0SS_RAW_INTRr", U3_M0SS_RAW_INTRr },
    { "U3_M0SS_RAW_INTR_127_96r", U3_M0SS_RAW_INTR_127_96r },
    { "U3_M0SS_RAW_INTR_159_128r", U3_M0SS_RAW_INTR_159_128r },
    { "U3_M0SS_RAW_INTR_191_160r", U3_M0SS_RAW_INTR_191_160r },
    { "U3_M0SS_RAW_INTR_223_192r", U3_M0SS_RAW_INTR_223_192r },
    { "U3_M0SS_RAW_INTR_255_224r", U3_M0SS_RAW_INTR_255_224r },
    { "U3_M0SS_RAW_INTR_31_0r", U3_M0SS_RAW_INTR_31_0r },
    { "U3_M0SS_RAW_INTR_63_32r", U3_M0SS_RAW_INTR_63_32r },
    { "U3_M0SS_RAW_INTR_95_64r", U3_M0SS_RAW_INTR_95_64r },
    { "U3_M0SS_STATUSr", U3_M0SS_STATUSr },
    { "U3_M0SS_TCM_CTRLr", U3_M0SS_TCM_CTRLr },
    { "INVALID_PT", BCM56990_A0_ENUM_COUNT },
};

/* enum RANGECHECK_FIELD_T */
static const shr_enum_map_t bcm56990_a0_lrd_rangecheck_field_t_enum[BCM56990_A0_LRD_RANGECHECK_FIELD_T_ENUM_COUNT] = {
    { "L4SRCPORT", 0 },
    { "L4DSTPORT", 1 },
    { "OUTER_VLANID", 2 },
    { "PKT_PAYLOAD_LEN", 3 },
    { "UDF", 4 },
};

/* enum SER_BLK_KEY_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_blk_key_type_t_enum[BCM56990_A0_LRD_SER_BLK_KEY_TYPE_T_ENUM_COUNT] = {
    { "SER_BLK_ALL", 0 },
    { "SER_BLK_MMU", 1 },
    { "SER_BLK_IPIPE", 2 },
    { "SER_BLK_EPIPE", 3 },
    { "SER_BLK_PGW", 4 },
    { "SER_BLK_PORT", 5 },
};

/* enum SER_BLK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_blk_type_t_enum[BCM56990_A0_LRD_SER_BLK_TYPE_T_ENUM_COUNT] = {
    { "SER_BLK_MMU", 1 },
    { "SER_BLK_IPIPE", 2 },
    { "SER_BLK_EPIPE", 3 },
    { "SER_BLK_PGW", 4 },
    { "SER_BLK_PORT", 5 },
};

/* enum SER_CHECK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_check_type_t_enum[BCM56990_A0_LRD_SER_CHECK_TYPE_T_ENUM_COUNT] = {
    { "SER_NO_CHECK", 0 },
    { "SER_PARITY_CHECK", 1 },
    { "SER_ECC_CHECK", 2 },
};

/* enum SER_ERROR_BIT_NUM_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_error_bit_num_t_enum[BCM56990_A0_LRD_SER_ERROR_BIT_NUM_T_ENUM_COUNT] = {
    { "SER_SINGLE_BIT_ERR", 0 },
    { "SER_DOUBLE_BIT_ERR", 1 },
};

/* enum SER_ERROR_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_error_type_t_enum[BCM56990_A0_LRD_SER_ERROR_TYPE_T_ENUM_COUNT] = {
    { "SER_ERR_PARITY", 0 },
    { "SER_ERR_ECC_1BIT", 1 },
    { "SER_ERR_ECC_2BIT", 2 },
};

/* enum SER_INSTRUCTION_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_instruction_type_t_enum[BCM56990_A0_LRD_SER_INSTRUCTION_TYPE_T_ENUM_COUNT] = {
    { "SER_INSTRUCTION_SOP", 0 },
    { "SER_INSTRUCTION_MOP", 1 },
    { "SER_INSTRUCTION_EOP", 2 },
    { "SER_INSTRUCTION_SBUS", 3 },
    { "SER_INSTRUCTION_OTHER", 4 },
    { "SER_INSTRUCTION_MMU", 5 },
    { "SER_INSTRUCTION_PORT", 6 },
};

/* enum SER_MEM_SCAN_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_mem_scan_mode_t_enum[BCM56990_A0_LRD_SER_MEM_SCAN_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "ENABLE_DEFAULT_SCAN", 1 },
    { "ENABLE_SW_SCAN", 2 },
    { "ENABLE_HW_SCAN", 3 },
};

/* enum SER_MEM_SCAN_STATUS_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_mem_scan_status_t_enum[BCM56990_A0_LRD_SER_MEM_SCAN_STATUS_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "USING_SW_SCAN", 1 },
    { "USING_HW_SCAN", 2 },
};

/* enum SER_RECOVERY_KEY_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_recovery_key_type_t_enum[BCM56990_A0_LRD_SER_RECOVERY_KEY_TYPE_T_ENUM_COUNT] = {
    { "SER_RECOVERY_ALL", 0 },
    { "SER_RECOVERY_CACHE_RESTORE", 1 },
    { "SER_RECOVERY_ENTRY_CLEAR", 2 },
    { "SER_RECOVERY_NO_OPERATION", 3 },
};

/* enum SER_RECOVERY_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_recovery_type_t_enum[BCM56990_A0_LRD_SER_RECOVERY_TYPE_T_ENUM_COUNT] = {
    { "SER_RECOVERY_CACHE_RESTORE", 1 },
    { "SER_RECOVERY_ENTRY_CLEAR", 2 },
    { "SER_RECOVERY_NO_OPERATION", 3 },
};

/* enum SER_VALIDATE_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ser_validate_type_t_enum[BCM56990_A0_LRD_SER_VALIDATE_TYPE_T_ENUM_COUNT] = {
    { "SER_VALIDATION", 0 },
    { "SER_NO_VALIDATION", 1 },
};

/* enum SRP_FWD_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_srp_fwd_action_t_enum[BCM56990_A0_LRD_SRP_FWD_ACTION_T_ENUM_COUNT] = {
    { "FORWARD", 0 },
    { "DROP", 1 },
    { "FLOOD", 2 },
};

/* enum STG_STATE_T */
static const shr_enum_map_t bcm56990_a0_lrd_stg_state_t_enum[BCM56990_A0_LRD_STG_STATE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "BLOCK", 1 },
    { "LEARN", 2 },
    { "FORWARD", 3 },
};

/* enum SWITCHED_PKT_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_switched_pkt_type_t_enum[BCM56990_A0_LRD_SWITCHED_PKT_TYPE_T_ENUM_COUNT] = {
    { "NOT_SWITCHED", 0 },
    { "UNICAST_SWITCHED", 2 },
    { "NON_UNICAST_SWITCHED", 3 },
};

/* enum SYNCE_CLK_DIVISOR_T */
static const shr_enum_map_t bcm56990_a0_lrd_synce_clk_divisor_t_enum[BCM56990_A0_LRD_SYNCE_CLK_DIVISOR_T_ENUM_COUNT] = {
    { "DIVIDE_BY_1", 0 },
    { "DIVIDE_BY_5", 1 },
    { "DIVIDE_BY_10", 2 },
    { "DIVIDE_BY_2", 3 },
};

/* enum SYNCE_CLK_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_synce_clk_type_t_enum[BCM56990_A0_LRD_SYNCE_CLK_TYPE_T_ENUM_COUNT] = {
    { "CLK_PRIMARY", 0 },
    { "CLK_BACKUP", 1 },
};

/* enum SYSTEM_PORT_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_system_port_type_t_enum[BCM56990_A0_LRD_SYSTEM_PORT_TYPE_T_ENUM_COUNT] = {
    { "NORMAL_PORT", 0 },
    { "TRUNK_PORT", 1 },
};

/* enum TM_CPU_SCHED_NODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_cpu_sched_node_t_enum[BCM56990_A0_LRD_TM_CPU_SCHED_NODE_T_ENUM_COUNT] = {
    { "L0_SCHED_NODE", 0 },
    { "L1_SCHED_NODE_MC", 2 },
};

/* enum TM_CUT_THROUGH_CLASS_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_cut_through_class_t_enum[BCM56990_A0_LRD_TM_CUT_THROUGH_CLASS_T_ENUM_COUNT] = {
    { "SAF_MODE", 0 },
    { "CUT_THROUGH_CLASS_10G", 1 },
    { "CUT_THROUGH_CLASS_25G", 2 },
    { "CUT_THROUGH_CLASS_40G", 3 },
    { "CUT_THROUGH_CLASS_50G", 4 },
    { "CUT_THROUGH_CLASS_100G", 5 },
    { "CUT_THROUGH_CLASS_200G", 6 },
    { "CUT_THROUGH_CLASS_400G", 7 },
};

/* enum TM_ING_THD_MIN_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_ing_thd_min_t_enum[BCM56990_A0_LRD_TM_ING_THD_MIN_T_ENUM_COUNT] = {
    { "USE_PRI_GRP_MIN", 0 },
    { "USE_PORT_SERVICE_POOL_MIN", 1 },
};

/* enum TM_PERCENTAGE_VALUE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_percentage_value_t_enum[BCM56990_A0_LRD_TM_PERCENTAGE_VALUE_T_ENUM_COUNT] = {
    { "PERCENTAGE_1000", 0 },
    { "PERCENTAGE_125", 1 },
    { "PERCENTAGE_250", 2 },
    { "PERCENTAGE_375", 3 },
    { "PERCENTAGE_500", 4 },
    { "PERCENTAGE_675", 5 },
    { "PERCENTAGE_750", 6 },
    { "PERCENTAGE_875", 7 },
};

/* enum TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_pfc_deadlock_detection_timer_unit_t_enum[BCM56990_A0_LRD_TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T_ENUM_COUNT] = {
    { "TIME_1_MS", 0 },
    { "TIME_10_MS", 1 },
    { "TIME_100_MS", 2 },
};

/* enum TM_SCHED_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_sched_mode_t_enum[BCM56990_A0_LRD_TM_SCHED_MODE_T_ENUM_COUNT] = {
    { "SP", 0 },
    { "RR", 1 },
};

/* enum TM_SCHED_NODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_sched_node_t_enum[BCM56990_A0_LRD_TM_SCHED_NODE_T_ENUM_COUNT] = {
    { "L0_SCHED_NODE", 0 },
    { "L1_SCHED_NODE_UC", 1 },
    { "L1_SCHED_NODE_MC", 2 },
};

/* enum TM_STAT_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_stat_type_t_enum[BCM56990_A0_LRD_TM_STAT_TYPE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "CURRENT_USAGE_CELLS", 1 },
    { "MAX_USAGE_CELLS", 2 },
    { "CURRENT_AVAILABLE_CELLS", 3 },
    { "MIN_AVAILABLE_CELLS", 4 },
};

/* enum TM_THD_ALPHA_VALUE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_thd_alpha_value_t_enum[BCM56990_A0_LRD_TM_THD_ALPHA_VALUE_T_ENUM_COUNT] = {
    { "ALPHA_1_128", 0 },
    { "ALPHA_1_64", 1 },
    { "ALPHA_1_32", 2 },
    { "ALPHA_1_16", 3 },
    { "ALPHA_1_8", 4 },
    { "ALPHA_1_4", 5 },
    { "ALPHA_1_2", 6 },
    { "ALPHA_1", 7 },
    { "ALPHA_2", 8 },
    { "ALPHA_4", 9 },
    { "ALPHA_8", 10 },
};

/* enum TM_THD_DYNAMIC_GROUP_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_thd_dynamic_group_t_enum[BCM56990_A0_LRD_TM_THD_DYNAMIC_GROUP_T_ENUM_COUNT] = {
    { "MID_PRI_GROUP", 0 },
    { "LOW_PRI_GROUP", 1 },
    { "HIGH_PRI_GROUP", 2 },
};

/* enum TM_THD_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_thd_mode_t_enum[BCM56990_A0_LRD_TM_THD_MODE_T_ENUM_COUNT] = {
    { "LOSSY", 0 },
    { "LOSSLESS", 1 },
    { "LOSSY_AND_LOSSLESS", 2 },
};

/* enum TM_WRED_DROP_PERCENTAGE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_wred_drop_percentage_t_enum[BCM56990_A0_LRD_TM_WRED_DROP_PERCENTAGE_T_ENUM_COUNT] = {
    { "TM_WRED_DROP_PERCENTAGE_0", 0 },
    { "TM_WRED_DROP_PERCENTAGE_1", 1 },
    { "TM_WRED_DROP_PERCENTAGE_2", 2 },
    { "TM_WRED_DROP_PERCENTAGE_3", 3 },
    { "TM_WRED_DROP_PERCENTAGE_4", 4 },
    { "TM_WRED_DROP_PERCENTAGE_5", 5 },
    { "TM_WRED_DROP_PERCENTAGE_6", 6 },
    { "TM_WRED_DROP_PERCENTAGE_7", 7 },
    { "TM_WRED_DROP_PERCENTAGE_8", 8 },
    { "TM_WRED_DROP_PERCENTAGE_9", 9 },
    { "TM_WRED_DROP_PERCENTAGE_10", 10 },
    { "TM_WRED_DROP_PERCENTAGE_25", 11 },
    { "TM_WRED_DROP_PERCENTAGE_50", 12 },
    { "TM_WRED_DROP_PERCENTAGE_75", 13 },
    { "TM_WRED_DROP_PERCENTAGE_100", 14 },
};

/* enum TM_WRED_JITTER_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_wred_jitter_t_enum[BCM56990_A0_LRD_TM_WRED_JITTER_T_ENUM_COUNT] = {
    { "TM_WRED_JITTER_RANGE_50NS_0", 1 },
    { "TM_WRED_JITTER_RANGE_150NS_0", 2 },
    { "TM_WRED_JITTER_RANGE_350NS_0", 3 },
    { "TM_WRED_JITTER_RANGE_750NS_0", 4 },
    { "TM_WRED_JITTER_RANGE_1550NS_0", 5 },
    { "TM_WRED_JITTER_RANGE_3150NS_0", 6 },
    { "TM_WRED_JITTER_RANGE_6350NS_0", 7 },
};

/* enum TM_WRED_TIME_DOMAIN_T */
static const shr_enum_map_t bcm56990_a0_lrd_tm_wred_time_domain_t_enum[BCM56990_A0_LRD_TM_WRED_TIME_DOMAIN_T_ENUM_COUNT] = {
    { "TIME_DOMAIN_0_5_US", 0 },
    { "TIME_DOMAIN_1_US", 1 },
    { "TIME_DOMAIN_1_5_US", 2 },
    { "TIME_DOMAIN_2_US", 3 },
    { "TIME_DOMAIN_2_5_US", 4 },
    { "TIME_DOMAIN_3_US", 5 },
    { "TIME_DOMAIN_3_5_US", 6 },
    { "TIME_DOMAIN_4_US", 7 },
    { "TIME_DOMAIN_4_5_US", 8 },
    { "TIME_DOMAIN_5_US", 9 },
    { "TIME_DOMAIN_5_5_US", 10 },
    { "TIME_DOMAIN_6_US", 11 },
    { "TIME_DOMAIN_6_5_US", 12 },
    { "TIME_DOMAIN_7_US", 13 },
    { "TIME_DOMAIN_7_5_US", 14 },
    { "TIME_DOMAIN_8_US", 15 },
    { "TIME_DOMAIN_8_5_US", 16 },
    { "TIME_DOMAIN_9_US", 17 },
    { "TIME_DOMAIN_9_5_US", 18 },
    { "TIME_DOMAIN_10_US", 19 },
    { "TIME_DOMAIN_10_5_US", 20 },
    { "TIME_DOMAIN_11_US", 21 },
    { "TIME_DOMAIN_11_5_US", 22 },
    { "TIME_DOMAIN_12_US", 23 },
    { "TIME_DOMAIN_12_5_US", 24 },
    { "TIME_DOMAIN_13_US", 25 },
    { "TIME_DOMAIN_13_5_US", 26 },
    { "TIME_DOMAIN_14_US", 27 },
    { "TIME_DOMAIN_14_5_US", 28 },
    { "TIME_DOMAIN_15_US", 29 },
    { "TIME_DOMAIN_15_5_US", 30 },
    { "TIME_DOMAIN_16_US", 31 },
    { "TIME_DOMAIN_16_5_US", 32 },
    { "TIME_DOMAIN_17_US", 33 },
    { "TIME_DOMAIN_17_5_US", 34 },
    { "TIME_DOMAIN_18_US", 35 },
    { "TIME_DOMAIN_18_5_US", 36 },
    { "TIME_DOMAIN_19_US", 37 },
    { "TIME_DOMAIN_19_5_US", 38 },
    { "TIME_DOMAIN_20_US", 39 },
    { "TIME_DOMAIN_20_5_US", 40 },
    { "TIME_DOMAIN_21_US", 41 },
    { "TIME_DOMAIN_21_5_US", 42 },
    { "TIME_DOMAIN_22_US", 43 },
    { "TIME_DOMAIN_22_5_US", 44 },
    { "TIME_DOMAIN_23_US", 45 },
    { "TIME_DOMAIN_23_5_US", 46 },
    { "TIME_DOMAIN_24_US", 47 },
    { "TIME_DOMAIN_24_5_US", 48 },
    { "TIME_DOMAIN_25_US", 49 },
    { "TIME_DOMAIN_25_5_US", 50 },
    { "TIME_DOMAIN_26_US", 51 },
    { "TIME_DOMAIN_26_5_US", 52 },
    { "TIME_DOMAIN_27_US", 53 },
    { "TIME_DOMAIN_27_5_US", 54 },
    { "TIME_DOMAIN_28_US", 55 },
    { "TIME_DOMAIN_28_5_US", 56 },
    { "TIME_DOMAIN_29_US", 57 },
    { "TIME_DOMAIN_29_5_US", 58 },
    { "TIME_DOMAIN_30_US", 59 },
    { "TIME_DOMAIN_30_5_US", 60 },
    { "TIME_DOMAIN_31_US", 61 },
    { "TIME_DOMAIN_31_5_US", 62 },
    { "TIME_DOMAIN_32_US", 63 },
};

/* enum TNL_IPV4_CONFIG_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_ipv4_config_mode_t_enum[BCM56990_A0_LRD_TNL_IPV4_CONFIG_MODE_T_ENUM_COUNT] = {
    { "CONFIG", 0 },
    { "AUTO", 1 },
};

/* enum TNL_IPV4_DECAP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_ipv4_decap_type_t_enum[BCM56990_A0_LRD_TNL_IPV4_DECAP_TYPE_T_ENUM_COUNT] = {
    { "IP6TOIP4", 0 },
    { "ISATAP", 1 },
    { "IP6TOIP4SECURE", 2 },
    { "RESERVED", 3 },
};

/* enum TNL_IPV6_CONFIG_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_ipv6_config_mode_t_enum[BCM56990_A0_LRD_TNL_IPV6_CONFIG_MODE_T_ENUM_COUNT] = {
    { "CONFIG", 0 },
    { "AUTO", 1 },
};

/* enum TNL_IPV6_DECAP_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_ipv6_decap_type_t_enum[BCM56990_A0_LRD_TNL_IPV6_DECAP_TYPE_T_ENUM_COUNT] = {
    { "IP6TOIP4", 0 },
    { "ISATAP", 1 },
    { "IP6TOIP4SECURE", 2 },
    { "RESERVED", 3 },
};

/* enum TNL_IPV6_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_ipv6_type_t_enum[BCM56990_A0_LRD_TNL_IPV6_TYPE_T_ENUM_COUNT] = {
    { "IP", 0 },
    { "GRE", 4 },
    { "PIMSM_DR1", 5 },
    { "PIMSM_DR2", 6 },
    { "AMT", 10 },
};

/* enum TNL_MPLS_EXP_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_mpls_exp_mode_t_enum[BCM56990_A0_LRD_TNL_MPLS_EXP_MODE_T_ENUM_COUNT] = {
    { "FIXED", 0 },
    { "MAP", 1 },
    { "USE_INNER_LABEL", 2 },
    { "USE_SWAP_LABEL", 3 },
};

/* enum TNL_MPLS_LABEL_ACTION_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_mpls_label_action_t_enum[BCM56990_A0_LRD_TNL_MPLS_LABEL_ACTION_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "SWAP", 2 },
    { "PRESERVE", 3 },
};

/* enum TNL_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_tnl_type_t_enum[BCM56990_A0_LRD_TNL_TYPE_T_ENUM_COUNT] = {
    { "IP", 0 },
    { "IP6TOIP4", 1 },
    { "ISATAP", 2 },
    { "IP6TOIP4Secure", 3 },
    { "GRE", 4 },
    { "PIMSM_DR1", 5 },
    { "PIMSM_DR2", 6 },
};

/* enum TRUNK_FAILOVER_RTAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_trunk_failover_rtag_t_enum[BCM56990_A0_LRD_TRUNK_FAILOVER_RTAG_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "SMAC", 1 },
    { "DMAC", 2 },
    { "SRCDSTMAC", 3 },
    { "SIP", 4 },
    { "DIP", 5 },
    { "SRCDSTIP", 6 },
    { "LB_HASH", 7 },
};

/* enum TRUNK_FAST_LB_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_trunk_fast_lb_mode_t_enum[BCM56990_A0_LRD_TRUNK_FAST_LB_MODE_T_ENUM_COUNT] = {
    { "REG_HASH", 0 },
    { "RANDOM", 1 },
};

/* enum TS_CF_UPDATE_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ts_cf_update_mode_t_enum[BCM56990_A0_LRD_TS_CF_UPDATE_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "PORT_BASED_ENABLE", 1 },
    { "ING_UPDATE_BASED_ENABLE", 2 },
};

/* enum TS_IEEE1588_VERSION_T */
static const shr_enum_map_t bcm56990_a0_lrd_ts_ieee1588_version_t_enum[BCM56990_A0_LRD_TS_IEEE1588_VERSION_T_ENUM_COUNT] = {
    { "VER_EQ_2", 0 },
    { "VER_GT_OR_EQ_2", 1 },
};

/* enum TS_TIMESTAMPING_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_ts_timestamping_mode_t_enum[BCM56990_A0_LRD_TS_TIMESTAMPING_MODE_T_ENUM_COUNT] = {
    { "TIMESTAMP_32_MODE", 0 },
    { "TIMESTAMP_48_MODE", 1 },
};

/* enum UDF_BASE_LAYER_ENCODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_udf_base_layer_encode_t_enum[BCM56990_A0_LRD_UDF_BASE_LAYER_ENCODE_T_ENUM_COUNT] = {
    { "MODULE_HDR", 0 },
    { "L2_HDR", 1 },
    { "OUTER_L3_HDR", 2 },
    { "INNER_L3_HDR", 3 },
    { "L4_HDR", 4 },
};

/* enum UDF_PKT_FORMAT_L2_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_udf_pkt_format_l2_type_t_enum[BCM56990_A0_LRD_UDF_PKT_FORMAT_L2_TYPE_T_ENUM_COUNT] = {
    { "ETHER_2", 0 },
    { "SNAP", 1 },
    { "LLC", 2 },
    { "OTHER", 3 },
};

/* enum UDF_PKT_FORMAT_L3_HDR_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_udf_pkt_format_l3_hdr_type_t_enum[BCM56990_A0_LRD_UDF_PKT_FORMAT_L3_HDR_TYPE_T_ENUM_COUNT] = {
    { "IPV4_NO_OPTIONS", 0 },
    { "IPV4_WITH_OPTIONS", 1 },
    { "NON_IP", 2 },
    { "IPV6_NO_EXTN", 4 },
    { "IPV6_WITH_EXTN", 5 },
};

/* enum VLAN_BLOCK_MASK_MODE_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_block_mask_mode_t_enum[BCM56990_A0_LRD_VLAN_BLOCK_MASK_MODE_T_ENUM_COUNT] = {
    { "USE_NONE", 0 },
    { "USE_BLOCK_MASK_A", 1 },
    { "USE_BLOCK_MASK_B", 2 },
    { "USE_BLOCK_MASK_A_B", 3 },
};

/* enum VLAN_EGR_SOT_OCFI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_egr_sot_ocfi_t_enum[BCM56990_A0_LRD_VLAN_EGR_SOT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 1 },
};

/* enum VLAN_EGR_SOT_OPRI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_egr_sot_opri_t_enum[BCM56990_A0_LRD_VLAN_EGR_SOT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 1 },
};

/* enum VLAN_EGR_SOT_OTAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_egr_sot_otag_t_enum[BCM56990_A0_LRD_VLAN_EGR_SOT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_EGR_SOT_POTAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_egr_sot_potag_t_enum[BCM56990_A0_LRD_VLAN_EGR_SOT_POTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_EGR_UT_OCFI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_egr_ut_ocfi_t_enum[BCM56990_A0_LRD_VLAN_EGR_UT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_EGR_UT_OPRI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_egr_ut_opri_t_enum[BCM56990_A0_LRD_VLAN_EGR_UT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_EGR_UT_OTAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_egr_ut_otag_t_enum[BCM56990_A0_LRD_VLAN_EGR_UT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_SOT_OCFI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_ing_sot_ocfi_t_enum[BCM56990_A0_LRD_VLAN_ING_SOT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_ING_SOT_OPRI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_ing_sot_opri_t_enum[BCM56990_A0_LRD_VLAN_ING_SOT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_ING_SOT_OTAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_ing_sot_otag_t_enum[BCM56990_A0_LRD_VLAN_ING_SOT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_ING_SOT_POTAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_ing_sot_potag_t_enum[BCM56990_A0_LRD_VLAN_ING_SOT_POTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_ING_UT_OCFI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_ing_ut_ocfi_t_enum[BCM56990_A0_LRD_VLAN_ING_UT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_UT_OPRI_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_ing_ut_opri_t_enum[BCM56990_A0_LRD_VLAN_ING_UT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_UT_OTAG_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_ing_ut_otag_t_enum[BCM56990_A0_LRD_VLAN_ING_UT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_TAG_TYPE_T */
static const shr_enum_map_t bcm56990_a0_lrd_vlan_tag_type_t_enum[BCM56990_A0_LRD_VLAN_TAG_TYPE_T_ENUM_COUNT] = {
    { "UNTAGGED", 0 },
    { "SINGLE_TAGGED", 1 },
};

const bcmltd_enum_type_t
bcm56990_a0_lrd_enum_type[BCM56990_A0_LRD_ENUM_TYPE_COUNT] = {
    {
        "ALPM_COMP_KEY_TYPE_T",
        BCM56990_A0_LRD_ALPM_COMP_KEY_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_alpm_comp_key_type_t_enum,
    },
    {
        "ALPM_CONTROL_STATE_T",
        BCM56990_A0_LRD_ALPM_CONTROL_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_alpm_control_state_t_enum,
    },
    {
        "ALPM_DB_T",
        BCM56990_A0_LRD_ALPM_DB_T_ENUM_COUNT,
        bcm56990_a0_lrd_alpm_db_t_enum,
    },
    {
        "ALPM_HIT_MODE_T",
        BCM56990_A0_LRD_ALPM_HIT_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_alpm_hit_mode_t_enum,
    },
    {
        "ALPM_KEY_INPUT_T",
        BCM56990_A0_LRD_ALPM_KEY_INPUT_T_ENUM_COUNT,
        bcm56990_a0_lrd_alpm_key_input_t_enum,
    },
    {
        "ALPM_KEY_TYPE_T",
        BCM56990_A0_LRD_ALPM_KEY_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_alpm_key_type_t_enum,
    },
    {
        "CTR_EFLEX_OBJ_SRC_T",
        BCM56990_A0_LRD_CTR_EFLEX_OBJ_SRC_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_eflex_obj_src_t_enum,
    },
    {
        "CTR_EFLEX_SCALE_T",
        BCM56990_A0_LRD_CTR_EFLEX_SCALE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_eflex_scale_t_enum,
    },
    {
        "CTR_EFLEX_STOP_TRIGGER_T",
        BCM56990_A0_LRD_CTR_EFLEX_STOP_TRIGGER_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_eflex_stop_trigger_t_enum,
    },
    {
        "CTR_EFLEX_UPDATE_MODE_T",
        BCM56990_A0_LRD_CTR_EFLEX_UPDATE_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_eflex_update_mode_t_enum,
    },
    {
        "CTR_EGR_EFLEX_OBJ_BUS_T",
        BCM56990_A0_LRD_CTR_EGR_EFLEX_OBJ_BUS_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_egr_eflex_obj_bus_t_enum,
    },
    {
        "CTR_EGR_EFLEX_PKT_ATTR_BUS_T",
        BCM56990_A0_LRD_CTR_EGR_EFLEX_PKT_ATTR_BUS_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_egr_eflex_pkt_attr_bus_t_enum,
    },
    {
        "CTR_ING_EFLEX_OBJ_BUS_T",
        BCM56990_A0_LRD_CTR_ING_EFLEX_OBJ_BUS_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_ing_eflex_obj_bus_t_enum,
    },
    {
        "CTR_ING_EFLEX_PKT_ATTR_BUS_T",
        BCM56990_A0_LRD_CTR_ING_EFLEX_PKT_ATTR_BUS_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_ing_eflex_pkt_attr_bus_t_enum,
    },
    {
        "CTR_ING_EFLEX_PKT_RESOLUTION_T",
        BCM56990_A0_LRD_CTR_ING_EFLEX_PKT_RESOLUTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_ctr_ing_eflex_pkt_resolution_t_enum,
    },
    {
        "DEVICE_BS_PLL_REF_CLK_T",
        BCM56990_A0_LRD_DEVICE_BS_PLL_REF_CLK_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_bs_pll_ref_clk_t_enum,
    },
    {
        "DEVICE_CLK_FREQ_T",
        BCM56990_A0_LRD_DEVICE_CLK_FREQ_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_clk_freq_t_enum,
    },
    {
        "DEVICE_EM_BANK_ID_KEY_T",
        BCM56990_A0_LRD_DEVICE_EM_BANK_ID_KEY_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_em_bank_id_key_t_enum,
    },
    {
        "DEVICE_EM_BANK_ID_VALUE_T",
        BCM56990_A0_LRD_DEVICE_EM_BANK_ID_VALUE_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_em_bank_id_value_t_enum,
    },
    {
        "DEVICE_EM_GROUP_ID_KEY_T",
        BCM56990_A0_LRD_DEVICE_EM_GROUP_ID_KEY_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_em_group_id_key_t_enum,
    },
    {
        "DEVICE_EM_GROUP_ID_VALUE_T",
        BCM56990_A0_LRD_DEVICE_EM_GROUP_ID_VALUE_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_em_group_id_value_t_enum,
    },
    {
        "DEVICE_HASH_BANK_ID_KEY_T",
        BCM56990_A0_LRD_DEVICE_HASH_BANK_ID_KEY_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_hash_bank_id_key_t_enum,
    },
    {
        "DEVICE_HASH_VECTOR_T",
        BCM56990_A0_LRD_DEVICE_HASH_VECTOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_hash_vector_t_enum,
    },
    {
        "DEVICE_SEQ_RESET_T",
        BCM56990_A0_LRD_DEVICE_SEQ_RESET_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_seq_reset_t_enum,
    },
    {
        "DEVICE_TS_PLL_REF_CLK_T",
        BCM56990_A0_LRD_DEVICE_TS_PLL_REF_CLK_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_ts_pll_ref_clk_t_enum,
    },
    {
        "DEVICE_VARIANT_T",
        BCM56990_A0_LRD_DEVICE_VARIANT_T_ENUM_COUNT,
        bcm56990_a0_lrd_device_variant_t_enum,
    },
    {
        "DLB_ASSIGNMENT_MODE_T",
        BCM56990_A0_LRD_DLB_ASSIGNMENT_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_dlb_assignment_mode_t_enum,
    },
    {
        "DLB_FLOW_SET_SIZE_T",
        BCM56990_A0_LRD_DLB_FLOW_SET_SIZE_T_ENUM_COUNT,
        bcm56990_a0_lrd_dlb_flow_set_size_t_enum,
    },
    {
        "DLB_PORT_SCALING_FACTOR_T",
        BCM56990_A0_LRD_DLB_PORT_SCALING_FACTOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_dlb_port_scaling_factor_t_enum,
    },
    {
        "ECMP_HASH_ALG_T",
        BCM56990_A0_LRD_ECMP_HASH_ALG_T_ENUM_COUNT,
        bcm56990_a0_lrd_ecmp_hash_alg_t_enum,
    },
    {
        "ECMP_HASH_MASK_T",
        BCM56990_A0_LRD_ECMP_HASH_MASK_T_ENUM_COUNT,
        bcm56990_a0_lrd_ecmp_hash_mask_t_enum,
    },
    {
        "ECMP_LB_MODE_T",
        BCM56990_A0_LRD_ECMP_LB_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ecmp_lb_mode_t_enum,
    },
    {
        "ECMP_RH_SIZE_T",
        BCM56990_A0_LRD_ECMP_RH_SIZE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ecmp_rh_size_t_enum,
    },
    {
        "ECMP_WEIGHTED_MODE_T",
        BCM56990_A0_LRD_ECMP_WEIGHTED_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ecmp_weighted_mode_t_enum,
    },
    {
        "ECMP_WEIGHTED_SIZE_T",
        BCM56990_A0_LRD_ECMP_WEIGHTED_SIZE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ecmp_weighted_size_t_enum,
    },
    {
        "ENUM_NAME_T",
        BCM56990_A0_LRD_ENUM_NAME_T_ENUM_COUNT,
        bcm56990_a0_lrd_enum_name_t_enum,
    },
    {
        "ETRAP_CRITICAL_T",
        BCM56990_A0_LRD_ETRAP_CRITICAL_T_ENUM_COUNT,
        bcm56990_a0_lrd_etrap_critical_t_enum,
    },
    {
        "ETRAP_HASH_SEL_T",
        BCM56990_A0_LRD_ETRAP_HASH_SEL_T_ENUM_COUNT,
        bcm56990_a0_lrd_etrap_hash_sel_t_enum,
    },
    {
        "ETRAP_INTERVAL_T",
        BCM56990_A0_LRD_ETRAP_INTERVAL_T_ENUM_COUNT,
        bcm56990_a0_lrd_etrap_interval_t_enum,
    },
    {
        "EVICTION_MODE_T",
        BCM56990_A0_LRD_EVICTION_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_eviction_mode_t_enum,
    },
    {
        "FORWARDING_BEHAVIOR_T",
        BCM56990_A0_LRD_FORWARDING_BEHAVIOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_forwarding_behavior_t_enum,
    },
    {
        "FP_CLASS_ID_SEL_T",
        BCM56990_A0_LRD_FP_CLASS_ID_SEL_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_class_id_sel_t_enum,
    },
    {
        "FP_EGR_ENTRY_STATE_T",
        BCM56990_A0_LRD_FP_EGR_ENTRY_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_entry_state_t_enum,
    },
    {
        "FP_EGR_GRP_MODE_T",
        BCM56990_A0_LRD_FP_EGR_GRP_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_grp_mode_t_enum,
    },
    {
        "FP_EGR_PORT_PKT_TYPE_T",
        BCM56990_A0_LRD_FP_EGR_PORT_PKT_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_port_pkt_type_t_enum,
    },
    {
        "FP_EGR_QUAL_COLOR_T",
        BCM56990_A0_LRD_FP_EGR_QUAL_COLOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_qual_color_t_enum,
    },
    {
        "FP_EGR_QUAL_FWD_TYPE_T",
        BCM56990_A0_LRD_FP_EGR_QUAL_FWD_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_qual_fwd_type_t_enum,
    },
    {
        "FP_EGR_QUAL_IFP_CLASS_ID_TYPE_T",
        BCM56990_A0_LRD_FP_EGR_QUAL_IFP_CLASS_ID_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_qual_ifp_class_id_type_t_enum,
    },
    {
        "FP_EGR_QUAL_IP_FRAG_T",
        BCM56990_A0_LRD_FP_EGR_QUAL_IP_FRAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_qual_ip_frag_t_enum,
    },
    {
        "FP_EGR_QUAL_IP_TYPE_T",
        BCM56990_A0_LRD_FP_EGR_QUAL_IP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_qual_ip_type_t_enum,
    },
    {
        "FP_EGR_QUAL_L2_FORMAT_T",
        BCM56990_A0_LRD_FP_EGR_QUAL_L2_FORMAT_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_egr_qual_l2_format_t_enum,
    },
    {
        "FP_EM_ACTION_COLOR_T",
        BCM56990_A0_LRD_FP_EM_ACTION_COLOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_action_color_t_enum,
    },
    {
        "FP_EM_ACTION_HIGIG_CLASS_ID_SELECT_T",
        BCM56990_A0_LRD_FP_EM_ACTION_HIGIG_CLASS_ID_SELECT_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_action_higig_class_id_select_t_enum,
    },
    {
        "FP_EM_ENTRY_STATE_T",
        BCM56990_A0_LRD_FP_EM_ENTRY_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_entry_state_t_enum,
    },
    {
        "FP_EM_GRP_MODE_T",
        BCM56990_A0_LRD_FP_EM_GRP_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_grp_mode_t_enum,
    },
    {
        "FP_EM_PRESEL_QUAL_FWD_TYPE_T",
        BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_FWD_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_presel_qual_fwd_type_t_enum,
    },
    {
        "FP_EM_PRESEL_QUAL_ING_STP_STATE_T",
        BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_ING_STP_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_presel_qual_ing_stp_state_t_enum,
    },
    {
        "FP_EM_PRESEL_QUAL_IP_TYPE_T",
        BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_IP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_presel_qual_ip_type_t_enum,
    },
    {
        "FP_EM_PRESEL_QUAL_LOOPBACK_TYPE_T",
        BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_presel_qual_loopback_type_t_enum,
    },
    {
        "FP_EM_PRESEL_QUAL_TNL_TYPE_T",
        BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_TNL_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_presel_qual_tnl_type_t_enum,
    },
    {
        "FP_EM_PRESEL_QUAL_VXLT_LOOKUP_T",
        BCM56990_A0_LRD_FP_EM_PRESEL_QUAL_VXLT_LOOKUP_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_presel_qual_vxlt_lookup_t_enum,
    },
    {
        "FP_EM_QUAL_FWD_TYPE_T",
        BCM56990_A0_LRD_FP_EM_QUAL_FWD_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_fwd_type_t_enum,
    },
    {
        "FP_EM_QUAL_ING_STP_STATE_T",
        BCM56990_A0_LRD_FP_EM_QUAL_ING_STP_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_ing_stp_state_t_enum,
    },
    {
        "FP_EM_QUAL_INNER_TPID_T",
        BCM56990_A0_LRD_FP_EM_QUAL_INNER_TPID_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_inner_tpid_t_enum,
    },
    {
        "FP_EM_QUAL_IP_FRAG_T",
        BCM56990_A0_LRD_FP_EM_QUAL_IP_FRAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_ip_frag_t_enum,
    },
    {
        "FP_EM_QUAL_IP_TYPE_T",
        BCM56990_A0_LRD_FP_EM_QUAL_IP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_ip_type_t_enum,
    },
    {
        "FP_EM_QUAL_L2_FORMAT_T",
        BCM56990_A0_LRD_FP_EM_QUAL_L2_FORMAT_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_l2_format_t_enum,
    },
    {
        "FP_EM_QUAL_LOOPBACK_TYPE_T",
        BCM56990_A0_LRD_FP_EM_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_loopback_type_t_enum,
    },
    {
        "FP_EM_QUAL_MPLS_FWD_LABEL_ACTION_T",
        BCM56990_A0_LRD_FP_EM_QUAL_MPLS_FWD_LABEL_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_mpls_fwd_label_action_t_enum,
    },
    {
        "FP_EM_QUAL_OUTER_TPID_T",
        BCM56990_A0_LRD_FP_EM_QUAL_OUTER_TPID_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_outer_tpid_t_enum,
    },
    {
        "FP_EM_QUAL_TNL_TYPE_T",
        BCM56990_A0_LRD_FP_EM_QUAL_TNL_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_em_qual_tnl_type_t_enum,
    },
    {
        "FP_ING_ACTION_CLASS_ID_TYPE_T",
        BCM56990_A0_LRD_FP_ING_ACTION_CLASS_ID_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_action_class_id_type_t_enum,
    },
    {
        "FP_ING_ACTION_COLOR_T",
        BCM56990_A0_LRD_FP_ING_ACTION_COLOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_action_color_t_enum,
    },
    {
        "FP_ING_ACTION_HIGIG_CLASS_ID_SELECT_T",
        BCM56990_A0_LRD_FP_ING_ACTION_HIGIG_CLASS_ID_SELECT_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_action_higig_class_id_select_t_enum,
    },
    {
        "FP_ING_ENTRY_STATE_T",
        BCM56990_A0_LRD_FP_ING_ENTRY_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_entry_state_t_enum,
    },
    {
        "FP_ING_GRP_MODE_T",
        BCM56990_A0_LRD_FP_ING_GRP_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_grp_mode_t_enum,
    },
    {
        "FP_ING_GRP_SLICE_TYPE_T",
        BCM56990_A0_LRD_FP_ING_GRP_SLICE_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_grp_slice_type_t_enum,
    },
    {
        "FP_ING_GRP_STATUS_T",
        BCM56990_A0_LRD_FP_ING_GRP_STATUS_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_grp_status_t_enum,
    },
    {
        "FP_ING_PRESEL_QUAL_FWD_TYPE_T",
        BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_FWD_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_presel_qual_fwd_type_t_enum,
    },
    {
        "FP_ING_PRESEL_QUAL_ING_STP_STATE_T",
        BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_ING_STP_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_presel_qual_ing_stp_state_t_enum,
    },
    {
        "FP_ING_PRESEL_QUAL_IP_TYPE_T",
        BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_IP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_presel_qual_ip_type_t_enum,
    },
    {
        "FP_ING_PRESEL_QUAL_LOOPBACK_TYPE_T",
        BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_presel_qual_loopback_type_t_enum,
    },
    {
        "FP_ING_PRESEL_QUAL_TNL_TYPE_T",
        BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_TNL_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_presel_qual_tnl_type_t_enum,
    },
    {
        "FP_ING_PRESEL_QUAL_VXLT_LOOKUP_T",
        BCM56990_A0_LRD_FP_ING_PRESEL_QUAL_VXLT_LOOKUP_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_presel_qual_vxlt_lookup_t_enum,
    },
    {
        "FP_ING_QUAL_COLOR_T",
        BCM56990_A0_LRD_FP_ING_QUAL_COLOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_color_t_enum,
    },
    {
        "FP_ING_QUAL_FWD_TYPE_T",
        BCM56990_A0_LRD_FP_ING_QUAL_FWD_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_fwd_type_t_enum,
    },
    {
        "FP_ING_QUAL_ING_STP_STATE_T",
        BCM56990_A0_LRD_FP_ING_QUAL_ING_STP_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_ing_stp_state_t_enum,
    },
    {
        "FP_ING_QUAL_INNER_TPID_T",
        BCM56990_A0_LRD_FP_ING_QUAL_INNER_TPID_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_inner_tpid_t_enum,
    },
    {
        "FP_ING_QUAL_IP_FRAG_T",
        BCM56990_A0_LRD_FP_ING_QUAL_IP_FRAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_ip_frag_t_enum,
    },
    {
        "FP_ING_QUAL_IP_TYPE_T",
        BCM56990_A0_LRD_FP_ING_QUAL_IP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_ip_type_t_enum,
    },
    {
        "FP_ING_QUAL_L2_FORMAT_T",
        BCM56990_A0_LRD_FP_ING_QUAL_L2_FORMAT_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_l2_format_t_enum,
    },
    {
        "FP_ING_QUAL_LOOPBACK_TYPE_T",
        BCM56990_A0_LRD_FP_ING_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_loopback_type_t_enum,
    },
    {
        "FP_ING_QUAL_MPLS_FWD_LABEL_ACTION_T",
        BCM56990_A0_LRD_FP_ING_QUAL_MPLS_FWD_LABEL_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_mpls_fwd_label_action_t_enum,
    },
    {
        "FP_ING_QUAL_OUTER_TPID_T",
        BCM56990_A0_LRD_FP_ING_QUAL_OUTER_TPID_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_outer_tpid_t_enum,
    },
    {
        "FP_ING_QUAL_TNL_TYPE_T",
        BCM56990_A0_LRD_FP_ING_QUAL_TNL_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_ing_qual_tnl_type_t_enum,
    },
    {
        "FP_LOOPBACK_TYPE_T",
        BCM56990_A0_LRD_FP_LOOPBACK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_loopback_type_t_enum,
    },
    {
        "FP_SRC_CLASS_MODE_T",
        BCM56990_A0_LRD_FP_SRC_CLASS_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_src_class_mode_t_enum,
    },
    {
        "FP_VLAN_ACTION_COLOR_T",
        BCM56990_A0_LRD_FP_VLAN_ACTION_COLOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_action_color_t_enum,
    },
    {
        "FP_VLAN_ACTION_TNL_TYPE_T",
        BCM56990_A0_LRD_FP_VLAN_ACTION_TNL_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_action_tnl_type_t_enum,
    },
    {
        "FP_VLAN_ENTRY_STATE_T",
        BCM56990_A0_LRD_FP_VLAN_ENTRY_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_entry_state_t_enum,
    },
    {
        "FP_VLAN_GRP_MODE_T",
        BCM56990_A0_LRD_FP_VLAN_GRP_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_grp_mode_t_enum,
    },
    {
        "FP_VLAN_PRIORITY_T",
        BCM56990_A0_LRD_FP_VLAN_PRIORITY_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_priority_t_enum,
    },
    {
        "FP_VLAN_QUAL_IP_FRAG_T",
        BCM56990_A0_LRD_FP_VLAN_QUAL_IP_FRAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_qual_ip_frag_t_enum,
    },
    {
        "FP_VLAN_QUAL_IP_PROTO_COMMON_T",
        BCM56990_A0_LRD_FP_VLAN_QUAL_IP_PROTO_COMMON_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_qual_ip_proto_common_t_enum,
    },
    {
        "FP_VLAN_QUAL_IP_TYPE_T",
        BCM56990_A0_LRD_FP_VLAN_QUAL_IP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_qual_ip_type_t_enum,
    },
    {
        "FP_VLAN_QUAL_L2_FORMAT_T",
        BCM56990_A0_LRD_FP_VLAN_QUAL_L2_FORMAT_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_qual_l2_format_t_enum,
    },
    {
        "FP_VLAN_QUAL_OUTER_TPID_T",
        BCM56990_A0_LRD_FP_VLAN_QUAL_OUTER_TPID_T_ENUM_COUNT,
        bcm56990_a0_lrd_fp_vlan_qual_outer_tpid_t_enum,
    },
    {
        "IGMP_MLD_FWD_ACTION_T",
        BCM56990_A0_LRD_IGMP_MLD_FWD_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_igmp_mld_fwd_action_t_enum,
    },
    {
        "INBAND_TELEMETRY_METADATA_FIELD_T",
        BCM56990_A0_LRD_INBAND_TELEMETRY_METADATA_FIELD_T_ENUM_COUNT,
        bcm56990_a0_lrd_inband_telemetry_metadata_field_t_enum,
    },
    {
        "INBAND_TELEMETRY_METADATA_INSERT_MODE_T",
        BCM56990_A0_LRD_INBAND_TELEMETRY_METADATA_INSERT_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_inband_telemetry_metadata_insert_mode_t_enum,
    },
    {
        "INBAND_TELEMETRY_O_BIT_UPDATE_MODE_T",
        BCM56990_A0_LRD_INBAND_TELEMETRY_O_BIT_UPDATE_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_inband_telemetry_o_bit_update_mode_t_enum,
    },
    {
        "INBAND_TELEMETRY_RESIDENCE_TIME_FORMAT_T",
        BCM56990_A0_LRD_INBAND_TELEMETRY_RESIDENCE_TIME_FORMAT_T_ENUM_COUNT,
        bcm56990_a0_lrd_inband_telemetry_residence_time_format_t_enum,
    },
    {
        "INBAND_TELEMETRY_TIMESTAMP_MODE_T",
        BCM56990_A0_LRD_INBAND_TELEMETRY_TIMESTAMP_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_inband_telemetry_timestamp_mode_t_enum,
    },
    {
        "INBAND_TELEMETRY_USAGE_CELL_MODE_T",
        BCM56990_A0_LRD_INBAND_TELEMETRY_USAGE_CELL_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_inband_telemetry_usage_cell_mode_t_enum,
    },
    {
        "INBAND_TELEMETRY_VECTOR_MATCH_MISS_ACTION_T",
        BCM56990_A0_LRD_INBAND_TELEMETRY_VECTOR_MATCH_MISS_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_inband_telemetry_vector_match_miss_action_t_enum,
    },
    {
        "INT_MMU_REQ_T",
        BCM56990_A0_LRD_INT_MMU_REQ_T_ENUM_COUNT,
        bcm56990_a0_lrd_int_mmu_req_t_enum,
    },
    {
        "IOAM_TYPE_T",
        BCM56990_A0_LRD_IOAM_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ioam_type_t_enum,
    },
    {
        "IPV4_IN_IPV4_DF_MODE_T",
        BCM56990_A0_LRD_IPV4_IN_IPV4_DF_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ipv4_in_ipv4_df_mode_t_enum,
    },
    {
        "IPV4_MC_FLOOD_MODE_T",
        BCM56990_A0_LRD_IPV4_MC_FLOOD_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ipv4_mc_flood_mode_t_enum,
    },
    {
        "IPV6_FLOW_LABEL_SELECT_T",
        BCM56990_A0_LRD_IPV6_FLOW_LABEL_SELECT_T_ENUM_COUNT,
        bcm56990_a0_lrd_ipv6_flow_label_select_t_enum,
    },
    {
        "IPV6_IN_IPV4_DF_MODE_T",
        BCM56990_A0_LRD_IPV6_IN_IPV4_DF_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ipv6_in_ipv4_df_mode_t_enum,
    },
    {
        "IPV6_MC_FLOOD_MODE_T",
        BCM56990_A0_LRD_IPV6_MC_FLOOD_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ipv6_mc_flood_mode_t_enum,
    },
    {
        "L2_DEST_T",
        BCM56990_A0_LRD_L2_DEST_T_ENUM_COUNT,
        bcm56990_a0_lrd_l2_dest_t_enum,
    },
    {
        "L2_LEARN_SRC_T",
        BCM56990_A0_LRD_L2_LEARN_SRC_T_ENUM_COUNT,
        bcm56990_a0_lrd_l2_learn_src_t_enum,
    },
    {
        "L2_MC_FLOOD_MODE_T",
        BCM56990_A0_LRD_L2_MC_FLOOD_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_l2_mc_flood_mode_t_enum,
    },
    {
        "L3_TNL_TYPE_T",
        BCM56990_A0_LRD_L3_TNL_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_l3_tnl_type_t_enum,
    },
    {
        "LB_HASH_ALGORITHM_T",
        BCM56990_A0_LRD_LB_HASH_ALGORITHM_T_ENUM_COUNT,
        bcm56990_a0_lrd_lb_hash_algorithm_t_enum,
    },
    {
        "LB_HASH_FLEX_FIELDS_SELECT_T",
        BCM56990_A0_LRD_LB_HASH_FLEX_FIELDS_SELECT_T_ENUM_COUNT,
        bcm56990_a0_lrd_lb_hash_flex_fields_select_t_enum,
    },
    {
        "LB_HASH_IPSEC_SELECT_T",
        BCM56990_A0_LRD_LB_HASH_IPSEC_SELECT_T_ENUM_COUNT,
        bcm56990_a0_lrd_lb_hash_ipsec_select_t_enum,
    },
    {
        "LB_HASH_IPV6_COLLAPSE_T",
        BCM56990_A0_LRD_LB_HASH_IPV6_COLLAPSE_T_ENUM_COUNT,
        bcm56990_a0_lrd_lb_hash_ipv6_collapse_t_enum,
    },
    {
        "LB_HASH_SUBSET_SELECT_T",
        BCM56990_A0_LRD_LB_HASH_SUBSET_SELECT_T_ENUM_COUNT,
        bcm56990_a0_lrd_lb_hash_subset_select_t_enum,
    },
    {
        "LB_HASH_TUNNEL_PAYLOAD_T",
        BCM56990_A0_LRD_LB_HASH_TUNNEL_PAYLOAD_T_ENUM_COUNT,
        bcm56990_a0_lrd_lb_hash_tunnel_payload_t_enum,
    },
    {
        "LDH_COUNT_MODE_T",
        BCM56990_A0_LRD_LDH_COUNT_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ldh_count_mode_t_enum,
    },
    {
        "LFID_T",
        BCM56990_A0_LRD_LFID_T_ENUM_COUNT,
        bcm56990_a0_lrd_lfid_t_enum,
    },
    {
        "LTID_T",
        BCM56990_A0_LRD_LTID_T_ENUM_COUNT,
        bcm56990_a0_lrd_ltid_t_enum,
    },
    {
        "MIRROR_IP_ENTRY_NUM_T",
        BCM56990_A0_LRD_MIRROR_IP_ENTRY_NUM_T_ENUM_COUNT,
        bcm56990_a0_lrd_mirror_ip_entry_num_t_enum,
    },
    {
        "MIRROR_METADATA_T",
        BCM56990_A0_LRD_MIRROR_METADATA_T_ENUM_COUNT,
        bcm56990_a0_lrd_mirror_metadata_t_enum,
    },
    {
        "MIRROR_TRUNCATE_ACTION_T",
        BCM56990_A0_LRD_MIRROR_TRUNCATE_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_mirror_truncate_action_t_enum,
    },
    {
        "MMRP_FWD_ACTION_T",
        BCM56990_A0_LRD_MMRP_FWD_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_mmrp_fwd_action_t_enum,
    },
    {
        "MPLS_EXP_MAP_ACTION_T",
        BCM56990_A0_LRD_MPLS_EXP_MAP_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_mpls_exp_map_action_t_enum,
    },
    {
        "MPLS_EXP_MODE_T",
        BCM56990_A0_LRD_MPLS_EXP_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_mpls_exp_mode_t_enum,
    },
    {
        "MPLS_TNL_BOS_ACTIONS_T",
        BCM56990_A0_LRD_MPLS_TNL_BOS_ACTIONS_T_ENUM_COUNT,
        bcm56990_a0_lrd_mpls_tnl_bos_actions_t_enum,
    },
    {
        "MPLS_TNL_NON_BOS_ACTIONS_T",
        BCM56990_A0_LRD_MPLS_TNL_NON_BOS_ACTIONS_T_ENUM_COUNT,
        bcm56990_a0_lrd_mpls_tnl_non_bos_actions_t_enum,
    },
    {
        "OPAQUE_TAG_SIZE_T",
        BCM56990_A0_LRD_OPAQUE_TAG_SIZE_T_ENUM_COUNT,
        bcm56990_a0_lrd_opaque_tag_size_t_enum,
    },
    {
        "PC_ABILITY_TYPE_T",
        BCM56990_A0_LRD_PC_ABILITY_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_pc_ability_type_t_enum,
    },
    {
        "PC_FDR_SYMBOL_ERROR_WINDOW_SIZE_T",
        BCM56990_A0_LRD_PC_FDR_SYMBOL_ERROR_WINDOW_SIZE_T_ENUM_COUNT,
        bcm56990_a0_lrd_pc_fdr_symbol_error_window_size_t_enum,
    },
    {
        "PC_PM_MODE_T",
        BCM56990_A0_LRD_PC_PM_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_pc_pm_mode_t_enum,
    },
    {
        "PC_PM_PLL_VCO_RATE_T",
        BCM56990_A0_LRD_PC_PM_PLL_VCO_RATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_pc_pm_pll_vco_rate_t_enum,
    },
    {
        "PFC_DEADLOCK_RECOVERY_ACTION_T",
        BCM56990_A0_LRD_PFC_DEADLOCK_RECOVERY_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_pfc_deadlock_recovery_action_t_enum,
    },
    {
        "PHB_EGR_DSCP_ACTION_T",
        BCM56990_A0_LRD_PHB_EGR_DSCP_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_phb_egr_dscp_action_t_enum,
    },
    {
        "PHB_EGR_L2_TAG_ACTION_T",
        BCM56990_A0_LRD_PHB_EGR_L2_TAG_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_phb_egr_l2_tag_action_t_enum,
    },
    {
        "PHB_EGR_TNL_DSCP_ACTION_T",
        BCM56990_A0_LRD_PHB_EGR_TNL_DSCP_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_phb_egr_tnl_dscp_action_t_enum,
    },
    {
        "PKT_PRI_TYPE_T",
        BCM56990_A0_LRD_PKT_PRI_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_pkt_pri_type_t_enum,
    },
    {
        "PORT_CONTEXT_SEL_T",
        BCM56990_A0_LRD_PORT_CONTEXT_SEL_T_ENUM_COUNT,
        bcm56990_a0_lrd_port_context_sel_t_enum,
    },
    {
        "PORT_OPERATING_MODE_T",
        BCM56990_A0_LRD_PORT_OPERATING_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_port_operating_mode_t_enum,
    },
    {
        "PORT_TYPE_T",
        BCM56990_A0_LRD_PORT_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_port_type_t_enum,
    },
    {
        "PTID_T",
        BCM56990_A0_LRD_PTID_T_ENUM_COUNT,
        bcm56990_a0_lrd_ptid_t_enum,
    },
    {
        "RANGECHECK_FIELD_T",
        BCM56990_A0_LRD_RANGECHECK_FIELD_T_ENUM_COUNT,
        bcm56990_a0_lrd_rangecheck_field_t_enum,
    },
    {
        "SER_BLK_KEY_TYPE_T",
        BCM56990_A0_LRD_SER_BLK_KEY_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_blk_key_type_t_enum,
    },
    {
        "SER_BLK_TYPE_T",
        BCM56990_A0_LRD_SER_BLK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_blk_type_t_enum,
    },
    {
        "SER_CHECK_TYPE_T",
        BCM56990_A0_LRD_SER_CHECK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_check_type_t_enum,
    },
    {
        "SER_ERROR_BIT_NUM_T",
        BCM56990_A0_LRD_SER_ERROR_BIT_NUM_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_error_bit_num_t_enum,
    },
    {
        "SER_ERROR_TYPE_T",
        BCM56990_A0_LRD_SER_ERROR_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_error_type_t_enum,
    },
    {
        "SER_INSTRUCTION_TYPE_T",
        BCM56990_A0_LRD_SER_INSTRUCTION_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_instruction_type_t_enum,
    },
    {
        "SER_MEM_SCAN_MODE_T",
        BCM56990_A0_LRD_SER_MEM_SCAN_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_mem_scan_mode_t_enum,
    },
    {
        "SER_MEM_SCAN_STATUS_T",
        BCM56990_A0_LRD_SER_MEM_SCAN_STATUS_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_mem_scan_status_t_enum,
    },
    {
        "SER_RECOVERY_KEY_TYPE_T",
        BCM56990_A0_LRD_SER_RECOVERY_KEY_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_recovery_key_type_t_enum,
    },
    {
        "SER_RECOVERY_TYPE_T",
        BCM56990_A0_LRD_SER_RECOVERY_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_recovery_type_t_enum,
    },
    {
        "SER_VALIDATE_TYPE_T",
        BCM56990_A0_LRD_SER_VALIDATE_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ser_validate_type_t_enum,
    },
    {
        "SRP_FWD_ACTION_T",
        BCM56990_A0_LRD_SRP_FWD_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_srp_fwd_action_t_enum,
    },
    {
        "STG_STATE_T",
        BCM56990_A0_LRD_STG_STATE_T_ENUM_COUNT,
        bcm56990_a0_lrd_stg_state_t_enum,
    },
    {
        "SWITCHED_PKT_TYPE_T",
        BCM56990_A0_LRD_SWITCHED_PKT_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_switched_pkt_type_t_enum,
    },
    {
        "SYNCE_CLK_DIVISOR_T",
        BCM56990_A0_LRD_SYNCE_CLK_DIVISOR_T_ENUM_COUNT,
        bcm56990_a0_lrd_synce_clk_divisor_t_enum,
    },
    {
        "SYNCE_CLK_TYPE_T",
        BCM56990_A0_LRD_SYNCE_CLK_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_synce_clk_type_t_enum,
    },
    {
        "SYSTEM_PORT_TYPE_T",
        BCM56990_A0_LRD_SYSTEM_PORT_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_system_port_type_t_enum,
    },
    {
        "TM_CPU_SCHED_NODE_T",
        BCM56990_A0_LRD_TM_CPU_SCHED_NODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_cpu_sched_node_t_enum,
    },
    {
        "TM_CUT_THROUGH_CLASS_T",
        BCM56990_A0_LRD_TM_CUT_THROUGH_CLASS_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_cut_through_class_t_enum,
    },
    {
        "TM_ING_THD_MIN_T",
        BCM56990_A0_LRD_TM_ING_THD_MIN_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_ing_thd_min_t_enum,
    },
    {
        "TM_PERCENTAGE_VALUE_T",
        BCM56990_A0_LRD_TM_PERCENTAGE_VALUE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_percentage_value_t_enum,
    },
    {
        "TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T",
        BCM56990_A0_LRD_TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_pfc_deadlock_detection_timer_unit_t_enum,
    },
    {
        "TM_SCHED_MODE_T",
        BCM56990_A0_LRD_TM_SCHED_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_sched_mode_t_enum,
    },
    {
        "TM_SCHED_NODE_T",
        BCM56990_A0_LRD_TM_SCHED_NODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_sched_node_t_enum,
    },
    {
        "TM_STAT_TYPE_T",
        BCM56990_A0_LRD_TM_STAT_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_stat_type_t_enum,
    },
    {
        "TM_THD_ALPHA_VALUE_T",
        BCM56990_A0_LRD_TM_THD_ALPHA_VALUE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_thd_alpha_value_t_enum,
    },
    {
        "TM_THD_DYNAMIC_GROUP_T",
        BCM56990_A0_LRD_TM_THD_DYNAMIC_GROUP_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_thd_dynamic_group_t_enum,
    },
    {
        "TM_THD_MODE_T",
        BCM56990_A0_LRD_TM_THD_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_thd_mode_t_enum,
    },
    {
        "TM_WRED_DROP_PERCENTAGE_T",
        BCM56990_A0_LRD_TM_WRED_DROP_PERCENTAGE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_wred_drop_percentage_t_enum,
    },
    {
        "TM_WRED_JITTER_T",
        BCM56990_A0_LRD_TM_WRED_JITTER_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_wred_jitter_t_enum,
    },
    {
        "TM_WRED_TIME_DOMAIN_T",
        BCM56990_A0_LRD_TM_WRED_TIME_DOMAIN_T_ENUM_COUNT,
        bcm56990_a0_lrd_tm_wred_time_domain_t_enum,
    },
    {
        "TNL_IPV4_CONFIG_MODE_T",
        BCM56990_A0_LRD_TNL_IPV4_CONFIG_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_ipv4_config_mode_t_enum,
    },
    {
        "TNL_IPV4_DECAP_TYPE_T",
        BCM56990_A0_LRD_TNL_IPV4_DECAP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_ipv4_decap_type_t_enum,
    },
    {
        "TNL_IPV6_CONFIG_MODE_T",
        BCM56990_A0_LRD_TNL_IPV6_CONFIG_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_ipv6_config_mode_t_enum,
    },
    {
        "TNL_IPV6_DECAP_TYPE_T",
        BCM56990_A0_LRD_TNL_IPV6_DECAP_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_ipv6_decap_type_t_enum,
    },
    {
        "TNL_IPV6_TYPE_T",
        BCM56990_A0_LRD_TNL_IPV6_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_ipv6_type_t_enum,
    },
    {
        "TNL_MPLS_EXP_MODE_T",
        BCM56990_A0_LRD_TNL_MPLS_EXP_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_mpls_exp_mode_t_enum,
    },
    {
        "TNL_MPLS_LABEL_ACTION_T",
        BCM56990_A0_LRD_TNL_MPLS_LABEL_ACTION_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_mpls_label_action_t_enum,
    },
    {
        "TNL_TYPE_T",
        BCM56990_A0_LRD_TNL_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_tnl_type_t_enum,
    },
    {
        "TRUNK_FAILOVER_RTAG_T",
        BCM56990_A0_LRD_TRUNK_FAILOVER_RTAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_trunk_failover_rtag_t_enum,
    },
    {
        "TRUNK_FAST_LB_MODE_T",
        BCM56990_A0_LRD_TRUNK_FAST_LB_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_trunk_fast_lb_mode_t_enum,
    },
    {
        "TS_CF_UPDATE_MODE_T",
        BCM56990_A0_LRD_TS_CF_UPDATE_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ts_cf_update_mode_t_enum,
    },
    {
        "TS_IEEE1588_VERSION_T",
        BCM56990_A0_LRD_TS_IEEE1588_VERSION_T_ENUM_COUNT,
        bcm56990_a0_lrd_ts_ieee1588_version_t_enum,
    },
    {
        "TS_TIMESTAMPING_MODE_T",
        BCM56990_A0_LRD_TS_TIMESTAMPING_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_ts_timestamping_mode_t_enum,
    },
    {
        "UDF_BASE_LAYER_ENCODE_T",
        BCM56990_A0_LRD_UDF_BASE_LAYER_ENCODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_udf_base_layer_encode_t_enum,
    },
    {
        "UDF_PKT_FORMAT_L2_TYPE_T",
        BCM56990_A0_LRD_UDF_PKT_FORMAT_L2_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_udf_pkt_format_l2_type_t_enum,
    },
    {
        "UDF_PKT_FORMAT_L3_HDR_TYPE_T",
        BCM56990_A0_LRD_UDF_PKT_FORMAT_L3_HDR_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_udf_pkt_format_l3_hdr_type_t_enum,
    },
    {
        "VLAN_BLOCK_MASK_MODE_T",
        BCM56990_A0_LRD_VLAN_BLOCK_MASK_MODE_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_block_mask_mode_t_enum,
    },
    {
        "VLAN_EGR_SOT_OCFI_T",
        BCM56990_A0_LRD_VLAN_EGR_SOT_OCFI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_egr_sot_ocfi_t_enum,
    },
    {
        "VLAN_EGR_SOT_OPRI_T",
        BCM56990_A0_LRD_VLAN_EGR_SOT_OPRI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_egr_sot_opri_t_enum,
    },
    {
        "VLAN_EGR_SOT_OTAG_T",
        BCM56990_A0_LRD_VLAN_EGR_SOT_OTAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_egr_sot_otag_t_enum,
    },
    {
        "VLAN_EGR_SOT_POTAG_T",
        BCM56990_A0_LRD_VLAN_EGR_SOT_POTAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_egr_sot_potag_t_enum,
    },
    {
        "VLAN_EGR_UT_OCFI_T",
        BCM56990_A0_LRD_VLAN_EGR_UT_OCFI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_egr_ut_ocfi_t_enum,
    },
    {
        "VLAN_EGR_UT_OPRI_T",
        BCM56990_A0_LRD_VLAN_EGR_UT_OPRI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_egr_ut_opri_t_enum,
    },
    {
        "VLAN_EGR_UT_OTAG_T",
        BCM56990_A0_LRD_VLAN_EGR_UT_OTAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_egr_ut_otag_t_enum,
    },
    {
        "VLAN_ING_SOT_OCFI_T",
        BCM56990_A0_LRD_VLAN_ING_SOT_OCFI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_ing_sot_ocfi_t_enum,
    },
    {
        "VLAN_ING_SOT_OPRI_T",
        BCM56990_A0_LRD_VLAN_ING_SOT_OPRI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_ing_sot_opri_t_enum,
    },
    {
        "VLAN_ING_SOT_OTAG_T",
        BCM56990_A0_LRD_VLAN_ING_SOT_OTAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_ing_sot_otag_t_enum,
    },
    {
        "VLAN_ING_SOT_POTAG_T",
        BCM56990_A0_LRD_VLAN_ING_SOT_POTAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_ing_sot_potag_t_enum,
    },
    {
        "VLAN_ING_UT_OCFI_T",
        BCM56990_A0_LRD_VLAN_ING_UT_OCFI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_ing_ut_ocfi_t_enum,
    },
    {
        "VLAN_ING_UT_OPRI_T",
        BCM56990_A0_LRD_VLAN_ING_UT_OPRI_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_ing_ut_opri_t_enum,
    },
    {
        "VLAN_ING_UT_OTAG_T",
        BCM56990_A0_LRD_VLAN_ING_UT_OTAG_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_ing_ut_otag_t_enum,
    },
    {
        "VLAN_TAG_TYPE_T",
        BCM56990_A0_LRD_VLAN_TAG_TYPE_T_ENUM_COUNT,
        bcm56990_a0_lrd_vlan_tag_type_t_enum,
    },
};

bcmltd_enum_by_type_t bcm56990_a0_lrd_enum_by_type = {
    .num_enum_type = BCM56990_A0_LRD_ENUM_TYPE_COUNT,
    .enum_type = bcm56990_a0_lrd_enum_type
};
