
PCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084f0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  080086c0  080086c0  000096c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bc0  08008bc0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008bc0  08008bc0  00009bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bc8  08008bc8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bc8  08008bc8  00009bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bcc  08008bcc  00009bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008bd0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200001d4  08008da4  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08008da4  0000a4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001379b  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ce  00000000  00000000  0001d99f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  00020e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c03  00000000  00000000  00021e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025cef  00000000  00000000  00022a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e6c  00000000  00000000  000486fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df32c  00000000  00000000  0005e566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d892  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050c0  00000000  00000000  0013d8d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00142998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080086a8 	.word	0x080086a8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	080086a8 	.word	0x080086a8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <FEB_CAN_BMS_Filter_Config>:



// ***** CAN FUNCTIONS ****

uint8_t FEB_CAN_BMS_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_assignment, uint8_t filter_bank) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08e      	sub	sp, #56	@ 0x38
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
 8000f84:	4613      	mov	r3, r2
 8000f86:	70bb      	strb	r3, [r7, #2]
	uint16_t ids[] = {FEB_CAN_ID_BMS_STATE,FEB_CAN_ID_BMS_TEMPERATURE};
 8000f88:	2303      	movs	r3, #3
 8000f8a:	863b      	strh	r3, [r7, #48]	@ 0x30
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	867b      	strh	r3, [r7, #50]	@ 0x32

	for (uint8_t i = 0; i < 1; i++) {
 8000f90:	2300      	movs	r3, #0
 8000f92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000f96:	e029      	b.n	8000fec <FEB_CAN_BMS_Filter_Config+0x74>
		CAN_FilterTypeDef filter_config;

	    // Standard CAN - 2.0A - 11 bit
	    filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
		filter_config.FilterBank = filter_bank;
 8000f9c:	78bb      	ldrb	r3, [r7, #2]
 8000f9e:	61fb      	str	r3, [r7, #28]
		filter_config.FilterFIFOAssignment = FIFO_assignment;
 8000fa0:	78fb      	ldrb	r3, [r7, #3]
 8000fa2:	61bb      	str	r3, [r7, #24]
		filter_config.FilterIdHigh = ids[i] << 5;
 8000fa4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	3338      	adds	r3, #56	@ 0x38
 8000fac:	443b      	add	r3, r7
 8000fae:	f833 3c08 	ldrh.w	r3, [r3, #-8]
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	60bb      	str	r3, [r7, #8]
		filter_config.FilterIdLow = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
		filter_config.FilterMaskIdHigh = 0xFFE0;
 8000fba:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000fbe:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdLow = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	623b      	str	r3, [r7, #32]
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
		filter_config.SlaveStartFilterBank = 27;
 8000fcc:	231b      	movs	r3, #27
 8000fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    filter_bank++;
 8000fd0:	78bb      	ldrb	r3, [r7, #2]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	70bb      	strb	r3, [r7, #2]

		if (HAL_CAN_ConfigFilter(hcan, &filter_config) != HAL_OK) {
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	4619      	mov	r1, r3
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f002 f935 	bl	800324c <HAL_CAN_ConfigFilter>
	for (uint8_t i = 0; i < 1; i++) {
 8000fe2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000fec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0d1      	beq.n	8000f98 <FEB_CAN_BMS_Filter_Config+0x20>
			//Code Error - shutdown
		}
	}

	return filter_bank;
 8000ff4:	78bb      	ldrb	r3, [r7, #2]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3738      	adds	r7, #56	@ 0x38
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <FEB_CAN_BMS_Store_Msg>:

void FEB_CAN_BMS_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t *RxData) {
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
    switch (pHeader -> StdId){
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d002      	beq.n	8001018 <FEB_CAN_BMS_Store_Msg+0x18>
 8001012:	2b03      	cmp	r3, #3
 8001014:	d00f      	beq.n	8001036 <FEB_CAN_BMS_Store_Msg+0x36>

        case FEB_CAN_ID_BMS_STATE:
            BMS_MESSAGE.status = RxData[0];
            break;
    }
}
 8001016:	e013      	b.n	8001040 <FEB_CAN_BMS_Store_Msg+0x40>
        	BMS_MESSAGE.temp = RxData[2] << 8 | RxData[3];
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	3302      	adds	r3, #2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21a      	sxth	r2, r3
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	3303      	adds	r3, #3
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21b      	sxth	r3, r3
 800102e:	b29a      	uxth	r2, r3
 8001030:	4b06      	ldr	r3, [pc, #24]	@ (800104c <FEB_CAN_BMS_Store_Msg+0x4c>)
 8001032:	801a      	strh	r2, [r3, #0]
            break;
 8001034:	e004      	b.n	8001040 <FEB_CAN_BMS_Store_Msg+0x40>
            BMS_MESSAGE.status = RxData[0];
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	781a      	ldrb	r2, [r3, #0]
 800103a:	4b04      	ldr	r3, [pc, #16]	@ (800104c <FEB_CAN_BMS_Store_Msg+0x4c>)
 800103c:	709a      	strb	r2, [r3, #2]
            break;
 800103e:	bf00      	nop
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	200001f0 	.word	0x200001f0

08001050 <FEB_CAN_BMS_getState>:

FEB_SM_ST_t FEB_CAN_BMS_getState(){
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
	return BMS_MESSAGE.status;
 8001054:	4b03      	ldr	r3, [pc, #12]	@ (8001064 <FEB_CAN_BMS_getState+0x14>)
 8001056:	789b      	ldrb	r3, [r3, #2]

}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	200001f0 	.word	0x200001f0

08001068 <FEB_CAN_ICS_Filter>:
// ******************************** Variables ********************************
bool READY_TO_DRIVE = 0;

// **************************************** Functions ****************************************

uint8_t FEB_CAN_ICS_Filter(CAN_HandleTypeDef* hcan, uint8_t FIFO_assignment, uint8_t filter_bank) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b08e      	sub	sp, #56	@ 0x38
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	460b      	mov	r3, r1
 8001072:	70fb      	strb	r3, [r7, #3]
 8001074:	4613      	mov	r3, r2
 8001076:	70bb      	strb	r3, [r7, #2]
    // For multiple filters, create array of filter IDs and loop over IDs.

	uint16_t ids[] = {FEB_CAN_ID_ICS_BUTTON_STATE};
 8001078:	2307      	movs	r3, #7
 800107a:	86bb      	strh	r3, [r7, #52]	@ 0x34

	for (uint8_t i = 0; i < 1; i++) {
 800107c:	2300      	movs	r3, #0
 800107e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001082:	e029      	b.n	80010d8 <FEB_CAN_ICS_Filter+0x70>
		CAN_FilterTypeDef filter_config;

	    // Standard CAN - 2.0A - 11 bit
	    filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8001084:	2301      	movs	r3, #1
 8001086:	62fb      	str	r3, [r7, #44]	@ 0x2c
		filter_config.FilterBank = filter_bank;
 8001088:	78bb      	ldrb	r3, [r7, #2]
 800108a:	623b      	str	r3, [r7, #32]
		filter_config.FilterFIFOAssignment = FIFO_assignment;
 800108c:	78fb      	ldrb	r3, [r7, #3]
 800108e:	61fb      	str	r3, [r7, #28]
		filter_config.FilterIdHigh = ids[i] << 5;
 8001090:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	3338      	adds	r3, #56	@ 0x38
 8001098:	443b      	add	r3, r7
 800109a:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 800109e:	015b      	lsls	r3, r3, #5
 80010a0:	60fb      	str	r3, [r7, #12]
		filter_config.FilterIdLow = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdHigh = 0xFFE0;
 80010a6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010aa:	617b      	str	r3, [r7, #20]
		filter_config.FilterMaskIdLow = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80010b0:	2300      	movs	r3, #0
 80010b2:	627b      	str	r3, [r7, #36]	@ 0x24
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80010b4:	2301      	movs	r3, #1
 80010b6:	62bb      	str	r3, [r7, #40]	@ 0x28
		filter_config.SlaveStartFilterBank = 27;
 80010b8:	231b      	movs	r3, #27
 80010ba:	633b      	str	r3, [r7, #48]	@ 0x30
	    filter_bank++;
 80010bc:	78bb      	ldrb	r3, [r7, #2]
 80010be:	3301      	adds	r3, #1
 80010c0:	70bb      	strb	r3, [r7, #2]

		if (HAL_CAN_ConfigFilter(hcan, &filter_config) != HAL_OK) {
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	4619      	mov	r1, r3
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f002 f8bf 	bl	800324c <HAL_CAN_ConfigFilter>
	for (uint8_t i = 0; i < 1; i++) {
 80010ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010d2:	3301      	adds	r3, #1
 80010d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80010d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0d1      	beq.n	8001084 <FEB_CAN_ICS_Filter+0x1c>
			// Shutdown
		}
	}

	return filter_bank;
 80010e0:	78bb      	ldrb	r3, [r7, #2]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3738      	adds	r7, #56	@ 0x38
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <FEB_CAN_ICS_Store_Msg>:

void FEB_CAN_ICS_Store_Msg(CAN_RxHeaderTypeDef *rx_header, uint8_t rx_data[]) {
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
	switch(rx_header->StdId) {
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b07      	cmp	r3, #7
 80010fc:	d10c      	bne.n	8001118 <FEB_CAN_ICS_Store_Msg+0x2c>
		case FEB_CAN_ID_ICS_BUTTON_STATE:
				READY_TO_DRIVE = ((rx_data[0] | 0b11111101) == 0b11111111);
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	f063 0302 	orn	r3, r3, #2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2bff      	cmp	r3, #255	@ 0xff
 800110a:	bf0c      	ite	eq
 800110c:	2301      	moveq	r3, #1
 800110e:	2300      	movne	r3, #0
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4b04      	ldr	r3, [pc, #16]	@ (8001124 <FEB_CAN_ICS_Store_Msg+0x38>)
 8001114:	701a      	strb	r2, [r3, #0]
				break;
 8001116:	bf00      	nop
	}
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	200001f4 	.word	0x200001f4

08001128 <FEB_Ready_To_Drive>:

bool FEB_Ready_To_Drive() {
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
	return READY_TO_DRIVE;
 800112c:	4b03      	ldr	r3, [pc, #12]	@ (800113c <FEB_Ready_To_Drive+0x14>)
 800112e:	781b      	ldrb	r3, [r3, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200001f4 	.word	0x200001f4

08001140 <FEB_CAN_RMS_Setup>:

// ********************************** Functions **********************************

// ***** SET UP ****

void FEB_CAN_RMS_Setup(void){
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
	 RMSControl.enabled = 0;
 8001144:	4b05      	ldr	r3, [pc, #20]	@ (800115c <FEB_CAN_RMS_Setup+0x1c>)
 8001146:	2200      	movs	r2, #0
 8001148:	709a      	strb	r2, [r3, #2]
	 RMSControl.torque= 0.0;
 800114a:	4b04      	ldr	r3, [pc, #16]	@ (800115c <FEB_CAN_RMS_Setup+0x1c>)
 800114c:	2200      	movs	r2, #0
 800114e:	801a      	strh	r2, [r3, #0]
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	200001f8 	.word	0x200001f8

08001160 <FEB_CAN_RMS_Process>:

void FEB_CAN_RMS_Process(void){
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
	if (!RMSControl.enabled){
 8001164:	4b05      	ldr	r3, [pc, #20]	@ (800117c <FEB_CAN_RMS_Process+0x1c>)
 8001166:	789b      	ldrb	r3, [r3, #2]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d102      	bne.n	8001172 <FEB_CAN_RMS_Process+0x12>
//		FEB_CAN_RMS_Init();
		RMSControl.enabled = 1;
 800116c:	4b03      	ldr	r3, [pc, #12]	@ (800117c <FEB_CAN_RMS_Process+0x1c>)
 800116e:	2201      	movs	r2, #1
 8001170:	709a      	strb	r2, [r3, #2]
	}
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	200001f8 	.word	0x200001f8

08001180 <FEB_CAN_RMS_Disable>:

void FEB_CAN_RMS_Disable(void){
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
	RMSControl.enabled = 0;
 8001184:	4b03      	ldr	r3, [pc, #12]	@ (8001194 <FEB_CAN_RMS_Disable+0x14>)
 8001186:	2200      	movs	r2, #0
 8001188:	709a      	strb	r2, [r3, #2]
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	200001f8 	.word	0x200001f8

08001198 <FEB_get_peak_current_delimiter>:
// This means we will assume the pack resistance is about 1 Ohm
// Note this will likely be steeper as we approach lower SOC, but these cell dynamics are hopefully
// negligible due to the heavy current limiting and the ohmic losses of the accumulator
// Linear interpolation between (460V, 60/60A) and (410V, 10/60A), where PEAK_CURRENT is 60A
float FEB_get_peak_current_delimiter()
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
	float accumulator_voltage = (RMS_MESSAGE.HV_Bus_Voltage-50.0) / 10.0;
 800119e:	4b38      	ldr	r3, [pc, #224]	@ (8001280 <FEB_get_peak_current_delimiter+0xe8>)
 80011a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff f9dd 	bl	8000564 <__aeabi_i2d>
 80011aa:	f04f 0200 	mov.w	r2, #0
 80011ae:	4b35      	ldr	r3, [pc, #212]	@ (8001284 <FEB_get_peak_current_delimiter+0xec>)
 80011b0:	f7ff f88a 	bl	80002c8 <__aeabi_dsub>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4610      	mov	r0, r2
 80011ba:	4619      	mov	r1, r3
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	4b31      	ldr	r3, [pc, #196]	@ (8001288 <FEB_get_peak_current_delimiter+0xf0>)
 80011c2:	f7ff fb63 	bl	800088c <__aeabi_ddiv>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f7ff fd0b 	bl	8000be8 <__aeabi_d2f>
 80011d2:	4603      	mov	r3, r0
 80011d4:	617b      	str	r3, [r7, #20]
	float estimated_voltage_drop_at_peak = PEAK_CURRENT;
 80011d6:	4b2d      	ldr	r3, [pc, #180]	@ (800128c <FEB_get_peak_current_delimiter+0xf4>)
 80011d8:	613b      	str	r3, [r7, #16]
	float start_derating_voltage = 400.0 + PEAK_CURRENT; // Assume R_acc = 1ohm
 80011da:	4b2d      	ldr	r3, [pc, #180]	@ (8001290 <FEB_get_peak_current_delimiter+0xf8>)
 80011dc:	60fb      	str	r3, [r7, #12]
	// Note: Comments are based on start_derating_voltage = 460V and PEAK_CURRENT = 60

	// Saturate outside of 460 and 410
	if (accumulator_voltage > start_derating_voltage)
 80011de:	ed97 7a05 	vldr	s14, [r7, #20]
 80011e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ee:	dd02      	ble.n	80011f6 <FEB_get_peak_current_delimiter+0x5e>
	{
		return 1;
 80011f0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80011f4:	e034      	b.n	8001260 <FEB_get_peak_current_delimiter+0xc8>
	}
	if (accumulator_voltage <= 410)
 80011f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80011fa:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001294 <FEB_get_peak_current_delimiter+0xfc>
 80011fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001206:	d801      	bhi.n	800120c <FEB_get_peak_current_delimiter+0x74>
	{
		return (10.0 / PEAK_CURRENT); // limit to only 10A 
 8001208:	4b23      	ldr	r3, [pc, #140]	@ (8001298 <FEB_get_peak_current_delimiter+0x100>)
 800120a:	e029      	b.n	8001260 <FEB_get_peak_current_delimiter+0xc8>

	//   x0    y0            x1    y1
	// (460V, 60/60A) and (410V, 10/60A)

	//      m   = (        y_1           -              y_0)              / (x_1 -          x_0)
	float slope = ((10.0 / PEAK_CURRENT) - (PEAK_CURRENT / PEAK_CURRENT)) / (410.0 - (start_derating_voltage));
 800120c:	68f8      	ldr	r0, [r7, #12]
 800120e:	f7ff f9bb 	bl	8000588 <__aeabi_f2d>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	a116      	add	r1, pc, #88	@ (adr r1, 8001270 <FEB_get_peak_current_delimiter+0xd8>)
 8001218:	e9d1 0100 	ldrd	r0, r1, [r1]
 800121c:	f7ff f854 	bl	80002c8 <__aeabi_dsub>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	a114      	add	r1, pc, #80	@ (adr r1, 8001278 <FEB_get_peak_current_delimiter+0xe0>)
 8001226:	e9d1 0100 	ldrd	r0, r1, [r1]
 800122a:	f7ff fb2f 	bl	800088c <__aeabi_ddiv>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	f7ff fcd7 	bl	8000be8 <__aeabi_d2f>
 800123a:	4603      	mov	r3, r0
 800123c:	60bb      	str	r3, [r7, #8]
	//      y     =   m     (       x            -          x_0          ) + y_0
	float derater = slope * (accumulator_voltage - start_derating_voltage) + 1.0;
 800123e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001242:	edd7 7a03 	vldr	s15, [r7, #12]
 8001246:	ee37 7a67 	vsub.f32	s14, s14, s15
 800124a:	edd7 7a02 	vldr	s15, [r7, #8]
 800124e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001252:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001256:	ee77 7a87 	vadd.f32	s15, s15, s14
 800125a:	edc7 7a01 	vstr	s15, [r7, #4]

	return derater;   
 800125e:	687b      	ldr	r3, [r7, #4]
}
 8001260:	ee07 3a90 	vmov	s15, r3
 8001264:	eeb0 0a67 	vmov.f32	s0, s15
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	00000000 	.word	0x00000000
 8001274:	4079a000 	.word	0x4079a000
 8001278:	89d89d8a 	.word	0x89d89d8a
 800127c:	bfe9d89d 	.word	0xbfe9d89d
 8001280:	200001fc 	.word	0x200001fc
 8001284:	40490000 	.word	0x40490000
 8001288:	40240000 	.word	0x40240000
 800128c:	42500000 	.word	0x42500000
 8001290:	43e20000 	.word	0x43e20000
 8001294:	43cd0000 	.word	0x43cd0000
 8001298:	3e44ec4f 	.word	0x3e44ec4f
 800129c:	00000000 	.word	0x00000000

080012a0 <FEB_CAN_RMS_getMaxTorque>:

float FEB_CAN_RMS_getMaxTorque(void){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
	// float accumulator_voltage = min(INIT_VOLTAGE, (RMS_MESSAGE.HV_Bus_Voltage-50) / 10); // TODO: consider reading from IVT
	float motor_speed = RMS_MESSAGE.Motor_Speed * RPM_TO_RAD_S;
 80012a6:	4b30      	ldr	r3, [pc, #192]	@ (8001368 <FEB_CAN_RMS_getMaxTorque+0xc8>)
 80012a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff f959 	bl	8000564 <__aeabi_i2d>
 80012b2:	a32b      	add	r3, pc, #172	@ (adr r3, 8001360 <FEB_CAN_RMS_getMaxTorque+0xc0>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	f7ff f9be 	bl	8000638 <__aeabi_dmul>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	f7ff fc90 	bl	8000be8 <__aeabi_d2f>
 80012c8:	4603      	mov	r3, r0
 80012ca:	60fb      	str	r3, [r7, #12]
	float peak_current_limited = PEAK_CURRENT * FEB_get_peak_current_delimiter();
 80012cc:	f7ff ff64 	bl	8001198 <FEB_get_peak_current_delimiter>
 80012d0:	ee10 3a10 	vmov	r3, s0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff f957 	bl	8000588 <__aeabi_f2d>
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	4b23      	ldr	r3, [pc, #140]	@ (800136c <FEB_CAN_RMS_getMaxTorque+0xcc>)
 80012e0:	f7ff f9aa 	bl	8000638 <__aeabi_dmul>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4610      	mov	r0, r2
 80012ea:	4619      	mov	r1, r3
 80012ec:	f7ff fc7c 	bl	8000be8 <__aeabi_d2f>
 80012f0:	4603      	mov	r3, r0
 80012f2:	60bb      	str	r3, [r7, #8]
	float power_capped = peak_current_limited * 400.0; // Cap power to 24kW (i.e. our min voltage)
 80012f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012f8:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001370 <FEB_CAN_RMS_getMaxTorque+0xd0>
 80012fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001300:	edc7 7a01 	vstr	s15, [r7, #4]
 	// If speed is less than 15, we should command max torque
  	// This catches divide by 0 errors and also negative speeds (which may create very high negative torque values)
	if (motor_speed < 15) {
 8001304:	edd7 7a03 	vldr	s15, [r7, #12]
 8001308:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800130c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001314:	d501      	bpl.n	800131a <FEB_CAN_RMS_getMaxTorque+0x7a>
		return MAX_TORQUE;
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <FEB_CAN_RMS_getMaxTorque+0xd4>)
 8001318:	e018      	b.n	800134c <FEB_CAN_RMS_getMaxTorque+0xac>
	}
	float maxTorque = min(MAX_TORQUE, (power_capped) / motor_speed);
 800131a:	edd7 6a01 	vldr	s13, [r7, #4]
 800131e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001322:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001326:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001378 <FEB_CAN_RMS_getMaxTorque+0xd8>
 800132a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800132e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001332:	dd02      	ble.n	800133a <FEB_CAN_RMS_getMaxTorque+0x9a>
 8001334:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8001378 <FEB_CAN_RMS_getMaxTorque+0xd8>
 8001338:	e005      	b.n	8001346 <FEB_CAN_RMS_getMaxTorque+0xa6>
 800133a:	edd7 6a01 	vldr	s13, [r7, #4]
 800133e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001346:	edc7 7a00 	vstr	s15, [r7]
	return maxTorque;
 800134a:	683b      	ldr	r3, [r7, #0]
}
 800134c:	ee07 3a90 	vmov	s15, r3
 8001350:	eeb0 0a67 	vmov.f32	s0, s15
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	f3af 8000 	nop.w
 8001360:	0f3cb3e5 	.word	0x0f3cb3e5
 8001364:	3fbaceee 	.word	0x3fbaceee
 8001368:	200001fc 	.word	0x200001fc
 800136c:	404a0000 	.word	0x404a0000
 8001370:	43c80000 	.word	0x43c80000
 8001374:	43660000 	.word	0x43660000
 8001378:	43660000 	.word	0x43660000

0800137c <FEB_CAN_RMS_Torque>:

void FEB_CAN_RMS_Torque(void){
 800137c:	b580      	push	{r7, lr}
 800137e:	ed2d 8b02 	vpush	{d8}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
	FEB_SM_ST_t current_BMS_state = FEB_CAN_BMS_getState(); // TODO: FOR ALEX
 8001386:	f7ff fe63 	bl	8001050 <FEB_CAN_BMS_getState>
 800138a:	4603      	mov	r3, r0
 800138c:	73fb      	strb	r3, [r7, #15]
	float accPos = FEB_Normalized_Acc_Pedals();
 800138e:	f000 fa03 	bl	8001798 <FEB_Normalized_Acc_Pedals>
 8001392:	ed87 0a02 	vstr	s0, [r7, #8]
	float brkPos = FEB_Normalized_getBrake();
 8001396:	f000 fb17 	bl	80019c8 <FEB_Normalized_getBrake>
 800139a:	ed87 0a01 	vstr	s0, [r7, #4]
//	    {
//	        // No braking detected, but driving not allowed by BMS state
//	        RMSControl.torque = 0;
//	    }
//	}
	RMSControl.torque = 10 * accPos * FEB_CAN_RMS_getMaxTorque(); // temp
 800139e:	edd7 7a02 	vldr	s15, [r7, #8]
 80013a2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013a6:	ee27 8a87 	vmul.f32	s16, s15, s14
 80013aa:	f7ff ff79 	bl	80012a0 <FEB_CAN_RMS_getMaxTorque>
 80013ae:	eef0 7a40 	vmov.f32	s15, s0
 80013b2:	ee68 7a27 	vmul.f32	s15, s16, s15
 80013b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013ba:	ee17 3a90 	vmov	r3, s15
 80013be:	b21a      	sxth	r2, r3
 80013c0:	4b04      	ldr	r3, [pc, #16]	@ (80013d4 <FEB_CAN_RMS_Torque+0x58>)
 80013c2:	801a      	strh	r2, [r3, #0]
//	sprintf(buf, "Torque: %d\n", max_torque);
//	HAL_UART_Transmit(&huart2, buf, strlen(buf), 100);
//
//	RMSControl.torque= max_torque;

	FEB_CAN_RMS_Transmit_updateTorque();
 80013c4:	f000 f808 	bl	80013d8 <FEB_CAN_RMS_Transmit_updateTorque>
}
 80013c8:	bf00      	nop
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	ecbd 8b02 	vpop	{d8}
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200001f8 	.word	0x200001f8

080013d8 <FEB_CAN_RMS_Transmit_updateTorque>:

	// Select CAN msg to broadcast
	FEB_CAN_RMS_Transmit_paramBroadcast();
}

void FEB_CAN_RMS_Transmit_updateTorque(void) { //TODO: Create Custom Transmit function and update below call
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  //uint8_t message_data[8] = {RMSControl.torque & 0xFF, RMSControl.torque >> 8, 0, 0, 0, RMSControl.enabled, 0, 0};
	FEB_CAN_Tx_Header.DLC = 8;
 80013dc:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 80013de:	2208      	movs	r2, #8
 80013e0:	611a      	str	r2, [r3, #16]
	FEB_CAN_Tx_Header.StdId = FEB_CAN_RMS_COMMAND_MSG_FRAME_ID; //ID for sending paramater messages for RMS
 80013e2:	4b1e      	ldr	r3, [pc, #120]	@ (800145c <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 80013e4:	2207      	movs	r2, #7
 80013e6:	601a      	str	r2, [r3, #0]
	FEB_CAN_Tx_Header.IDE = CAN_ID_STD;
 80013e8:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
	FEB_CAN_Tx_Header.RTR = CAN_RTR_DATA;
 80013ee:	4b1b      	ldr	r3, [pc, #108]	@ (800145c <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
	FEB_CAN_Tx_Header.TransmitGlobalTime = DISABLE;
 80013f4:	4b19      	ldr	r3, [pc, #100]	@ (800145c <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	751a      	strb	r2, [r3, #20]

	// Copy data to Tx buffer
	FEB_CAN_Tx_Data[0] = (uint8_t)RMSControl.torque & 0xFF;
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <FEB_CAN_RMS_Transmit_updateTorque+0x88>)
 80013fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001400:	b2da      	uxtb	r2, r3
 8001402:	4b18      	ldr	r3, [pc, #96]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001404:	701a      	strb	r2, [r3, #0]
	FEB_CAN_Tx_Data[1] = (uint8_t)(RMSControl.torque >> 8) & 0xFF;
 8001406:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <FEB_CAN_RMS_Transmit_updateTorque+0x88>)
 8001408:	f9b3 3000 	ldrsh.w	r3, [r3]
 800140c:	121b      	asrs	r3, r3, #8
 800140e:	b21b      	sxth	r3, r3
 8001410:	b2da      	uxtb	r2, r3
 8001412:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001414:	705a      	strb	r2, [r3, #1]
	FEB_CAN_Tx_Data[2] = 0;
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001418:	2200      	movs	r2, #0
 800141a:	709a      	strb	r2, [r3, #2]
	FEB_CAN_Tx_Data[3] = 0;
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 800141e:	2200      	movs	r2, #0
 8001420:	70da      	strb	r2, [r3, #3]
	FEB_CAN_Tx_Data[4] = 1;
 8001422:	4b10      	ldr	r3, [pc, #64]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001424:	2201      	movs	r2, #1
 8001426:	711a      	strb	r2, [r3, #4]
	FEB_CAN_Tx_Data[5] = RMSControl.enabled;
 8001428:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <FEB_CAN_RMS_Transmit_updateTorque+0x88>)
 800142a:	789a      	ldrb	r2, [r3, #2]
 800142c:	4b0d      	ldr	r3, [pc, #52]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 800142e:	715a      	strb	r2, [r3, #5]
	FEB_CAN_Tx_Data[6] = 0;
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001432:	2200      	movs	r2, #0
 8001434:	719a      	strb	r2, [r3, #6]
	FEB_CAN_Tx_Data[7] = 0;
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001438:	2200      	movs	r2, #0
 800143a:	71da      	strb	r2, [r3, #7]

	// Delay until mailbox available
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {}
 800143c:	bf00      	nop
 800143e:	480a      	ldr	r0, [pc, #40]	@ (8001468 <FEB_CAN_RMS_Transmit_updateTorque+0x90>)
 8001440:	f002 f8f8 	bl	8003634 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d0f9      	beq.n	800143e <FEB_CAN_RMS_Transmit_updateTorque+0x66>

	// Add Tx data to mailbox
	if (HAL_CAN_AddTxMessage(&hcan1, &FEB_CAN_Tx_Header, FEB_CAN_Tx_Data, &FEB_CAN_Tx_Mailbox) != HAL_OK) {
 800144a:	4b08      	ldr	r3, [pc, #32]	@ (800146c <FEB_CAN_RMS_Transmit_updateTorque+0x94>)
 800144c:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 800144e:	4903      	ldr	r1, [pc, #12]	@ (800145c <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 8001450:	4805      	ldr	r0, [pc, #20]	@ (8001468 <FEB_CAN_RMS_Transmit_updateTorque+0x90>)
 8001452:	f002 f81f 	bl	8003494 <HAL_CAN_AddTxMessage>
		// Code Error - Shutdown
	}
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000210 	.word	0x20000210
 8001460:	200001f8 	.word	0x200001f8
 8001464:	20000244 	.word	0x20000244
 8001468:	200002a4 	.word	0x200002a4
 800146c:	20000254 	.word	0x20000254

08001470 <FEB_CAN_RMS_Filter_Config>:




uint8_t FEB_CAN_RMS_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_assignment, uint8_t filter_bank) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b08e      	sub	sp, #56	@ 0x38
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
 800147c:	4613      	mov	r3, r2
 800147e:	70bb      	strb	r3, [r7, #2]
	uint16_t ids[] = {FEB_CAN_ID_RMS_VOLTAGE, FEB_CAN_ID_RMS_MOTOR};
 8001480:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <FEB_CAN_RMS_Filter_Config+0x84>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	633b      	str	r3, [r7, #48]	@ 0x30

	for (uint8_t i = 0; i < 2; i++) {
 8001486:	2300      	movs	r3, #0
 8001488:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800148c:	e029      	b.n	80014e2 <FEB_CAN_RMS_Filter_Config+0x72>
		CAN_FilterTypeDef filter_config;

	    // Standard CAN - 2.0A - 11 bit
	    filter_config.FilterActivation = CAN_FILTER_ENABLE;
 800148e:	2301      	movs	r3, #1
 8001490:	62bb      	str	r3, [r7, #40]	@ 0x28
		filter_config.FilterBank = filter_bank;
 8001492:	78bb      	ldrb	r3, [r7, #2]
 8001494:	61fb      	str	r3, [r7, #28]
		filter_config.FilterFIFOAssignment = FIFO_assignment;
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	61bb      	str	r3, [r7, #24]
		filter_config.FilterIdHigh = ids[i] << 5;
 800149a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	3338      	adds	r3, #56	@ 0x38
 80014a2:	443b      	add	r3, r7
 80014a4:	f833 3c08 	ldrh.w	r3, [r3, #-8]
 80014a8:	015b      	lsls	r3, r3, #5
 80014aa:	60bb      	str	r3, [r7, #8]
		filter_config.FilterIdLow = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	60fb      	str	r3, [r7, #12]
		filter_config.FilterMaskIdHigh = 0xFFE0;
 80014b0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80014b4:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdLow = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80014ba:	2300      	movs	r3, #0
 80014bc:	623b      	str	r3, [r7, #32]
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80014be:	2301      	movs	r3, #1
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
		filter_config.SlaveStartFilterBank = 27;
 80014c2:	231b      	movs	r3, #27
 80014c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    filter_bank++;
 80014c6:	78bb      	ldrb	r3, [r7, #2]
 80014c8:	3301      	adds	r3, #1
 80014ca:	70bb      	strb	r3, [r7, #2]

		if (HAL_CAN_ConfigFilter(hcan, &filter_config) != HAL_OK) {
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	4619      	mov	r1, r3
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f001 feba 	bl	800324c <HAL_CAN_ConfigFilter>
	for (uint8_t i = 0; i < 2; i++) {
 80014d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014dc:	3301      	adds	r3, #1
 80014de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80014e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d9d1      	bls.n	800148e <FEB_CAN_RMS_Filter_Config+0x1e>
			//Code Error - shutdown
		}
	}

	return filter_bank;
 80014ea:	78bb      	ldrb	r3, [r7, #2]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3738      	adds	r7, #56	@ 0x38
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	080086c0 	.word	0x080086c0

080014f8 <FEB_CAN_RMS_Store_Msg>:
		// Code Error - Shutdown
	}
}


void FEB_CAN_RMS_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t *RxData) {
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
	switch (pHeader -> StdId){
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2ba5      	cmp	r3, #165	@ 0xa5
 8001508:	d007      	beq.n	800151a <FEB_CAN_RMS_Store_Msg+0x22>
 800150a:	2ba7      	cmp	r3, #167	@ 0xa7
 800150c:	d10c      	bne.n	8001528 <FEB_CAN_RMS_Store_Msg+0x30>
		case FEB_CAN_ID_RMS_VOLTAGE:
			memcpy(&(RMS_MESSAGE.HV_Bus_Voltage), RxData, 2);
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	b29a      	uxth	r2, r3
 8001514:	4b07      	ldr	r3, [pc, #28]	@ (8001534 <FEB_CAN_RMS_Store_Msg+0x3c>)
 8001516:	801a      	strh	r2, [r3, #0]
			break;
 8001518:	e006      	b.n	8001528 <FEB_CAN_RMS_Store_Msg+0x30>
		case FEB_CAN_ID_RMS_MOTOR:
			memcpy(&(RMS_MESSAGE.Motor_Speed), RxData+2, 2);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	3302      	adds	r3, #2
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	b29a      	uxth	r2, r3
 8001522:	4b04      	ldr	r3, [pc, #16]	@ (8001534 <FEB_CAN_RMS_Store_Msg+0x3c>)
 8001524:	805a      	strh	r2, [r3, #2]
			break;
 8001526:	bf00      	nop
	}
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	200001fc 	.word	0x200001fc

08001538 <FEB_Read_ADC1>:
bool currHigh = false;


// **************************************** Functions ****************************************

uint16_t FEB_Read_ADC1(uint32_t channel){
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig={0};
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
	sConfig.Channel = channel;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001552:	2301      	movs	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001556:	2307      	movs	r3, #7
 8001558:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	4619      	mov	r1, r3
 8001560:	480b      	ldr	r0, [pc, #44]	@ (8001590 <FEB_Read_ADC1+0x58>)
 8001562:	f001 fa7f 	bl	8002a64 <HAL_ADC_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <FEB_Read_ADC1+0x38>
	{
	   Error_Handler();
 800156c:	f000 fd7a 	bl	8002064 <Error_Handler>
	}

	HAL_ADC_Start(&hadc1);
 8001570:	4807      	ldr	r0, [pc, #28]	@ (8001590 <FEB_Read_ADC1+0x58>)
 8001572:	f001 f90d 	bl	8002790 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001576:	2164      	movs	r1, #100	@ 0x64
 8001578:	4805      	ldr	r0, [pc, #20]	@ (8001590 <FEB_Read_ADC1+0x58>)
 800157a:	f001 f9db 	bl	8002934 <HAL_ADC_PollForConversion>
	return (uint16_t)HAL_ADC_GetValue(&hadc1);
 800157e:	4804      	ldr	r0, [pc, #16]	@ (8001590 <FEB_Read_ADC1+0x58>)
 8001580:	f001 fa63 	bl	8002a4a <HAL_ADC_GetValue>
 8001584:	4603      	mov	r3, r0
 8001586:	b29b      	uxth	r3, r3

}
 8001588:	4618      	mov	r0, r3
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	2000025c 	.word	0x2000025c

08001594 <FEB_HECS_update>:

void FEB_HECS_update(){
 8001594:	b5b0      	push	{r4, r5, r7, lr}
 8001596:	b0a8      	sub	sp, #160	@ 0xa0
 8001598:	af04      	add	r7, sp, #16
	uint16_t current_HECS = FEB_Read_ADC1(HECS_SIGNAL);
 800159a:	200e      	movs	r0, #14
 800159c:	f7ff ffcc 	bl	8001538 <FEB_Read_ADC1>
 80015a0:	4603      	mov	r3, r0
 80015a2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
	uint16_t current_ACC1 = FEB_Read_ADC1(ACC_PEDAL_1);
 80015a6:	2001      	movs	r0, #1
 80015a8:	f7ff ffc6 	bl	8001538 <FEB_Read_ADC1>
 80015ac:	4603      	mov	r3, r0
 80015ae:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
	uint16_t current_BRAKE1 = FEB_Read_ADC1(BRAKE_PRESS_1);
 80015b2:	200d      	movs	r0, #13
 80015b4:	f7ff ffc0 	bl	8001538 <FEB_Read_ADC1>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
	uint16_t current_ACC2 = FEB_Read_ADC1(ACC_PEDAL_2);
 80015be:	2000      	movs	r0, #0
 80015c0:	f7ff ffba 	bl	8001538 <FEB_Read_ADC1>
 80015c4:	4603      	mov	r3, r0
 80015c6:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
	uint16_t current_BRAKE2 = FEB_Read_ADC1(BRAKE_PRESS_2);
 80015ca:	200c      	movs	r0, #12
 80015cc:	f7ff ffb4 	bl	8001538 <FEB_Read_ADC1>
 80015d0:	4603      	mov	r3, r0
 80015d2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "HECS Current:%d, %d, %d, %d, %d\n\r", current_HECS,current_ACC1,current_BRAKE1,current_ACC2,current_BRAKE2);
 80015d6:	f8b7 408e 	ldrh.w	r4, [r7, #142]	@ 0x8e
 80015da:	f8b7 508c 	ldrh.w	r5, [r7, #140]	@ 0x8c
 80015de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80015e2:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80015e6:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 80015ea:	1d38      	adds	r0, r7, #4
 80015ec:	9102      	str	r1, [sp, #8]
 80015ee:	9201      	str	r2, [sp, #4]
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	462b      	mov	r3, r5
 80015f4:	4622      	mov	r2, r4
 80015f6:	4911      	ldr	r1, [pc, #68]	@ (800163c <FEB_HECS_update+0xa8>)
 80015f8:	f004 ff32 	bl	8006460 <siprintf>
 80015fc:	4603      	mov	r3, r0
 80015fe:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
	HAL_UART_Transmit(&huart2, buf, strlen(buf), HAL_MAX_DELAY);
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe fe53 	bl	80002b0 <strlen>
 800160a:	4603      	mov	r3, r0
 800160c:	b29a      	uxth	r2, r3
 800160e:	1d39      	adds	r1, r7, #4
 8001610:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001614:	480a      	ldr	r0, [pc, #40]	@ (8001640 <FEB_HECS_update+0xac>)
 8001616:	f003 fe45 	bl	80052a4 <HAL_UART_Transmit>

	if (current_HECS >= HECS_CURRENT){ //checks if current is above value (to be determined)
 800161a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800161e:	f5b3 6f3d 	cmp.w	r3, #3024	@ 0xbd0
 8001622:	d903      	bls.n	800162c <FEB_HECS_update+0x98>
		currHigh = true;
 8001624:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <FEB_HECS_update+0xb0>)
 8001626:	2201      	movs	r2, #1
 8001628:	701a      	strb	r2, [r3, #0]
	}else{
		currHigh = false;
	}
	//FEB_HECS_indicate();
}
 800162a:	e002      	b.n	8001632 <FEB_HECS_update+0x9e>
		currHigh = false;
 800162c:	4b05      	ldr	r3, [pc, #20]	@ (8001644 <FEB_HECS_update+0xb0>)
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]
}
 8001632:	bf00      	nop
 8001634:	3790      	adds	r7, #144	@ 0x90
 8001636:	46bd      	mov	sp, r7
 8001638:	bdb0      	pop	{r4, r5, r7, pc}
 800163a:	bf00      	nop
 800163c:	080086c4 	.word	0x080086c4
 8001640:	20000320 	.word	0x20000320
 8001644:	20000200 	.word	0x20000200

08001648 <FEB_Main_Setup>:
uint8_t buf_len; //stolen from Main_Setup (SN2)
const bool IS_TEST = false;

// ********************************** Functions **********************************

void FEB_Main_Setup(void){
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	HAL_ADCEx_InjectedStart(&hadc1); //@lovehate - where does this go
 800164c:	4804      	ldr	r0, [pc, #16]	@ (8001660 <FEB_Main_Setup+0x18>)
 800164e:	f001 fc37 	bl	8002ec0 <HAL_ADCEx_InjectedStart>
//	FEB_Timer_Init();
//	FEB_TPS2482_Setup();
	FEB_CAN_Init(); //FEB_CAN_Init() // The transceiver must be connected otherwise you get sent into an infinite loop
 8001652:	f000 fabb 	bl	8001bcc <FEB_CAN_Init>
	FEB_CAN_RMS_Setup();
 8001656:	f7ff fd73 	bl	8001140 <FEB_CAN_RMS_Setup>
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	2000025c 	.word	0x2000025c

08001664 <FEB_Main_While>:

void FEB_Main_While(void){
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
//	FEB_CAN_ICS_Transmit();
//
	FEB_SM_ST_t bms_state = FEB_CAN_BMS_getState();
 800166a:	f7ff fcf1 	bl	8001050 <FEB_CAN_BMS_getState>
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]

	if (IS_TEST == false) {
 8001672:	2300      	movs	r3, #0
 8001674:	f083 0301 	eor.w	r3, r3, #1
 8001678:	b2db      	uxtb	r3, r3
 800167a:	2b00      	cmp	r3, #0
 800167c:	d014      	beq.n	80016a8 <FEB_Main_While+0x44>
		if (FEB_Ready_To_Drive() && (bms_state == FEB_SM_ST_DRIVE || bms_state == FEB_SM_ST_DRIVE_REGEN)) {
 800167e:	f7ff fd53 	bl	8001128 <FEB_Ready_To_Drive>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d00a      	beq.n	800169e <FEB_Main_While+0x3a>
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	2b06      	cmp	r3, #6
 800168c:	d002      	beq.n	8001694 <FEB_Main_While+0x30>
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	2b07      	cmp	r3, #7
 8001692:	d104      	bne.n	800169e <FEB_Main_While+0x3a>
			FEB_Normalized_updateAcc();
 8001694:	f000 f852 	bl	800173c <FEB_Normalized_updateAcc>
			FEB_CAN_RMS_Process();
 8001698:	f7ff fd62 	bl	8001160 <FEB_CAN_RMS_Process>
 800169c:	e008      	b.n	80016b0 <FEB_Main_While+0x4c>
		} else {
			FEB_Normalized_setAcc0();
 800169e:	f000 f83f 	bl	8001720 <FEB_Normalized_setAcc0>
			FEB_CAN_RMS_Disable();
 80016a2:	f7ff fd6d 	bl	8001180 <FEB_CAN_RMS_Disable>
 80016a6:	e003      	b.n	80016b0 <FEB_Main_While+0x4c>
		}
	} else {
		FEB_Normalized_updateAcc();
 80016a8:	f000 f848 	bl	800173c <FEB_Normalized_updateAcc>
		FEB_CAN_RMS_Process();
 80016ac:	f7ff fd58 	bl	8001160 <FEB_CAN_RMS_Process>
	}
	FEB_HECS_update();
 80016b0:	f7ff ff70 	bl	8001594 <FEB_HECS_update>

	FEB_CAN_RMS_Torque();
 80016b4:	f7ff fe62 	bl	800137c <FEB_CAN_RMS_Torque>
	FEB_Normalized_CAN_sendBrake();
 80016b8:	f000 fa20 	bl	8001afc <FEB_Normalized_CAN_sendBrake>

	HAL_Delay(10);
 80016bc:	200a      	movs	r0, #10
 80016be:	f000 ffff 	bl	80026c0 <HAL_Delay>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <FEB_Read_ADC>:
float normalized_brake;
bool isImpl = false;

// **************************************** Functions ****************************************

uint16_t FEB_Read_ADC(uint32_t channel){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig={0};
 80016d4:	f107 0308 	add.w	r3, r7, #8
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
	sConfig.Channel = channel;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80016e6:	2301      	movs	r3, #1
 80016e8:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016ea:	2307      	movs	r3, #7
 80016ec:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ee:	f107 0308 	add.w	r3, r7, #8
 80016f2:	4619      	mov	r1, r3
 80016f4:	4809      	ldr	r0, [pc, #36]	@ (800171c <FEB_Read_ADC+0x50>)
 80016f6:	f001 f9b5 	bl	8002a64 <HAL_ADC_ConfigChannel>
	{
//	   Error_Handler();
	}

	HAL_ADC_Start(&hadc1);
 80016fa:	4808      	ldr	r0, [pc, #32]	@ (800171c <FEB_Read_ADC+0x50>)
 80016fc:	f001 f848 	bl	8002790 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001700:	2164      	movs	r1, #100	@ 0x64
 8001702:	4806      	ldr	r0, [pc, #24]	@ (800171c <FEB_Read_ADC+0x50>)
 8001704:	f001 f916 	bl	8002934 <HAL_ADC_PollForConversion>
	return (uint16_t)HAL_ADC_GetValue(&hadc1);
 8001708:	4804      	ldr	r0, [pc, #16]	@ (800171c <FEB_Read_ADC+0x50>)
 800170a:	f001 f99e 	bl	8002a4a <HAL_ADC_GetValue>
 800170e:	4603      	mov	r3, r0
 8001710:	b29b      	uxth	r3, r3

}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	2000025c 	.word	0x2000025c

08001720 <FEB_Normalized_setAcc0>:

float FEB_Normalized_getAcc(){
	return normalized_acc;
}

void FEB_Normalized_setAcc0(){
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
	normalized_acc = 0.0;
 8001724:	4b04      	ldr	r3, [pc, #16]	@ (8001738 <FEB_Normalized_setAcc0+0x18>)
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000204 	.word	0x20000204

0800173c <FEB_Normalized_updateAcc>:
	char buf1[128];
	sprintf(buf1, "[SENSOR] Brake Position: %d.%d%%\n", brake_pedal_position_int1, brake_pedal_position_int2);
	HAL_UART_Transmit(&huart2,(uint8_t *)buf1, strlen(buf1), HAL_MAX_DELAY);
}

void FEB_Normalized_updateAcc(){
 800173c:	b580      	push	{r7, lr}
 800173e:	b0a2      	sub	sp, #136	@ 0x88
 8001740:	af00      	add	r7, sp, #0
	normalized_acc = FEB_Normalized_Acc_Pedals();
 8001742:	f000 f829 	bl	8001798 <FEB_Normalized_Acc_Pedals>
 8001746:	eef0 7a40 	vmov.f32	s15, s0
 800174a:	4b0f      	ldr	r3, [pc, #60]	@ (8001788 <FEB_Normalized_updateAcc+0x4c>)
 800174c:	edc3 7a00 	vstr	s15, [r3]

	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "normalized_acc: %f\n", normalized_acc);
 8001750:	4b0d      	ldr	r3, [pc, #52]	@ (8001788 <FEB_Normalized_updateAcc+0x4c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ff17 	bl	8000588 <__aeabi_f2d>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	1d38      	adds	r0, r7, #4
 8001760:	490a      	ldr	r1, [pc, #40]	@ (800178c <FEB_Normalized_updateAcc+0x50>)
 8001762:	f004 fe7d 	bl	8006460 <siprintf>
 8001766:	4603      	mov	r3, r0
 8001768:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);
 800176c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001770:	b29a      	uxth	r2, r3
 8001772:	1d39      	adds	r1, r7, #4
 8001774:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001778:	4805      	ldr	r0, [pc, #20]	@ (8001790 <FEB_Normalized_updateAcc+0x54>)
 800177a:	f003 fd93 	bl	80052a4 <HAL_UART_Transmit>

}
 800177e:	bf00      	nop
 8001780:	3788      	adds	r7, #136	@ 0x88
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000204 	.word	0x20000204
 800178c:	080087e0 	.word	0x080087e0
 8001790:	20000320 	.word	0x20000320
 8001794:	00000000 	.word	0x00000000

08001798 <FEB_Normalized_Acc_Pedals>:

float FEB_Normalized_Acc_Pedals() {
 8001798:	b580      	push	{r7, lr}
 800179a:	b0a6      	sub	sp, #152	@ 0x98
 800179c:	af00      	add	r7, sp, #0
	// raw ADC readings of the two acc pedal sensors
	uint16_t acc_pedal_1 = FEB_Read_ADC(ACC_PEDAL_1);
 800179e:	2001      	movs	r0, #1
 80017a0:	f7ff ff94 	bl	80016cc <FEB_Read_ADC>
 80017a4:	4603      	mov	r3, r0
 80017a6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	uint16_t acc_pedal_2 = FEB_Read_ADC(ACC_PEDAL_2);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f7ff ff8e 	bl	80016cc <FEB_Read_ADC>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "acc1:%d acc2:%d\n", acc_pedal_1, acc_pedal_2);
 80017b6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80017ba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80017be:	1d38      	adds	r0, r7, #4
 80017c0:	497b      	ldr	r1, [pc, #492]	@ (80019b0 <FEB_Normalized_Acc_Pedals+0x218>)
 80017c2:	f004 fe4d 	bl	8006460 <siprintf>
 80017c6:	4603      	mov	r3, r0
 80017c8:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
//	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);


	// check implausibility for shorting. TODO: check if this fulfills the short circuiting rules.
	if (acc_pedal_1 < ACC_PEDAL_1_END - 20 || acc_pedal_1 > ACC_PEDAL_1_START + 20
 80017cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80017d0:	f240 5233 	movw	r2, #1331	@ 0x533
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d910      	bls.n	80017fa <FEB_Normalized_Acc_Pedals+0x62>
 80017d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80017dc:	f240 6201 	movw	r2, #1537	@ 0x601
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d80a      	bhi.n	80017fa <FEB_Normalized_Acc_Pedals+0x62>
			|| acc_pedal_2 < ACC_PEDAL_2_START - 50 || acc_pedal_2 > ACC_PEDAL_2_END + 50) {
 80017e4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80017e8:	f240 3201 	movw	r2, #769	@ 0x301
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d904      	bls.n	80017fa <FEB_Normalized_Acc_Pedals+0x62>
 80017f0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80017f4:	f5b3 6fe8 	cmp.w	r3, #1856	@ 0x740
 80017f8:	d905      	bls.n	8001806 <FEB_Normalized_Acc_Pedals+0x6e>
		isImpl = true;
 80017fa:	4b6e      	ldr	r3, [pc, #440]	@ (80019b4 <FEB_Normalized_Acc_Pedals+0x21c>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
		return 0.0;
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	e0b7      	b.n	8001976 <FEB_Normalized_Acc_Pedals+0x1de>
	}

	//convert to % travel
	// sensor 1 has positive slope
	float ped1_normalized = (acc_pedal_1 - ACC_PEDAL_1_START)/ (ACC_PEDAL_1_END - ACC_PEDAL_1_START);
 8001806:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe feaa 	bl	8000564 <__aeabi_i2d>
 8001810:	a35d      	add	r3, pc, #372	@ (adr r3, 8001988 <FEB_Normalized_Acc_Pedals+0x1f0>)
 8001812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001816:	f7fe fd57 	bl	80002c8 <__aeabi_dsub>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	a35b      	add	r3, pc, #364	@ (adr r3, 8001990 <FEB_Normalized_Acc_Pedals+0x1f8>)
 8001824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001828:	f7ff f830 	bl	800088c <__aeabi_ddiv>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	f7ff f9d8 	bl	8000be8 <__aeabi_d2f>
 8001838:	4603      	mov	r3, r0
 800183a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	// sensor 2 has negative slope
	float ped2_normalized = (acc_pedal_2 - ACC_PEDAL_2_START) / (ACC_PEDAL_2_END - ACC_PEDAL_2_START);
 800183e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fe8e 	bl	8000564 <__aeabi_i2d>
 8001848:	f04f 0200 	mov.w	r2, #0
 800184c:	4b5a      	ldr	r3, [pc, #360]	@ (80019b8 <FEB_Normalized_Acc_Pedals+0x220>)
 800184e:	f7fe fd3b 	bl	80002c8 <__aeabi_dsub>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4610      	mov	r0, r2
 8001858:	4619      	mov	r1, r3
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	4b57      	ldr	r3, [pc, #348]	@ (80019bc <FEB_Normalized_Acc_Pedals+0x224>)
 8001860:	f7ff f814 	bl	800088c <__aeabi_ddiv>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4610      	mov	r0, r2
 800186a:	4619      	mov	r1, r3
 800186c:	f7ff f9bc 	bl	8000be8 <__aeabi_d2f>
 8001870:	4603      	mov	r3, r0
 8001872:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	// sensor measurements mismatch by more than 10%
	if(abs(ped1_normalized - ped2_normalized) > 0.1 ){
 8001876:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 800187a:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800187e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001882:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001886:	ee17 3a90 	vmov	r3, s15
 800188a:	2b00      	cmp	r3, #0
 800188c:	bfb8      	it	lt
 800188e:	425b      	neglt	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	dd05      	ble.n	80018a0 <FEB_Normalized_Acc_Pedals+0x108>
		isImpl = true;
 8001894:	4b47      	ldr	r3, [pc, #284]	@ (80019b4 <FEB_Normalized_Acc_Pedals+0x21c>)
 8001896:	2201      	movs	r2, #1
 8001898:	701a      	strb	r2, [r3, #0]
		return 0.0;
 800189a:	f04f 0300 	mov.w	r3, #0
 800189e:	e06a      	b.n	8001976 <FEB_Normalized_Acc_Pedals+0x1de>
	}

	float final_normalized = 0.5*(ped1_normalized + ped2_normalized);
 80018a0:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80018a4:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80018a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ac:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b4:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84


//	 Implausiblity check if both pedals are stepped
	if (normalized_brake > 0.2 && normalized_acc > 0.1) {
 80018b8:	4b41      	ldr	r3, [pc, #260]	@ (80019c0 <FEB_Normalized_Acc_Pedals+0x228>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7fe fe63 	bl	8000588 <__aeabi_f2d>
 80018c2:	a335      	add	r3, pc, #212	@ (adr r3, 8001998 <FEB_Normalized_Acc_Pedals+0x200>)
 80018c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c8:	f7ff f946 	bl	8000b58 <__aeabi_dcmpgt>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d00f      	beq.n	80018f2 <FEB_Normalized_Acc_Pedals+0x15a>
 80018d2:	4b3c      	ldr	r3, [pc, #240]	@ (80019c4 <FEB_Normalized_Acc_Pedals+0x22c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fe56 	bl	8000588 <__aeabi_f2d>
 80018dc:	a330      	add	r3, pc, #192	@ (adr r3, 80019a0 <FEB_Normalized_Acc_Pedals+0x208>)
 80018de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e2:	f7ff f939 	bl	8000b58 <__aeabi_dcmpgt>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d002      	beq.n	80018f2 <FEB_Normalized_Acc_Pedals+0x15a>
		isImpl = true;
 80018ec:	4b31      	ldr	r3, [pc, #196]	@ (80019b4 <FEB_Normalized_Acc_Pedals+0x21c>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
	}

	// recover from implausibility if acc pedal is not 5% less
	if (final_normalized < 0.05 && isImpl) {
 80018f2:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80018f6:	f7fe fe47 	bl	8000588 <__aeabi_f2d>
 80018fa:	a32b      	add	r3, pc, #172	@ (adr r3, 80019a8 <FEB_Normalized_Acc_Pedals+0x210>)
 80018fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001900:	f7ff f90c 	bl	8000b1c <__aeabi_dcmplt>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d006      	beq.n	8001918 <FEB_Normalized_Acc_Pedals+0x180>
 800190a:	4b2a      	ldr	r3, [pc, #168]	@ (80019b4 <FEB_Normalized_Acc_Pedals+0x21c>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d002      	beq.n	8001918 <FEB_Normalized_Acc_Pedals+0x180>
		isImpl = false;
 8001912:	4b28      	ldr	r3, [pc, #160]	@ (80019b4 <FEB_Normalized_Acc_Pedals+0x21c>)
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
	}

	if (!isImpl) {
 8001918:	4b26      	ldr	r3, [pc, #152]	@ (80019b4 <FEB_Normalized_Acc_Pedals+0x21c>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	f083 0301 	eor.w	r3, r3, #1
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d025      	beq.n	8001972 <FEB_Normalized_Acc_Pedals+0x1da>
		final_normalized = final_normalized > 1 ? 1 : final_normalized;
 8001926:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800192a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800192e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	dd02      	ble.n	800193e <FEB_Normalized_Acc_Pedals+0x1a6>
 8001938:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800193c:	e001      	b.n	8001942 <FEB_Normalized_Acc_Pedals+0x1aa>
 800193e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001942:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		final_normalized = final_normalized < 0.05 ? 0 : final_normalized;
 8001946:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800194a:	f7fe fe1d 	bl	8000588 <__aeabi_f2d>
 800194e:	a316      	add	r3, pc, #88	@ (adr r3, 80019a8 <FEB_Normalized_Acc_Pedals+0x210>)
 8001950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001954:	f7ff f8e2 	bl	8000b1c <__aeabi_dcmplt>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d002      	beq.n	8001964 <FEB_Normalized_Acc_Pedals+0x1cc>
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	e001      	b.n	8001968 <FEB_Normalized_Acc_Pedals+0x1d0>
 8001964:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001968:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		return final_normalized;
 800196c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001970:	e001      	b.n	8001976 <FEB_Normalized_Acc_Pedals+0x1de>
	} else {
		return 0.0;
 8001972:	f04f 0300 	mov.w	r3, #0
	}
}
 8001976:	ee07 3a90 	vmov	s15, r3
 800197a:	eeb0 0a67 	vmov.f32	s0, s15
 800197e:	3798      	adds	r7, #152	@ 0x98
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	f3af 8000 	nop.w
 8001988:	00000000 	.word	0x00000000
 800198c:	4097b400 	.word	0x4097b400
 8001990:	00000000 	.word	0x00000000
 8001994:	c064a000 	.word	0xc064a000
 8001998:	9999999a 	.word	0x9999999a
 800199c:	3fc99999 	.word	0x3fc99999
 80019a0:	9999999a 	.word	0x9999999a
 80019a4:	3fb99999 	.word	0x3fb99999
 80019a8:	9999999a 	.word	0x9999999a
 80019ac:	3fa99999 	.word	0x3fa99999
 80019b0:	080087f4 	.word	0x080087f4
 80019b4:	2000020c 	.word	0x2000020c
 80019b8:	4089a000 	.word	0x4089a000
 80019bc:	408ed000 	.word	0x408ed000
 80019c0:	20000208 	.word	0x20000208
 80019c4:	20000204 	.word	0x20000204

080019c8 <FEB_Normalized_getBrake>:

float FEB_Normalized_getBrake() {
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
	return normalized_brake;
 80019cc:	4b04      	ldr	r3, [pc, #16]	@ (80019e0 <FEB_Normalized_getBrake+0x18>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	ee07 3a90 	vmov	s15, r3
}
 80019d4:	eeb0 0a67 	vmov.f32	s0, s15
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	20000208 	.word	0x20000208

080019e4 <FEB_Normalized_update_Brake>:

void FEB_Normalized_update_Brake() {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
	normalized_brake = FEB_Normalized_Brake_Pedals();
 80019e8:	f000 f80a 	bl	8001a00 <FEB_Normalized_Brake_Pedals>
 80019ec:	eef0 7a40 	vmov.f32	s15, s0
 80019f0:	4b02      	ldr	r3, [pc, #8]	@ (80019fc <FEB_Normalized_update_Brake+0x18>)
 80019f2:	edc3 7a00 	vstr	s15, [r3]
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000208 	.word	0x20000208

08001a00 <FEB_Normalized_Brake_Pedals>:

float FEB_Normalized_Brake_Pedals() {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b0a4      	sub	sp, #144	@ 0x90
 8001a04:	af00      	add	r7, sp, #0
	//TODO: This might need to change based on which sensor ends up getting used.
	uint16_t brake_pres_2 =  FEB_Read_ADC(BRAKE_PRESS_2);   //HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001a06:	200c      	movs	r0, #12
 8001a08:	f7ff fe60 	bl	80016cc <FEB_Read_ADC>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

//	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);

	float final_normalized = (brake_pres_2 - PRESSURE_START)/ (PRESSURE_END - PRESSURE_START);
 8001a12:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fda4 	bl	8000564 <__aeabi_i2d>
 8001a1c:	a335      	add	r3, pc, #212	@ (adr r3, 8001af4 <FEB_Normalized_Brake_Pedals+0xf4>)
 8001a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a22:	f7fe fc51 	bl	80002c8 <__aeabi_dsub>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4610      	mov	r0, r2
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f04f 0200 	mov.w	r2, #0
 8001a32:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae8 <FEB_Normalized_Brake_Pedals+0xe8>)
 8001a34:	f7fe ff2a 	bl	800088c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f7ff f8d2 	bl	8000be8 <__aeabi_d2f>
 8001a44:	4603      	mov	r3, r0
 8001a46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	final_normalized = final_normalized > 1 ? 1 : final_normalized;
 8001a4a:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001a4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5a:	dd02      	ble.n	8001a62 <FEB_Normalized_Brake_Pedals+0x62>
 8001a5c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a60:	e001      	b.n	8001a66 <FEB_Normalized_Brake_Pedals+0x66>
 8001a62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	final_normalized = final_normalized < 0.05 ? 0 : final_normalized;
 8001a6a:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001a6e:	f7fe fd8b 	bl	8000588 <__aeabi_f2d>
 8001a72:	a31b      	add	r3, pc, #108	@ (adr r3, 8001ae0 <FEB_Normalized_Brake_Pedals+0xe0>)
 8001a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a78:	f7ff f850 	bl	8000b1c <__aeabi_dcmplt>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <FEB_Normalized_Brake_Pedals+0x88>
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	e001      	b.n	8001a8c <FEB_Normalized_Brake_Pedals+0x8c>
 8001a88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88


	if (brake_pres_2 < PRESSURE_START-20) {
 8001a90:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001a94:	2ba8      	cmp	r3, #168	@ 0xa8
 8001a96:	d802      	bhi.n	8001a9e <FEB_Normalized_Brake_Pedals+0x9e>
		return 0.0;
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	e017      	b.n	8001ace <FEB_Normalized_Brake_Pedals+0xce>
	}

	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "brake_Pos: %f\n", final_normalized);
 8001a9e:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001aa2:	f7fe fd71 	bl	8000588 <__aeabi_f2d>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	1d38      	adds	r0, r7, #4
 8001aac:	490f      	ldr	r1, [pc, #60]	@ (8001aec <FEB_Normalized_Brake_Pedals+0xec>)
 8001aae:	f004 fcd7 	bl	8006460 <siprintf>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);
 8001ab8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	1d39      	adds	r1, r7, #4
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ac4:	480a      	ldr	r0, [pc, #40]	@ (8001af0 <FEB_Normalized_Brake_Pedals+0xf0>)
 8001ac6:	f003 fbed 	bl	80052a4 <HAL_UART_Transmit>

	return final_normalized;
 8001aca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001ace:	ee07 3a90 	vmov	s15, r3
 8001ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad6:	3790      	adds	r7, #144	@ 0x90
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	f3af 8000 	nop.w
 8001ae0:	9999999a 	.word	0x9999999a
 8001ae4:	3fa99999 	.word	0x3fa99999
 8001ae8:	408a2000 	.word	0x408a2000
 8001aec:	08008808 	.word	0x08008808
 8001af0:	20000320 	.word	0x20000320
 8001af4:	00000000 	.word	0x00000000
 8001af8:	4067a000 	.word	0x4067a000

08001afc <FEB_Normalized_CAN_sendBrake>:

void FEB_Normalized_CAN_sendBrake() {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b0a4      	sub	sp, #144	@ 0x90
 8001b00:	af00      	add	r7, sp, #0
	// Initialize transmission header
	FEB_CAN_Tx_Header.DLC = 2;
 8001b02:	4b2a      	ldr	r3, [pc, #168]	@ (8001bac <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b04:	2202      	movs	r2, #2
 8001b06:	611a      	str	r2, [r3, #16]
	FEB_CAN_Tx_Header.StdId = FEB_CAN_NORMALIZED_BRAKE_FRAME_ID;
 8001b08:	4b28      	ldr	r3, [pc, #160]	@ (8001bac <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b0a:	2205      	movs	r2, #5
 8001b0c:	601a      	str	r2, [r3, #0]
	FEB_CAN_Tx_Header.IDE = CAN_ID_STD;
 8001b0e:	4b27      	ldr	r3, [pc, #156]	@ (8001bac <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	609a      	str	r2, [r3, #8]
	FEB_CAN_Tx_Header.RTR = CAN_RTR_DATA;
 8001b14:	4b25      	ldr	r3, [pc, #148]	@ (8001bac <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	60da      	str	r2, [r3, #12]
	FEB_CAN_Tx_Header.TransmitGlobalTime = DISABLE;
 8001b1a:	4b24      	ldr	r3, [pc, #144]	@ (8001bac <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	751a      	strb	r2, [r3, #20]

	// Copy data to Tx buffer. This might be incorrect. It's possible you have to do some bit shifting
//	memcpy(FEB_CAN_Tx_Data, &normalized_brake, sizeof(float));
	FEB_Normalized_update_Brake();
 8001b20:	f7ff ff60 	bl	80019e4 <FEB_Normalized_update_Brake>
	memcpy(FEB_CAN_Tx_Data, &normalized_brake, sizeof(float)); // maybe?
 8001b24:	4b22      	ldr	r3, [pc, #136]	@ (8001bb0 <FEB_Normalized_CAN_sendBrake+0xb4>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a22      	ldr	r2, [pc, #136]	@ (8001bb4 <FEB_Normalized_CAN_sendBrake+0xb8>)
 8001b2a:	6013      	str	r3, [r2, #0]
	uint8_t converted_brake_val = (uint8_t)(normalized_brake * 100);
 8001b2c:	4b20      	ldr	r3, [pc, #128]	@ (8001bb0 <FEB_Normalized_CAN_sendBrake+0xb4>)
 8001b2e:	edd3 7a00 	vldr	s15, [r3]
 8001b32:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001bb8 <FEB_Normalized_CAN_sendBrake+0xbc>
 8001b36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b3e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b42:	793b      	ldrb	r3, [r7, #4]
 8001b44:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	FEB_CAN_Tx_Data[0] = converted_brake_val;
 8001b48:	4a1a      	ldr	r2, [pc, #104]	@ (8001bb4 <FEB_Normalized_CAN_sendBrake+0xb8>)
 8001b4a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001b4e:	7013      	strb	r3, [r2, #0]

	//Debug to see the position of the Brake position sensor


	// Delay until mailbox available
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {}
 8001b50:	bf00      	nop
 8001b52:	481a      	ldr	r0, [pc, #104]	@ (8001bbc <FEB_Normalized_CAN_sendBrake+0xc0>)
 8001b54:	f001 fd6e 	bl	8003634 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0f9      	beq.n	8001b52 <FEB_Normalized_CAN_sendBrake+0x56>
//
	// Add Tx data to mailbox
	if (HAL_CAN_AddTxMessage(&hcan1, &FEB_CAN_Tx_Header, FEB_CAN_Tx_Data, &FEB_CAN_Tx_Mailbox) != HAL_OK) {
 8001b5e:	4b18      	ldr	r3, [pc, #96]	@ (8001bc0 <FEB_Normalized_CAN_sendBrake+0xc4>)
 8001b60:	4a14      	ldr	r2, [pc, #80]	@ (8001bb4 <FEB_Normalized_CAN_sendBrake+0xb8>)
 8001b62:	4912      	ldr	r1, [pc, #72]	@ (8001bac <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b64:	4815      	ldr	r0, [pc, #84]	@ (8001bbc <FEB_Normalized_CAN_sendBrake+0xc0>)
 8001b66:	f001 fc95 	bl	8003494 <HAL_CAN_AddTxMessage>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d018      	beq.n	8001ba2 <FEB_Normalized_CAN_sendBrake+0xa6>
		//error - shutdown
		char buf[128];
		uint8_t buf_len;
		buf_len = sprintf(buf, "CAN MESSAGE FAIL TO SEND: %f\n", normalized_brake);
 8001b70:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <FEB_Normalized_CAN_sendBrake+0xb4>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fd07 	bl	8000588 <__aeabi_f2d>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	f107 000c 	add.w	r0, r7, #12
 8001b82:	4910      	ldr	r1, [pc, #64]	@ (8001bc4 <FEB_Normalized_CAN_sendBrake+0xc8>)
 8001b84:	f004 fc6c 	bl	8006460 <siprintf>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
		HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);
 8001b8e:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	f107 010c 	add.w	r1, r7, #12
 8001b98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b9c:	480a      	ldr	r0, [pc, #40]	@ (8001bc8 <FEB_Normalized_CAN_sendBrake+0xcc>)
 8001b9e:	f003 fb81 	bl	80052a4 <HAL_UART_Transmit>
	}

}
 8001ba2:	bf00      	nop
 8001ba4:	3790      	adds	r7, #144	@ 0x90
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000210 	.word	0x20000210
 8001bb0:	20000208 	.word	0x20000208
 8001bb4:	20000244 	.word	0x20000244
 8001bb8:	42c80000 	.word	0x42c80000
 8001bbc:	200002a4 	.word	0x200002a4
 8001bc0:	20000254 	.word	0x20000254
 8001bc4:	08008818 	.word	0x08008818
 8001bc8:	20000320 	.word	0x20000320

08001bcc <FEB_CAN_Init>:
uint32_t FEB_CAN_Tx_Mailbox;
uint8_t setup = 0;

// **************************************** Functions ****************************************

void FEB_CAN_Init(void) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
	FEB_CAN_Filter_Config();
 8001bd0:	f000 f814 	bl	8001bfc <FEB_CAN_Filter_Config>
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001bd4:	4807      	ldr	r0, [pc, #28]	@ (8001bf4 <FEB_CAN_Init+0x28>)
 8001bd6:	f001 fc19 	bl	800340c <HAL_CAN_Start>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d002      	beq.n	8001be6 <FEB_CAN_Init+0x1a>
		setup = 1;
 8001be0:	4b05      	ldr	r3, [pc, #20]	@ (8001bf8 <FEB_CAN_Init+0x2c>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	701a      	strb	r2, [r3, #0]
        // Code Error - Shutdown
	}
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001be6:	2102      	movs	r1, #2
 8001be8:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <FEB_CAN_Init+0x28>)
 8001bea:	f001 fe7a 	bl	80038e2 <HAL_CAN_ActivateNotification>
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200002a4 	.word	0x200002a4
 8001bf8:	20000258 	.word	0x20000258

08001bfc <FEB_CAN_Filter_Config>:

void FEB_CAN_Filter_Config(void) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
	uint8_t filter_bank = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	71fb      	strb	r3, [r7, #7]
    filter_bank = FEB_CAN_ICS_Filter(&hcan1, CAN_RX_FIFO0, filter_bank);
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	480c      	ldr	r0, [pc, #48]	@ (8001c40 <FEB_CAN_Filter_Config+0x44>)
 8001c0e:	f7ff fa2b 	bl	8001068 <FEB_CAN_ICS_Filter>
 8001c12:	4603      	mov	r3, r0
 8001c14:	71fb      	strb	r3, [r7, #7]
    filter_bank = FEB_CAN_BMS_Filter_Config(&hcan1, CAN_RX_FIFO0,  filter_bank);
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4808      	ldr	r0, [pc, #32]	@ (8001c40 <FEB_CAN_Filter_Config+0x44>)
 8001c1e:	f7ff f9ab 	bl	8000f78 <FEB_CAN_BMS_Filter_Config>
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
    filter_bank = FEB_CAN_RMS_Filter_Config(&hcan1, CAN_RX_FIFO0, filter_bank);
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4804      	ldr	r0, [pc, #16]	@ (8001c40 <FEB_CAN_Filter_Config+0x44>)
 8001c2e:	f7ff fc1f 	bl	8001470 <FEB_CAN_RMS_Filter_Config>
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]

	// Assign Filter
    // filter_bank = Function(&hcan1, CAN_RX_FIFO0, filter_bank);
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	200002a4 	.word	0x200002a4

08001c44 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &FEB_CAN_Rx_Header, FEB_CAN_Rx_Data) == HAL_OK) {
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c80 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001c50:	2100      	movs	r1, #0
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f001 fd23 	bl	800369e <HAL_CAN_GetRxMessage>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d10b      	bne.n	8001c76 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
		FEB_CAN_ICS_Store_Msg(&FEB_CAN_Rx_Header, FEB_CAN_Rx_Data);
 8001c5e:	4908      	ldr	r1, [pc, #32]	@ (8001c80 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c60:	4808      	ldr	r0, [pc, #32]	@ (8001c84 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001c62:	f7ff fa43 	bl	80010ec <FEB_CAN_ICS_Store_Msg>
		FEB_CAN_BMS_Store_Msg(&FEB_CAN_Rx_Header, FEB_CAN_Rx_Data);
 8001c66:	4906      	ldr	r1, [pc, #24]	@ (8001c80 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c68:	4806      	ldr	r0, [pc, #24]	@ (8001c84 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001c6a:	f7ff f9c9 	bl	8001000 <FEB_CAN_BMS_Store_Msg>
		FEB_CAN_RMS_Store_Msg(&FEB_CAN_Rx_Header, FEB_CAN_Rx_Data);
 8001c6e:	4904      	ldr	r1, [pc, #16]	@ (8001c80 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c70:	4804      	ldr	r0, [pc, #16]	@ (8001c84 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001c72:	f7ff fc41 	bl	80014f8 <FEB_CAN_RMS_Store_Msg>

	}
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	2000024c 	.word	0x2000024c
 8001c84:	20000228 	.word	0x20000228

08001c88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c8c:	f000 fca6 	bl	80025dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c90:	f000 f810 	bl	8001cb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c94:	f000 f960 	bl	8001f58 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c98:	f000 f934 	bl	8001f04 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8001c9c:	f000 f8ce 	bl	8001e3c <MX_CAN1_Init>
  MX_I2C1_Init();
 8001ca0:	f000 f902 	bl	8001ea8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001ca4:	f000 f878 	bl	8001d98 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  FEB_Main_Setup();
 8001ca8:	f7ff fcce 	bl	8001648 <FEB_Main_Setup>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  FEB_Main_While();
 8001cac:	f7ff fcda 	bl	8001664 <FEB_Main_While>
 8001cb0:	e7fc      	b.n	8001cac <main+0x24>
	...

08001cb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b094      	sub	sp, #80	@ 0x50
 8001cb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	2234      	movs	r2, #52	@ 0x34
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f004 fcae 	bl	8006624 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cc8:	f107 0308 	add.w	r3, r7, #8
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd8:	2300      	movs	r3, #0
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	4b2c      	ldr	r3, [pc, #176]	@ (8001d90 <SystemClock_Config+0xdc>)
 8001cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce0:	4a2b      	ldr	r2, [pc, #172]	@ (8001d90 <SystemClock_Config+0xdc>)
 8001ce2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ce6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce8:	4b29      	ldr	r3, [pc, #164]	@ (8001d90 <SystemClock_Config+0xdc>)
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	603b      	str	r3, [r7, #0]
 8001cf8:	4b26      	ldr	r3, [pc, #152]	@ (8001d94 <SystemClock_Config+0xe0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a25      	ldr	r2, [pc, #148]	@ (8001d94 <SystemClock_Config+0xe0>)
 8001cfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	4b23      	ldr	r3, [pc, #140]	@ (8001d94 <SystemClock_Config+0xe0>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d0c:	603b      	str	r3, [r7, #0]
 8001d0e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d10:	2301      	movs	r3, #1
 8001d12:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d18:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d1e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d22:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d24:	2304      	movs	r3, #4
 8001d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001d28:	23b4      	movs	r3, #180	@ 0xb4
 8001d2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d30:	2302      	movs	r3, #2
 8001d32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d34:	2302      	movs	r3, #2
 8001d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d38:	f107 031c 	add.w	r3, r7, #28
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f002 ffc3 	bl	8004cc8 <HAL_RCC_OscConfig>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001d48:	f000 f98c 	bl	8002064 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001d4c:	f002 fc22 	bl	8004594 <HAL_PWREx_EnableOverDrive>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001d56:	f000 f985 	bl	8002064 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d5a:	230f      	movs	r3, #15
 8001d5c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d66:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d70:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d72:	f107 0308 	add.w	r3, r7, #8
 8001d76:	2105      	movs	r1, #5
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f002 fc5b 	bl	8004634 <HAL_RCC_ClockConfig>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001d84:	f000 f96e 	bl	8002064 <Error_Handler>
  }
}
 8001d88:	bf00      	nop
 8001d8a:	3750      	adds	r7, #80	@ 0x50
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40007000 	.word	0x40007000

08001d98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d9e:	463b      	mov	r3, r7
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001daa:	4b21      	ldr	r3, [pc, #132]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dac:	4a21      	ldr	r2, [pc, #132]	@ (8001e34 <MX_ADC1_Init+0x9c>)
 8001dae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001db0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001db2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001db6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001db8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dca:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dd2:	4b17      	ldr	r3, [pc, #92]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dd8:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dda:	4a17      	ldr	r2, [pc, #92]	@ (8001e38 <MX_ADC1_Init+0xa0>)
 8001ddc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dde:	4b14      	ldr	r3, [pc, #80]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001dea:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001df2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001df8:	480d      	ldr	r0, [pc, #52]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001dfa:	f000 fc85 	bl	8002708 <HAL_ADC_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001e04:	f000 f92e 	bl	8002064 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e14:	463b      	mov	r3, r7
 8001e16:	4619      	mov	r1, r3
 8001e18:	4805      	ldr	r0, [pc, #20]	@ (8001e30 <MX_ADC1_Init+0x98>)
 8001e1a:	f000 fe23 	bl	8002a64 <HAL_ADC_ConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001e24:	f000 f91e 	bl	8002064 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	2000025c 	.word	0x2000025c
 8001e34:	40012000 	.word	0x40012000
 8001e38:	0f000001 	.word	0x0f000001

08001e3c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001e40:	4b17      	ldr	r3, [pc, #92]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e42:	4a18      	ldr	r2, [pc, #96]	@ (8001ea4 <MX_CAN1_Init+0x68>)
 8001e44:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8001e46:	4b16      	ldr	r3, [pc, #88]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e48:	2212      	movs	r2, #18
 8001e4a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001e4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001e52:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001e58:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e5e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001e60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001e66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001e78:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001e7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001e84:	4b06      	ldr	r3, [pc, #24]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001e8a:	4805      	ldr	r0, [pc, #20]	@ (8001ea0 <MX_CAN1_Init+0x64>)
 8001e8c:	f001 f8e2 	bl	8003054 <HAL_CAN_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001e96:	f000 f8e5 	bl	8002064 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200002a4 	.word	0x200002a4
 8001ea4:	40006400 	.word	0x40006400

08001ea8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001eac:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001eae:	4a13      	ldr	r2, [pc, #76]	@ (8001efc <MX_I2C1_Init+0x54>)
 8001eb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001eb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001eb4:	4a12      	ldr	r2, [pc, #72]	@ (8001f00 <MX_I2C1_Init+0x58>)
 8001eb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001ec6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001eca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ed2:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ed8:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ede:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ee4:	4804      	ldr	r0, [pc, #16]	@ (8001ef8 <MX_I2C1_Init+0x50>)
 8001ee6:	f002 fa11 	bl	800430c <HAL_I2C_Init>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ef0:	f000 f8b8 	bl	8002064 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	200002cc 	.word	0x200002cc
 8001efc:	40005400 	.word	0x40005400
 8001f00:	000186a0 	.word	0x000186a0

08001f04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f08:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f0a:	4a12      	ldr	r2, [pc, #72]	@ (8001f54 <MX_USART2_UART_Init+0x50>)
 8001f0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f0e:	4b10      	ldr	r3, [pc, #64]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f16:	4b0e      	ldr	r3, [pc, #56]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f22:	4b0b      	ldr	r3, [pc, #44]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f28:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f2e:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f3a:	4805      	ldr	r0, [pc, #20]	@ (8001f50 <MX_USART2_UART_Init+0x4c>)
 8001f3c:	f003 f962 	bl	8005204 <HAL_UART_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f46:	f000 f88d 	bl	8002064 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000320 	.word	0x20000320
 8001f54:	40004400 	.word	0x40004400

08001f58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	@ 0x28
 8001f5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5e:	f107 0314 	add.w	r3, r7, #20
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
 8001f6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	4b39      	ldr	r3, [pc, #228]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a38      	ldr	r2, [pc, #224]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001f78:	f043 0304 	orr.w	r3, r3, #4
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b36      	ldr	r3, [pc, #216]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0304 	and.w	r3, r3, #4
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	4b32      	ldr	r3, [pc, #200]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a31      	ldr	r2, [pc, #196]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	4b2b      	ldr	r3, [pc, #172]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a2a      	ldr	r2, [pc, #168]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b28      	ldr	r3, [pc, #160]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	4b24      	ldr	r3, [pc, #144]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a23      	ldr	r2, [pc, #140]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001fcc:	f043 0302 	orr.w	r3, r3, #2
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b21      	ldr	r3, [pc, #132]	@ (8002058 <MX_GPIO_Init+0x100>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IVMeter_IND_Pin|RST_Pin, GPIO_PIN_RESET);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2103      	movs	r1, #3
 8001fe2:	481e      	ldr	r0, [pc, #120]	@ (800205c <MX_GPIO_Init+0x104>)
 8001fe4:	f002 f978 	bl	80042d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001fe8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4817      	ldr	r0, [pc, #92]	@ (800205c <MX_GPIO_Init+0x104>)
 8002000:	f001 ffd6 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IVMeter_IND_Pin RST_Pin */
  GPIO_InitStruct.Pin = IVMeter_IND_Pin|RST_Pin;
 8002004:	2303      	movs	r3, #3
 8002006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002008:	2301      	movs	r3, #1
 800200a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	4810      	ldr	r0, [pc, #64]	@ (800205c <MX_GPIO_Init+0x104>)
 800201c:	f001 ffc8 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IVL_Down_Pin IVTS_HALF_Pin SHUTDOWN_Pin PTS_HALF_Pin */
  GPIO_InitStruct.Pin = IVL_Down_Pin|IVTS_HALF_Pin|SHUTDOWN_Pin|PTS_HALF_Pin;
 8002020:	23f0      	movs	r3, #240	@ 0xf0
 8002022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002024:	2300      	movs	r3, #0
 8002026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 0314 	add.w	r3, r7, #20
 8002030:	4619      	mov	r1, r3
 8002032:	480b      	ldr	r0, [pc, #44]	@ (8002060 <MX_GPIO_Init+0x108>)
 8002034:	f001 ffbc 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTS_HALF_Pin */
  GPIO_InitStruct.Pin = BTS_HALF_Pin;
 8002038:	2320      	movs	r3, #32
 800203a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800203c:	2300      	movs	r3, #0
 800203e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTS_HALF_GPIO_Port, &GPIO_InitStruct);
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	4619      	mov	r1, r3
 800204a:	4804      	ldr	r0, [pc, #16]	@ (800205c <MX_GPIO_Init+0x104>)
 800204c:	f001 ffb0 	bl	8003fb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002050:	bf00      	nop
 8002052:	3728      	adds	r7, #40	@ 0x28
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40023800 	.word	0x40023800
 800205c:	40020800 	.word	0x40020800
 8002060:	40020000 	.word	0x40020000

08002064 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002068:	b672      	cpsid	i
}
 800206a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800206c:	bf00      	nop
 800206e:	e7fd      	b.n	800206c <Error_Handler+0x8>

08002070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	4b10      	ldr	r3, [pc, #64]	@ (80020bc <HAL_MspInit+0x4c>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207e:	4a0f      	ldr	r2, [pc, #60]	@ (80020bc <HAL_MspInit+0x4c>)
 8002080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002084:	6453      	str	r3, [r2, #68]	@ 0x44
 8002086:	4b0d      	ldr	r3, [pc, #52]	@ (80020bc <HAL_MspInit+0x4c>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800208e:	607b      	str	r3, [r7, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	603b      	str	r3, [r7, #0]
 8002096:	4b09      	ldr	r3, [pc, #36]	@ (80020bc <HAL_MspInit+0x4c>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209a:	4a08      	ldr	r2, [pc, #32]	@ (80020bc <HAL_MspInit+0x4c>)
 800209c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020a2:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <HAL_MspInit+0x4c>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020ae:	2007      	movs	r0, #7
 80020b0:	f001 ff3c 	bl	8003f2c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020b4:	bf00      	nop
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40023800 	.word	0x40023800

080020c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	@ 0x28
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a24      	ldr	r2, [pc, #144]	@ (8002170 <HAL_ADC_MspInit+0xb0>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d141      	bne.n	8002166 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b23      	ldr	r3, [pc, #140]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ea:	4a22      	ldr	r2, [pc, #136]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 80020ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f2:	4b20      	ldr	r3, [pc, #128]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 80020f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b1c      	ldr	r3, [pc, #112]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	4a1b      	ldr	r2, [pc, #108]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 8002108:	f043 0304 	orr.w	r3, r3, #4
 800210c:	6313      	str	r3, [r2, #48]	@ 0x30
 800210e:	4b19      	ldr	r3, [pc, #100]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	4b15      	ldr	r3, [pc, #84]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	4a14      	ldr	r2, [pc, #80]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6313      	str	r3, [r2, #48]	@ 0x30
 800212a:	4b12      	ldr	r3, [pc, #72]	@ (8002174 <HAL_ADC_MspInit+0xb4>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = brake1_Pin|brake2_Pin|brakeIn_Pin;
 8002136:	231c      	movs	r3, #28
 8002138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800213a:	2303      	movs	r3, #3
 800213c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002142:	f107 0314 	add.w	r3, r7, #20
 8002146:	4619      	mov	r1, r3
 8002148:	480b      	ldr	r0, [pc, #44]	@ (8002178 <HAL_ADC_MspInit+0xb8>)
 800214a:	f001 ff31 	bl	8003fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = acc1_Pin|acc2_Pin;
 800214e:	2303      	movs	r3, #3
 8002150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002152:	2303      	movs	r3, #3
 8002154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215a:	f107 0314 	add.w	r3, r7, #20
 800215e:	4619      	mov	r1, r3
 8002160:	4806      	ldr	r0, [pc, #24]	@ (800217c <HAL_ADC_MspInit+0xbc>)
 8002162:	f001 ff25 	bl	8003fb0 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002166:	bf00      	nop
 8002168:	3728      	adds	r7, #40	@ 0x28
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40012000 	.word	0x40012000
 8002174:	40023800 	.word	0x40023800
 8002178:	40020800 	.word	0x40020800
 800217c:	40020000 	.word	0x40020000

08002180 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	@ 0x28
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a21      	ldr	r2, [pc, #132]	@ (8002224 <HAL_CAN_MspInit+0xa4>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d13c      	bne.n	800221c <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <HAL_CAN_MspInit+0xa8>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002228 <HAL_CAN_MspInit+0xa8>)
 80021ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002228 <HAL_CAN_MspInit+0xa8>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b19      	ldr	r3, [pc, #100]	@ (8002228 <HAL_CAN_MspInit+0xa8>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	4a18      	ldr	r2, [pc, #96]	@ (8002228 <HAL_CAN_MspInit+0xa8>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ce:	4b16      	ldr	r3, [pc, #88]	@ (8002228 <HAL_CAN_MspInit+0xa8>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80021da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80021de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e0:	2302      	movs	r3, #2
 80021e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e8:	2303      	movs	r3, #3
 80021ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80021ec:	2309      	movs	r3, #9
 80021ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	4619      	mov	r1, r3
 80021f6:	480d      	ldr	r0, [pc, #52]	@ (800222c <HAL_CAN_MspInit+0xac>)
 80021f8:	f001 feda 	bl	8003fb0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80021fc:	2200      	movs	r2, #0
 80021fe:	2100      	movs	r1, #0
 8002200:	2014      	movs	r0, #20
 8002202:	f001 fe9e 	bl	8003f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002206:	2014      	movs	r0, #20
 8002208:	f001 feb7 	bl	8003f7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800220c:	2200      	movs	r2, #0
 800220e:	2100      	movs	r1, #0
 8002210:	2015      	movs	r0, #21
 8002212:	f001 fe96 	bl	8003f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002216:	2015      	movs	r0, #21
 8002218:	f001 feaf 	bl	8003f7a <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	@ 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40006400 	.word	0x40006400
 8002228:	40023800 	.word	0x40023800
 800222c:	40020000 	.word	0x40020000

08002230 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	@ 0x28
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a19      	ldr	r2, [pc, #100]	@ (80022b4 <HAL_I2C_MspInit+0x84>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d12b      	bne.n	80022aa <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	613b      	str	r3, [r7, #16]
 8002256:	4b18      	ldr	r3, [pc, #96]	@ (80022b8 <HAL_I2C_MspInit+0x88>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	4a17      	ldr	r2, [pc, #92]	@ (80022b8 <HAL_I2C_MspInit+0x88>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	6313      	str	r3, [r2, #48]	@ 0x30
 8002262:	4b15      	ldr	r3, [pc, #84]	@ (80022b8 <HAL_I2C_MspInit+0x88>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	613b      	str	r3, [r7, #16]
 800226c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800226e:	23c0      	movs	r3, #192	@ 0xc0
 8002270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002272:	2312      	movs	r3, #18
 8002274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227a:	2303      	movs	r3, #3
 800227c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800227e:	2304      	movs	r3, #4
 8002280:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002282:	f107 0314 	add.w	r3, r7, #20
 8002286:	4619      	mov	r1, r3
 8002288:	480c      	ldr	r0, [pc, #48]	@ (80022bc <HAL_I2C_MspInit+0x8c>)
 800228a:	f001 fe91 	bl	8003fb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <HAL_I2C_MspInit+0x88>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	4a08      	ldr	r2, [pc, #32]	@ (80022b8 <HAL_I2C_MspInit+0x88>)
 8002298:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800229c:	6413      	str	r3, [r2, #64]	@ 0x40
 800229e:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <HAL_I2C_MspInit+0x88>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80022aa:	bf00      	nop
 80022ac:	3728      	adds	r7, #40	@ 0x28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40005400 	.word	0x40005400
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40020400 	.word	0x40020400

080022c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	@ 0x28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a19      	ldr	r2, [pc, #100]	@ (8002344 <HAL_UART_MspInit+0x84>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d12b      	bne.n	800233a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	4b18      	ldr	r3, [pc, #96]	@ (8002348 <HAL_UART_MspInit+0x88>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	4a17      	ldr	r2, [pc, #92]	@ (8002348 <HAL_UART_MspInit+0x88>)
 80022ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <HAL_UART_MspInit+0x88>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <HAL_UART_MspInit+0x88>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	4a10      	ldr	r2, [pc, #64]	@ (8002348 <HAL_UART_MspInit+0x88>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	6313      	str	r3, [r2, #48]	@ 0x30
 800230e:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <HAL_UART_MspInit+0x88>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800231a:	230c      	movs	r3, #12
 800231c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231e:	2302      	movs	r3, #2
 8002320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002326:	2303      	movs	r3, #3
 8002328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800232a:	2307      	movs	r3, #7
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	4619      	mov	r1, r3
 8002334:	4805      	ldr	r0, [pc, #20]	@ (800234c <HAL_UART_MspInit+0x8c>)
 8002336:	f001 fe3b 	bl	8003fb0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800233a:	bf00      	nop
 800233c:	3728      	adds	r7, #40	@ 0x28
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40004400 	.word	0x40004400
 8002348:	40023800 	.word	0x40023800
 800234c:	40020000 	.word	0x40020000

08002350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <NMI_Handler+0x4>

08002358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <HardFault_Handler+0x4>

08002360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <MemManage_Handler+0x4>

08002368 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800236c:	bf00      	nop
 800236e:	e7fd      	b.n	800236c <BusFault_Handler+0x4>

08002370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <UsageFault_Handler+0x4>

08002378 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023a6:	f000 f96b 	bl	8002680 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80023b4:	4802      	ldr	r0, [pc, #8]	@ (80023c0 <CAN1_RX0_IRQHandler+0x10>)
 80023b6:	f001 faba 	bl	800392e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	200002a4 	.word	0x200002a4

080023c4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80023c8:	4802      	ldr	r0, [pc, #8]	@ (80023d4 <CAN1_RX1_IRQHandler+0x10>)
 80023ca:	f001 fab0 	bl	800392e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200002a4 	.word	0x200002a4

080023d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return 1;
 80023dc:	2301      	movs	r3, #1
}
 80023de:	4618      	mov	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <_kill>:

int _kill(int pid, int sig)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023f2:	f004 f933 	bl	800665c <__errno>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2216      	movs	r2, #22
 80023fa:	601a      	str	r2, [r3, #0]
  return -1;
 80023fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002400:	4618      	mov	r0, r3
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <_exit>:

void _exit (int status)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002410:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff ffe7 	bl	80023e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800241a:	bf00      	nop
 800241c:	e7fd      	b.n	800241a <_exit+0x12>

0800241e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b086      	sub	sp, #24
 8002422:	af00      	add	r7, sp, #0
 8002424:	60f8      	str	r0, [r7, #12]
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
 800242e:	e00a      	b.n	8002446 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002430:	f3af 8000 	nop.w
 8002434:	4601      	mov	r1, r0
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	1c5a      	adds	r2, r3, #1
 800243a:	60ba      	str	r2, [r7, #8]
 800243c:	b2ca      	uxtb	r2, r1
 800243e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	3301      	adds	r3, #1
 8002444:	617b      	str	r3, [r7, #20]
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	429a      	cmp	r2, r3
 800244c:	dbf0      	blt.n	8002430 <_read+0x12>
  }

  return len;
 800244e:	687b      	ldr	r3, [r7, #4]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
 8002468:	e009      	b.n	800247e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	1c5a      	adds	r2, r3, #1
 800246e:	60ba      	str	r2, [r7, #8]
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	3301      	adds	r3, #1
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	697a      	ldr	r2, [r7, #20]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	429a      	cmp	r2, r3
 8002484:	dbf1      	blt.n	800246a <_write+0x12>
  }
  return len;
 8002486:	687b      	ldr	r3, [r7, #4]
}
 8002488:	4618      	mov	r0, r3
 800248a:	3718      	adds	r7, #24
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <_close>:

int _close(int file)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002498:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024b8:	605a      	str	r2, [r3, #4]
  return 0;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <_isatty>:

int _isatty(int file)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024d0:	2301      	movs	r3, #1
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024de:	b480      	push	{r7}
 80024e0:	b085      	sub	sp, #20
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002500:	4a14      	ldr	r2, [pc, #80]	@ (8002554 <_sbrk+0x5c>)
 8002502:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <_sbrk+0x60>)
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800250c:	4b13      	ldr	r3, [pc, #76]	@ (800255c <_sbrk+0x64>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d102      	bne.n	800251a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002514:	4b11      	ldr	r3, [pc, #68]	@ (800255c <_sbrk+0x64>)
 8002516:	4a12      	ldr	r2, [pc, #72]	@ (8002560 <_sbrk+0x68>)
 8002518:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800251a:	4b10      	ldr	r3, [pc, #64]	@ (800255c <_sbrk+0x64>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4413      	add	r3, r2
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	429a      	cmp	r2, r3
 8002526:	d207      	bcs.n	8002538 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002528:	f004 f898 	bl	800665c <__errno>
 800252c:	4603      	mov	r3, r0
 800252e:	220c      	movs	r2, #12
 8002530:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002532:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002536:	e009      	b.n	800254c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002538:	4b08      	ldr	r3, [pc, #32]	@ (800255c <_sbrk+0x64>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800253e:	4b07      	ldr	r3, [pc, #28]	@ (800255c <_sbrk+0x64>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4413      	add	r3, r2
 8002546:	4a05      	ldr	r2, [pc, #20]	@ (800255c <_sbrk+0x64>)
 8002548:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800254a:	68fb      	ldr	r3, [r7, #12]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20020000 	.word	0x20020000
 8002558:	00000400 	.word	0x00000400
 800255c:	20000368 	.word	0x20000368
 8002560:	200004c0 	.word	0x200004c0

08002564 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002568:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <SystemInit+0x20>)
 800256a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256e:	4a05      	ldr	r2, [pc, #20]	@ (8002584 <SystemInit+0x20>)
 8002570:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002574:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002588:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800258c:	f7ff ffea 	bl	8002564 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002590:	480c      	ldr	r0, [pc, #48]	@ (80025c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002592:	490d      	ldr	r1, [pc, #52]	@ (80025c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002594:	4a0d      	ldr	r2, [pc, #52]	@ (80025cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002598:	e002      	b.n	80025a0 <LoopCopyDataInit>

0800259a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800259a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800259c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800259e:	3304      	adds	r3, #4

080025a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a4:	d3f9      	bcc.n	800259a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025a6:	4a0a      	ldr	r2, [pc, #40]	@ (80025d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025a8:	4c0a      	ldr	r4, [pc, #40]	@ (80025d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025ac:	e001      	b.n	80025b2 <LoopFillZerobss>

080025ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b0:	3204      	adds	r2, #4

080025b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b4:	d3fb      	bcc.n	80025ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80025b6:	f004 f857 	bl	8006668 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025ba:	f7ff fb65 	bl	8001c88 <main>
  bx  lr    
 80025be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025c8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80025cc:	08008bd0 	.word	0x08008bd0
  ldr r2, =_sbss
 80025d0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80025d4:	200004bc 	.word	0x200004bc

080025d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025d8:	e7fe      	b.n	80025d8 <ADC_IRQHandler>
	...

080025dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025e0:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <HAL_Init+0x40>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a0d      	ldr	r2, [pc, #52]	@ (800261c <HAL_Init+0x40>)
 80025e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025ec:	4b0b      	ldr	r3, [pc, #44]	@ (800261c <HAL_Init+0x40>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a0a      	ldr	r2, [pc, #40]	@ (800261c <HAL_Init+0x40>)
 80025f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025f8:	4b08      	ldr	r3, [pc, #32]	@ (800261c <HAL_Init+0x40>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a07      	ldr	r2, [pc, #28]	@ (800261c <HAL_Init+0x40>)
 80025fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002602:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002604:	2003      	movs	r0, #3
 8002606:	f001 fc91 	bl	8003f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800260a:	2000      	movs	r0, #0
 800260c:	f000 f808 	bl	8002620 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002610:	f7ff fd2e 	bl	8002070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40023c00 	.word	0x40023c00

08002620 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002628:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <HAL_InitTick+0x54>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b12      	ldr	r3, [pc, #72]	@ (8002678 <HAL_InitTick+0x58>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	4619      	mov	r1, r3
 8002632:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002636:	fbb3 f3f1 	udiv	r3, r3, r1
 800263a:	fbb2 f3f3 	udiv	r3, r2, r3
 800263e:	4618      	mov	r0, r3
 8002640:	f001 fca9 	bl	8003f96 <HAL_SYSTICK_Config>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e00e      	b.n	800266c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b0f      	cmp	r3, #15
 8002652:	d80a      	bhi.n	800266a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002654:	2200      	movs	r2, #0
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800265c:	f001 fc71 	bl	8003f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002660:	4a06      	ldr	r2, [pc, #24]	@ (800267c <HAL_InitTick+0x5c>)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	e000      	b.n	800266c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
}
 800266c:	4618      	mov	r0, r3
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000000 	.word	0x20000000
 8002678:	20000008 	.word	0x20000008
 800267c:	20000004 	.word	0x20000004

08002680 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002684:	4b06      	ldr	r3, [pc, #24]	@ (80026a0 <HAL_IncTick+0x20>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	461a      	mov	r2, r3
 800268a:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <HAL_IncTick+0x24>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4413      	add	r3, r2
 8002690:	4a04      	ldr	r2, [pc, #16]	@ (80026a4 <HAL_IncTick+0x24>)
 8002692:	6013      	str	r3, [r2, #0]
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	20000008 	.word	0x20000008
 80026a4:	2000036c 	.word	0x2000036c

080026a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return uwTick;
 80026ac:	4b03      	ldr	r3, [pc, #12]	@ (80026bc <HAL_GetTick+0x14>)
 80026ae:	681b      	ldr	r3, [r3, #0]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	2000036c 	.word	0x2000036c

080026c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026c8:	f7ff ffee 	bl	80026a8 <HAL_GetTick>
 80026cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026d8:	d005      	beq.n	80026e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026da:	4b0a      	ldr	r3, [pc, #40]	@ (8002704 <HAL_Delay+0x44>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4413      	add	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026e6:	bf00      	nop
 80026e8:	f7ff ffde 	bl	80026a8 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d8f7      	bhi.n	80026e8 <HAL_Delay+0x28>
  {
  }
}
 80026f8:	bf00      	nop
 80026fa:	bf00      	nop
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000008 	.word	0x20000008

08002708 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002710:	2300      	movs	r3, #0
 8002712:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e033      	b.n	8002786 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	2b00      	cmp	r3, #0
 8002724:	d109      	bne.n	800273a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7ff fcca 	bl	80020c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	f003 0310 	and.w	r3, r3, #16
 8002742:	2b00      	cmp	r3, #0
 8002744:	d118      	bne.n	8002778 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800274e:	f023 0302 	bic.w	r3, r3, #2
 8002752:	f043 0202 	orr.w	r2, r3, #2
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 fab4 	bl	8002cc8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	f023 0303 	bic.w	r3, r3, #3
 800276e:	f043 0201 	orr.w	r2, r3, #1
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	641a      	str	r2, [r3, #64]	@ 0x40
 8002776:	e001      	b.n	800277c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002784:	7bfb      	ldrb	r3, [r7, #15]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
	...

08002790 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_Start+0x1a>
 80027a6:	2302      	movs	r3, #2
 80027a8:	e0b2      	b.n	8002910 <HAL_ADC_Start+0x180>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d018      	beq.n	80027f2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689a      	ldr	r2, [r3, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027d0:	4b52      	ldr	r3, [pc, #328]	@ (800291c <HAL_ADC_Start+0x18c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a52      	ldr	r2, [pc, #328]	@ (8002920 <HAL_ADC_Start+0x190>)
 80027d6:	fba2 2303 	umull	r2, r3, r2, r3
 80027da:	0c9a      	lsrs	r2, r3, #18
 80027dc:	4613      	mov	r3, r2
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	4413      	add	r3, r2
 80027e2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80027e4:	e002      	b.n	80027ec <HAL_ADC_Start+0x5c>
    {
      counter--;
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	3b01      	subs	r3, #1
 80027ea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f9      	bne.n	80027e6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d17a      	bne.n	80028f6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002804:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002808:	f023 0301 	bic.w	r3, r3, #1
 800280c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800281e:	2b00      	cmp	r3, #0
 8002820:	d007      	beq.n	8002832 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800282a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002836:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800283a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800283e:	d106      	bne.n	800284e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002844:	f023 0206 	bic.w	r2, r3, #6
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	645a      	str	r2, [r3, #68]	@ 0x44
 800284c:	e002      	b.n	8002854 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800285c:	4b31      	ldr	r3, [pc, #196]	@ (8002924 <HAL_ADC_Start+0x194>)
 800285e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002868:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	2b00      	cmp	r3, #0
 8002874:	d12a      	bne.n	80028cc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a2b      	ldr	r2, [pc, #172]	@ (8002928 <HAL_ADC_Start+0x198>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d015      	beq.n	80028ac <HAL_ADC_Start+0x11c>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a29      	ldr	r2, [pc, #164]	@ (800292c <HAL_ADC_Start+0x19c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d105      	bne.n	8002896 <HAL_ADC_Start+0x106>
 800288a:	4b26      	ldr	r3, [pc, #152]	@ (8002924 <HAL_ADC_Start+0x194>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f003 031f 	and.w	r3, r3, #31
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a25      	ldr	r2, [pc, #148]	@ (8002930 <HAL_ADC_Start+0x1a0>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d136      	bne.n	800290e <HAL_ADC_Start+0x17e>
 80028a0:	4b20      	ldr	r3, [pc, #128]	@ (8002924 <HAL_ADC_Start+0x194>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d130      	bne.n	800290e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d129      	bne.n	800290e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	e020      	b.n	800290e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a15      	ldr	r2, [pc, #84]	@ (8002928 <HAL_ADC_Start+0x198>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d11b      	bne.n	800290e <HAL_ADC_Start+0x17e>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d114      	bne.n	800290e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80028f2:	609a      	str	r2, [r3, #8]
 80028f4:	e00b      	b.n	800290e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fa:	f043 0210 	orr.w	r2, r3, #16
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002906:	f043 0201 	orr.w	r2, r3, #1
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	20000000 	.word	0x20000000
 8002920:	431bde83 	.word	0x431bde83
 8002924:	40012300 	.word	0x40012300
 8002928:	40012000 	.word	0x40012000
 800292c:	40012100 	.word	0x40012100
 8002930:	40012200 	.word	0x40012200

08002934 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800294c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002950:	d113      	bne.n	800297a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800295c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002960:	d10b      	bne.n	800297a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	f043 0220 	orr.w	r2, r3, #32
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e063      	b.n	8002a42 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800297a:	f7ff fe95 	bl	80026a8 <HAL_GetTick>
 800297e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002980:	e021      	b.n	80029c6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002988:	d01d      	beq.n	80029c6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d007      	beq.n	80029a0 <HAL_ADC_PollForConversion+0x6c>
 8002990:	f7ff fe8a 	bl	80026a8 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	429a      	cmp	r2, r3
 800299e:	d212      	bcs.n	80029c6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d00b      	beq.n	80029c6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	f043 0204 	orr.w	r2, r3, #4
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e03d      	b.n	8002a42 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d1d6      	bne.n	8002982 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f06f 0212 	mvn.w	r2, #18
 80029dc:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d123      	bne.n	8002a40 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d11f      	bne.n	8002a40 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a06:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d006      	beq.n	8002a1c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d111      	bne.n	8002a40 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d105      	bne.n	8002a40 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a38:	f043 0201 	orr.w	r2, r3, #1
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d101      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x1c>
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	e113      	b.n	8002ca8 <HAL_ADC_ConfigChannel+0x244>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b09      	cmp	r3, #9
 8002a8e:	d925      	bls.n	8002adc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68d9      	ldr	r1, [r3, #12]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3b1e      	subs	r3, #30
 8002aa6:	2207      	movs	r2, #7
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	43da      	mvns	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	400a      	ands	r2, r1
 8002ab4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68d9      	ldr	r1, [r3, #12]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	4603      	mov	r3, r0
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4403      	add	r3, r0
 8002ace:	3b1e      	subs	r3, #30
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	60da      	str	r2, [r3, #12]
 8002ada:	e022      	b.n	8002b22 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6919      	ldr	r1, [r3, #16]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4613      	mov	r3, r2
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	4413      	add	r3, r2
 8002af0:	2207      	movs	r2, #7
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43da      	mvns	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	400a      	ands	r2, r1
 8002afe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6919      	ldr	r1, [r3, #16]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	4618      	mov	r0, r3
 8002b12:	4603      	mov	r3, r0
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4403      	add	r3, r0
 8002b18:	409a      	lsls	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b06      	cmp	r3, #6
 8002b28:	d824      	bhi.n	8002b74 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	4613      	mov	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	4413      	add	r3, r2
 8002b3a:	3b05      	subs	r3, #5
 8002b3c:	221f      	movs	r2, #31
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43da      	mvns	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	400a      	ands	r2, r1
 8002b4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	4618      	mov	r0, r3
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	3b05      	subs	r3, #5
 8002b66:	fa00 f203 	lsl.w	r2, r0, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b72:	e04c      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	2b0c      	cmp	r3, #12
 8002b7a:	d824      	bhi.n	8002bc6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	3b23      	subs	r3, #35	@ 0x23
 8002b8e:	221f      	movs	r2, #31
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43da      	mvns	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	400a      	ands	r2, r1
 8002b9c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	4618      	mov	r0, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3b23      	subs	r3, #35	@ 0x23
 8002bb8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bc4:	e023      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	4413      	add	r3, r2
 8002bd6:	3b41      	subs	r3, #65	@ 0x41
 8002bd8:	221f      	movs	r2, #31
 8002bda:	fa02 f303 	lsl.w	r3, r2, r3
 8002bde:	43da      	mvns	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	400a      	ands	r2, r1
 8002be6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	4413      	add	r3, r2
 8002c00:	3b41      	subs	r3, #65	@ 0x41
 8002c02:	fa00 f203 	lsl.w	r2, r0, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c0e:	4b29      	ldr	r3, [pc, #164]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x250>)
 8002c10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a28      	ldr	r2, [pc, #160]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x254>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d10f      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1d8>
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b12      	cmp	r3, #18
 8002c22:	d10b      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x254>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d12b      	bne.n	8002c9e <HAL_ADC_ConfigChannel+0x23a>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a1c      	ldr	r2, [pc, #112]	@ (8002cbc <HAL_ADC_ConfigChannel+0x258>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d003      	beq.n	8002c58 <HAL_ADC_ConfigChannel+0x1f4>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2b11      	cmp	r3, #17
 8002c56:	d122      	bne.n	8002c9e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a11      	ldr	r2, [pc, #68]	@ (8002cbc <HAL_ADC_ConfigChannel+0x258>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d111      	bne.n	8002c9e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c7a:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x25c>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a11      	ldr	r2, [pc, #68]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x260>)
 8002c80:	fba2 2303 	umull	r2, r3, r2, r3
 8002c84:	0c9a      	lsrs	r2, r3, #18
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c90:	e002      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	3b01      	subs	r3, #1
 8002c96:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f9      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	40012300 	.word	0x40012300
 8002cb8:	40012000 	.word	0x40012000
 8002cbc:	10000012 	.word	0x10000012
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	431bde83 	.word	0x431bde83

08002cc8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cd0:	4b79      	ldr	r3, [pc, #484]	@ (8002eb8 <ADC_Init+0x1f0>)
 8002cd2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002cfc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6859      	ldr	r1, [r3, #4]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	021a      	lsls	r2, r3, #8
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6859      	ldr	r1, [r3, #4]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6899      	ldr	r1, [r3, #8]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68da      	ldr	r2, [r3, #12]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5a:	4a58      	ldr	r2, [pc, #352]	@ (8002ebc <ADC_Init+0x1f4>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d022      	beq.n	8002da6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689a      	ldr	r2, [r3, #8]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d6e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6899      	ldr	r1, [r3, #8]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6899      	ldr	r1, [r3, #8]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	430a      	orrs	r2, r1
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	e00f      	b.n	8002dc6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002db4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002dc4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0202 	bic.w	r2, r2, #2
 8002dd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6899      	ldr	r1, [r3, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	7e1b      	ldrb	r3, [r3, #24]
 8002de0:	005a      	lsls	r2, r3, #1
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	430a      	orrs	r2, r1
 8002de8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01b      	beq.n	8002e2c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685a      	ldr	r2, [r3, #4]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e02:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e12:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6859      	ldr	r1, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	035a      	lsls	r2, r3, #13
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	e007      	b.n	8002e3c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e3a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	051a      	lsls	r2, r3, #20
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6899      	ldr	r1, [r3, #8]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e7e:	025a      	lsls	r2, r3, #9
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689a      	ldr	r2, [r3, #8]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6899      	ldr	r1, [r3, #8]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	029a      	lsls	r2, r3, #10
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	609a      	str	r2, [r3, #8]
}
 8002eac:	bf00      	nop
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	40012300 	.word	0x40012300
 8002ebc:	0f000001 	.word	0x0f000001

08002ec0 <HAL_ADCEx_InjectedStart>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <HAL_ADCEx_InjectedStart+0x22>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e0aa      	b.n	8003038 <HAL_ADCEx_InjectedStart+0x178>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */

  /* Check if ADC peripheral is disabled in order to enable it and wait during
     Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d018      	beq.n	8002f2a <HAL_ADCEx_InjectedStart+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0201 	orr.w	r2, r2, #1
 8002f06:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f08:	4b4e      	ldr	r3, [pc, #312]	@ (8003044 <HAL_ADCEx_InjectedStart+0x184>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a4e      	ldr	r2, [pc, #312]	@ (8003048 <HAL_ADCEx_InjectedStart+0x188>)
 8002f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f12:	0c9a      	lsrs	r2, r3, #18
 8002f14:	4613      	mov	r3, r2
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	4413      	add	r3, r2
 8002f1a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f1c:	e002      	b.n	8002f24 <HAL_ADCEx_InjectedStart+0x64>
    {
      counter--;
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	3b01      	subs	r3, #1
 8002f22:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1f9      	bne.n	8002f1e <HAL_ADCEx_InjectedStart+0x5e>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d172      	bne.n	800301e <HAL_ADCEx_InjectedStart+0x15e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f40:	f023 0301 	bic.w	r3, r3, #1
 8002f44:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d102      	bne.n	8002f5e <HAL_ADCEx_InjectedStart+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f06f 0204 	mvn.w	r2, #4
 8002f6e:	601a      	str	r2, [r3, #0]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f70:	4b36      	ldr	r3, [pc, #216]	@ (800304c <HAL_ADCEx_InjectedStart+0x18c>)
 8002f72:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f003 031f 	and.w	r3, r3, #31
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d124      	bne.n	8002fca <HAL_ADCEx_InjectedStart+0x10a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	bf0c      	ite	eq
 8002f8e:	2301      	moveq	r3, #1
 8002f90:	2300      	movne	r3, #0
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	bf0c      	ite	eq
 8002fa4:	2301      	moveq	r3, #1
 8002fa6:	2300      	movne	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	613b      	str	r3, [r7, #16]
      if (tmp1 && tmp2)
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d041      	beq.n	8003036 <HAL_ADCEx_InjectedStart+0x176>
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d03e      	beq.n	8003036 <HAL_ADCEx_InjectedStart+0x176>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	e035      	b.n	8003036 <HAL_ADCEx_InjectedStart+0x176>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	bf0c      	ite	eq
 8002fd8:	2301      	moveq	r3, #1
 8002fda:	2300      	movne	r3, #0
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	bf0c      	ite	eq
 8002fee:	2301      	moveq	r3, #1
 8002ff0:	2300      	movne	r3, #0
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	613b      	str	r3, [r7, #16]
      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a15      	ldr	r2, [pc, #84]	@ (8003050 <HAL_ADCEx_InjectedStart+0x190>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d11a      	bne.n	8003036 <HAL_ADCEx_InjectedStart+0x176>
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d017      	beq.n	8003036 <HAL_ADCEx_InjectedStart+0x176>
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d014      	beq.n	8003036 <HAL_ADCEx_InjectedStart+0x176>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800301a:	609a      	str	r2, [r3, #8]
 800301c:	e00b      	b.n	8003036 <HAL_ADCEx_InjectedStart+0x176>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	f043 0210 	orr.w	r2, r3, #16
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302e:	f043 0201 	orr.w	r2, r3, #1
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	371c      	adds	r7, #28
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	20000000 	.word	0x20000000
 8003048:	431bde83 	.word	0x431bde83
 800304c:	40012300 	.word	0x40012300
 8003050:	40012000 	.word	0x40012000

08003054 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e0ed      	b.n	8003242 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 3020 	ldrb.w	r3, [r3, #32]
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d102      	bne.n	8003078 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7ff f884 	bl	8002180 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f042 0201 	orr.w	r2, r2, #1
 8003086:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003088:	f7ff fb0e 	bl	80026a8 <HAL_GetTick>
 800308c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800308e:	e012      	b.n	80030b6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003090:	f7ff fb0a 	bl	80026a8 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b0a      	cmp	r3, #10
 800309c:	d90b      	bls.n	80030b6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2205      	movs	r2, #5
 80030ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e0c5      	b.n	8003242 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0e5      	beq.n	8003090 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 0202 	bic.w	r2, r2, #2
 80030d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030d4:	f7ff fae8 	bl	80026a8 <HAL_GetTick>
 80030d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030da:	e012      	b.n	8003102 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030dc:	f7ff fae4 	bl	80026a8 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b0a      	cmp	r3, #10
 80030e8:	d90b      	bls.n	8003102 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2205      	movs	r2, #5
 80030fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e09f      	b.n	8003242 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1e5      	bne.n	80030dc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	7e1b      	ldrb	r3, [r3, #24]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d108      	bne.n	800312a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	e007      	b.n	800313a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003138:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	7e5b      	ldrb	r3, [r3, #25]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d108      	bne.n	8003154 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	e007      	b.n	8003164 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003162:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	7e9b      	ldrb	r3, [r3, #26]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d108      	bne.n	800317e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0220 	orr.w	r2, r2, #32
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e007      	b.n	800318e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0220 	bic.w	r2, r2, #32
 800318c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	7edb      	ldrb	r3, [r3, #27]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d108      	bne.n	80031a8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 0210 	bic.w	r2, r2, #16
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	e007      	b.n	80031b8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 0210 	orr.w	r2, r2, #16
 80031b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	7f1b      	ldrb	r3, [r3, #28]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d108      	bne.n	80031d2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0208 	orr.w	r2, r2, #8
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	e007      	b.n	80031e2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 0208 	bic.w	r2, r2, #8
 80031e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	7f5b      	ldrb	r3, [r3, #29]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d108      	bne.n	80031fc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0204 	orr.w	r2, r2, #4
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	e007      	b.n	800320c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0204 	bic.w	r2, r2, #4
 800320a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	431a      	orrs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	ea42 0103 	orr.w	r1, r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	1e5a      	subs	r2, r3, #1
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	430a      	orrs	r2, r1
 8003230:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
	...

0800324c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003262:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003264:	7cfb      	ldrb	r3, [r7, #19]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d003      	beq.n	8003272 <HAL_CAN_ConfigFilter+0x26>
 800326a:	7cfb      	ldrb	r3, [r7, #19]
 800326c:	2b02      	cmp	r3, #2
 800326e:	f040 80be 	bne.w	80033ee <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003272:	4b65      	ldr	r3, [pc, #404]	@ (8003408 <HAL_CAN_ConfigFilter+0x1bc>)
 8003274:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800327c:	f043 0201 	orr.w	r2, r3, #1
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800328c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	431a      	orrs	r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f003 031f 	and.w	r3, r3, #31
 80032b2:	2201      	movs	r2, #1
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	43db      	mvns	r3, r3
 80032c4:	401a      	ands	r2, r3
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	69db      	ldr	r3, [r3, #28]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d123      	bne.n	800331c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	43db      	mvns	r3, r3
 80032de:	401a      	ands	r2, r3
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80032f6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	3248      	adds	r2, #72	@ 0x48
 80032fc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003310:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003312:	6979      	ldr	r1, [r7, #20]
 8003314:	3348      	adds	r3, #72	@ 0x48
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	440b      	add	r3, r1
 800331a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d122      	bne.n	800336a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	431a      	orrs	r2, r3
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003344:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	3248      	adds	r2, #72	@ 0x48
 800334a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800335e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003360:	6979      	ldr	r1, [r7, #20]
 8003362:	3348      	adds	r3, #72	@ 0x48
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	440b      	add	r3, r1
 8003368:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d109      	bne.n	8003386 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	43db      	mvns	r3, r3
 800337c:	401a      	ands	r2, r3
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003384:	e007      	b.n	8003396 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	431a      	orrs	r2, r3
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d109      	bne.n	80033b2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	43db      	mvns	r3, r3
 80033a8:	401a      	ands	r2, r3
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80033b0:	e007      	b.n	80033c2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d107      	bne.n	80033da <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	431a      	orrs	r2, r3
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80033e0:	f023 0201 	bic.w	r2, r3, #1
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80033ea:	2300      	movs	r3, #0
 80033ec:	e006      	b.n	80033fc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
  }
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	371c      	adds	r7, #28
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	40006400 	.word	0x40006400

0800340c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3020 	ldrb.w	r3, [r3, #32]
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2b01      	cmp	r3, #1
 800341e:	d12e      	bne.n	800347e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003438:	f7ff f936 	bl	80026a8 <HAL_GetTick>
 800343c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800343e:	e012      	b.n	8003466 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003440:	f7ff f932 	bl	80026a8 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b0a      	cmp	r3, #10
 800344c:	d90b      	bls.n	8003466 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003452:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2205      	movs	r2, #5
 800345e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e012      	b.n	800348c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e5      	bne.n	8003440 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	e006      	b.n	800348c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003482:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
  }
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	@ 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034a8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80034b2:	7ffb      	ldrb	r3, [r7, #31]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d003      	beq.n	80034c0 <HAL_CAN_AddTxMessage+0x2c>
 80034b8:	7ffb      	ldrb	r3, [r7, #31]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	f040 80ad 	bne.w	800361a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10a      	bne.n	80034e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d105      	bne.n	80034e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8095 	beq.w	800360a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	0e1b      	lsrs	r3, r3, #24
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80034ea:	2201      	movs	r2, #1
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	409a      	lsls	r2, r3
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10d      	bne.n	8003518 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003506:	68f9      	ldr	r1, [r7, #12]
 8003508:	6809      	ldr	r1, [r1, #0]
 800350a:	431a      	orrs	r2, r3
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	3318      	adds	r3, #24
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	440b      	add	r3, r1
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	e00f      	b.n	8003538 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003522:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003528:	68f9      	ldr	r1, [r7, #12]
 800352a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800352c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	3318      	adds	r3, #24
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	440b      	add	r3, r1
 8003536:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6819      	ldr	r1, [r3, #0]
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	691a      	ldr	r2, [r3, #16]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	3318      	adds	r3, #24
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	440b      	add	r3, r1
 8003548:	3304      	adds	r3, #4
 800354a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	7d1b      	ldrb	r3, [r3, #20]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d111      	bne.n	8003578 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	3318      	adds	r3, #24
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	4413      	add	r3, r2
 8003560:	3304      	adds	r3, #4
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	6811      	ldr	r1, [r2, #0]
 8003568:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	3318      	adds	r3, #24
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	440b      	add	r3, r1
 8003574:	3304      	adds	r3, #4
 8003576:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3307      	adds	r3, #7
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	061a      	lsls	r2, r3, #24
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3306      	adds	r3, #6
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	041b      	lsls	r3, r3, #16
 8003588:	431a      	orrs	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3305      	adds	r3, #5
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	021b      	lsls	r3, r3, #8
 8003592:	4313      	orrs	r3, r2
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	3204      	adds	r2, #4
 8003598:	7812      	ldrb	r2, [r2, #0]
 800359a:	4610      	mov	r0, r2
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	6811      	ldr	r1, [r2, #0]
 80035a0:	ea43 0200 	orr.w	r2, r3, r0
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	440b      	add	r3, r1
 80035aa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80035ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3303      	adds	r3, #3
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	061a      	lsls	r2, r3, #24
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	3302      	adds	r3, #2
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	041b      	lsls	r3, r3, #16
 80035c0:	431a      	orrs	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3301      	adds	r3, #1
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	021b      	lsls	r3, r3, #8
 80035ca:	4313      	orrs	r3, r2
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	7812      	ldrb	r2, [r2, #0]
 80035d0:	4610      	mov	r0, r2
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	6811      	ldr	r1, [r2, #0]
 80035d6:	ea43 0200 	orr.w	r2, r3, r0
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	440b      	add	r3, r1
 80035e0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80035e4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	3318      	adds	r3, #24
 80035ee:	011b      	lsls	r3, r3, #4
 80035f0:	4413      	add	r3, r2
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	6811      	ldr	r1, [r2, #0]
 80035f8:	f043 0201 	orr.w	r2, r3, #1
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	3318      	adds	r3, #24
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	440b      	add	r3, r1
 8003604:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	e00e      	b.n	8003628 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e006      	b.n	8003628 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
  }
}
 8003628:	4618      	mov	r0, r3
 800362a:	3724      	adds	r7, #36	@ 0x24
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800363c:	2300      	movs	r3, #0
 800363e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003646:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003648:	7afb      	ldrb	r3, [r7, #11]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d002      	beq.n	8003654 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800364e:	7afb      	ldrb	r3, [r7, #11]
 8003650:	2b02      	cmp	r3, #2
 8003652:	d11d      	bne.n	8003690 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	3301      	adds	r3, #1
 8003666:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d002      	beq.n	800367c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	3301      	adds	r3, #1
 800367a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d002      	beq.n	8003690 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	3301      	adds	r3, #1
 800368e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003690:	68fb      	ldr	r3, [r7, #12]
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr

0800369e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800369e:	b480      	push	{r7}
 80036a0:	b087      	sub	sp, #28
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	60f8      	str	r0, [r7, #12]
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	607a      	str	r2, [r7, #4]
 80036aa:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036b2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80036b4:	7dfb      	ldrb	r3, [r7, #23]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d003      	beq.n	80036c2 <HAL_CAN_GetRxMessage+0x24>
 80036ba:	7dfb      	ldrb	r3, [r7, #23]
 80036bc:	2b02      	cmp	r3, #2
 80036be:	f040 8103 	bne.w	80038c8 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10e      	bne.n	80036e6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	f003 0303 	and.w	r3, r3, #3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d116      	bne.n	8003704 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036da:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e0f7      	b.n	80038d6 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f003 0303 	and.w	r3, r3, #3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d107      	bne.n	8003704 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0e8      	b.n	80038d6 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	331b      	adds	r3, #27
 800370c:	011b      	lsls	r3, r3, #4
 800370e:	4413      	add	r3, r2
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0204 	and.w	r2, r3, #4
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10c      	bne.n	800373c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	331b      	adds	r3, #27
 800372a:	011b      	lsls	r3, r3, #4
 800372c:	4413      	add	r3, r2
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0d5b      	lsrs	r3, r3, #21
 8003732:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	e00b      	b.n	8003754 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	331b      	adds	r3, #27
 8003744:	011b      	lsls	r3, r3, #4
 8003746:	4413      	add	r3, r2
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	08db      	lsrs	r3, r3, #3
 800374c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	331b      	adds	r3, #27
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	4413      	add	r3, r2
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0202 	and.w	r2, r3, #2
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	331b      	adds	r3, #27
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	4413      	add	r3, r2
 8003776:	3304      	adds	r3, #4
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2208      	movs	r2, #8
 8003786:	611a      	str	r2, [r3, #16]
 8003788:	e00b      	b.n	80037a2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	331b      	adds	r3, #27
 8003792:	011b      	lsls	r3, r3, #4
 8003794:	4413      	add	r3, r2
 8003796:	3304      	adds	r3, #4
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 020f 	and.w	r2, r3, #15
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	331b      	adds	r3, #27
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	4413      	add	r3, r2
 80037ae:	3304      	adds	r3, #4
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	0a1b      	lsrs	r3, r3, #8
 80037b4:	b2da      	uxtb	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	331b      	adds	r3, #27
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	4413      	add	r3, r2
 80037c6:	3304      	adds	r3, #4
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	0c1b      	lsrs	r3, r3, #16
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	4413      	add	r3, r2
 80037dc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	011b      	lsls	r3, r3, #4
 80037f0:	4413      	add	r3, r2
 80037f2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	0a1a      	lsrs	r2, r3, #8
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	3301      	adds	r3, #1
 80037fe:	b2d2      	uxtb	r2, r2
 8003800:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	4413      	add	r3, r2
 800380c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	0c1a      	lsrs	r2, r3, #16
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	3302      	adds	r3, #2
 8003818:	b2d2      	uxtb	r2, r2
 800381a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	011b      	lsls	r3, r3, #4
 8003824:	4413      	add	r3, r2
 8003826:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	0e1a      	lsrs	r2, r3, #24
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	3303      	adds	r3, #3
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	4413      	add	r3, r2
 8003840:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	3304      	adds	r3, #4
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	4413      	add	r3, r2
 8003858:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	0a1a      	lsrs	r2, r3, #8
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	3305      	adds	r3, #5
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	011b      	lsls	r3, r3, #4
 8003870:	4413      	add	r3, r2
 8003872:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	0c1a      	lsrs	r2, r3, #16
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	3306      	adds	r3, #6
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	4413      	add	r3, r2
 800388c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	0e1a      	lsrs	r2, r3, #24
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	3307      	adds	r3, #7
 8003898:	b2d2      	uxtb	r2, r2
 800389a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d108      	bne.n	80038b4 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68da      	ldr	r2, [r3, #12]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f042 0220 	orr.w	r2, r2, #32
 80038b0:	60da      	str	r2, [r3, #12]
 80038b2:	e007      	b.n	80038c4 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	691a      	ldr	r2, [r3, #16]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0220 	orr.w	r2, r2, #32
 80038c2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	e006      	b.n	80038d6 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
  }
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	371c      	adds	r7, #28
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80038e2:	b480      	push	{r7}
 80038e4:	b085      	sub	sp, #20
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
 80038ea:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038f2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80038f4:	7bfb      	ldrb	r3, [r7, #15]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d002      	beq.n	8003900 <HAL_CAN_ActivateNotification+0x1e>
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d109      	bne.n	8003914 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6959      	ldr	r1, [r3, #20]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	e006      	b.n	8003922 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
  }
}
 8003922:	4618      	mov	r0, r3
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr

0800392e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b08a      	sub	sp, #40	@ 0x28
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003936:	2300      	movs	r3, #0
 8003938:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	f003 0301 	and.w	r3, r3, #1
 8003970:	2b00      	cmp	r3, #0
 8003972:	d07c      	beq.n	8003a6e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d023      	beq.n	80039c6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2201      	movs	r2, #1
 8003984:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f983 	bl	8003c9c <HAL_CAN_TxMailbox0CompleteCallback>
 8003996:	e016      	b.n	80039c6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	f003 0304 	and.w	r3, r3, #4
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d004      	beq.n	80039ac <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80039a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80039a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039aa:	e00c      	b.n	80039c6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	f003 0308 	and.w	r3, r3, #8
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d004      	beq.n	80039c0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80039b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80039be:	e002      	b.n	80039c6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f989 	bl	8003cd8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d024      	beq.n	8003a1a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d003      	beq.n	80039ec <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f963 	bl	8003cb0 <HAL_CAN_TxMailbox1CompleteCallback>
 80039ea:	e016      	b.n	8003a1a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d004      	beq.n	8003a00 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80039fe:	e00c      	b.n	8003a1a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d004      	beq.n	8003a14 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a12:	e002      	b.n	8003a1a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 f969 	bl	8003cec <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d024      	beq.n	8003a6e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003a2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f943 	bl	8003cc4 <HAL_CAN_TxMailbox2CompleteCallback>
 8003a3e:	e016      	b.n	8003a6e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d004      	beq.n	8003a54 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a50:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a52:	e00c      	b.n	8003a6e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d004      	beq.n	8003a68 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a66:	e002      	b.n	8003a6e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 f949 	bl	8003d00 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	f003 0308 	and.w	r3, r3, #8
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00c      	beq.n	8003a92 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	f003 0310 	and.w	r3, r3, #16
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d007      	beq.n	8003a92 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2210      	movs	r2, #16
 8003a90:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003a92:	6a3b      	ldr	r3, [r7, #32]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00b      	beq.n	8003ab4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d006      	beq.n	8003ab4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2208      	movs	r2, #8
 8003aac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f930 	bl	8003d14 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f003 0303 	and.w	r3, r3, #3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d002      	beq.n	8003ad2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f7fe f8b9 	bl	8001c44 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
 8003ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00c      	beq.n	8003af6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f003 0310 	and.w	r3, r3, #16
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d007      	beq.n	8003af6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003aec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2210      	movs	r2, #16
 8003af4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003af6:	6a3b      	ldr	r3, [r7, #32]
 8003af8:	f003 0320 	and.w	r3, r3, #32
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00b      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	f003 0308 	and.w	r3, r3, #8
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d006      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2208      	movs	r2, #8
 8003b10:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f912 	bl	8003d3c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	f003 0310 	and.w	r3, r3, #16
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d009      	beq.n	8003b36 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	f003 0303 	and.w	r3, r3, #3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f8f9 	bl	8003d28 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003b36:	6a3b      	ldr	r3, [r7, #32]
 8003b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00b      	beq.n	8003b58 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d006      	beq.n	8003b58 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2210      	movs	r2, #16
 8003b50:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 f8fc 	bl	8003d50 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00b      	beq.n	8003b7a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	f003 0308 	and.w	r3, r3, #8
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d006      	beq.n	8003b7a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2208      	movs	r2, #8
 8003b72:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f8f5 	bl	8003d64 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d07b      	beq.n	8003c7c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d072      	beq.n	8003c74 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d008      	beq.n	8003baa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d003      	beq.n	8003baa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d008      	beq.n	8003bc6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc0:	f043 0302 	orr.w	r3, r3, #2
 8003bc4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d008      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bdc:	f043 0304 	orr.w	r3, r3, #4
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d043      	beq.n	8003c74 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d03e      	beq.n	8003c74 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bfc:	2b60      	cmp	r3, #96	@ 0x60
 8003bfe:	d02b      	beq.n	8003c58 <HAL_CAN_IRQHandler+0x32a>
 8003c00:	2b60      	cmp	r3, #96	@ 0x60
 8003c02:	d82e      	bhi.n	8003c62 <HAL_CAN_IRQHandler+0x334>
 8003c04:	2b50      	cmp	r3, #80	@ 0x50
 8003c06:	d022      	beq.n	8003c4e <HAL_CAN_IRQHandler+0x320>
 8003c08:	2b50      	cmp	r3, #80	@ 0x50
 8003c0a:	d82a      	bhi.n	8003c62 <HAL_CAN_IRQHandler+0x334>
 8003c0c:	2b40      	cmp	r3, #64	@ 0x40
 8003c0e:	d019      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x316>
 8003c10:	2b40      	cmp	r3, #64	@ 0x40
 8003c12:	d826      	bhi.n	8003c62 <HAL_CAN_IRQHandler+0x334>
 8003c14:	2b30      	cmp	r3, #48	@ 0x30
 8003c16:	d010      	beq.n	8003c3a <HAL_CAN_IRQHandler+0x30c>
 8003c18:	2b30      	cmp	r3, #48	@ 0x30
 8003c1a:	d822      	bhi.n	8003c62 <HAL_CAN_IRQHandler+0x334>
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d002      	beq.n	8003c26 <HAL_CAN_IRQHandler+0x2f8>
 8003c20:	2b20      	cmp	r3, #32
 8003c22:	d005      	beq.n	8003c30 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003c24:	e01d      	b.n	8003c62 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c28:	f043 0308 	orr.w	r3, r3, #8
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c2e:	e019      	b.n	8003c64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c32:	f043 0310 	orr.w	r3, r3, #16
 8003c36:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c38:	e014      	b.n	8003c64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3c:	f043 0320 	orr.w	r3, r3, #32
 8003c40:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c42:	e00f      	b.n	8003c64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c4a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c4c:	e00a      	b.n	8003c64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c54:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c56:	e005      	b.n	8003c64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c60:	e000      	b.n	8003c64 <HAL_CAN_IRQHandler+0x336>
            break;
 8003c62:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	699a      	ldr	r2, [r3, #24]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003c72:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2204      	movs	r2, #4
 8003c7a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d008      	beq.n	8003c94 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f872 	bl	8003d78 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003c94:	bf00      	nop
 8003c96:	3728      	adds	r7, #40	@ 0x28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003da8:	4013      	ands	r3, r2
 8003daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003db4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dbe:	4a04      	ldr	r2, [pc, #16]	@ (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	60d3      	str	r3, [r2, #12]
}
 8003dc4:	bf00      	nop
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr
 8003dd0:	e000ed00 	.word	0xe000ed00

08003dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dd8:	4b04      	ldr	r3, [pc, #16]	@ (8003dec <__NVIC_GetPriorityGrouping+0x18>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	0a1b      	lsrs	r3, r3, #8
 8003dde:	f003 0307 	and.w	r3, r3, #7
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	e000ed00 	.word	0xe000ed00

08003df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	db0b      	blt.n	8003e1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e02:	79fb      	ldrb	r3, [r7, #7]
 8003e04:	f003 021f 	and.w	r2, r3, #31
 8003e08:	4907      	ldr	r1, [pc, #28]	@ (8003e28 <__NVIC_EnableIRQ+0x38>)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	095b      	lsrs	r3, r3, #5
 8003e10:	2001      	movs	r0, #1
 8003e12:	fa00 f202 	lsl.w	r2, r0, r2
 8003e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	e000e100 	.word	0xe000e100

08003e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	6039      	str	r1, [r7, #0]
 8003e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	db0a      	blt.n	8003e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	490c      	ldr	r1, [pc, #48]	@ (8003e78 <__NVIC_SetPriority+0x4c>)
 8003e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4a:	0112      	lsls	r2, r2, #4
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	440b      	add	r3, r1
 8003e50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e54:	e00a      	b.n	8003e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	4908      	ldr	r1, [pc, #32]	@ (8003e7c <__NVIC_SetPriority+0x50>)
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	3b04      	subs	r3, #4
 8003e64:	0112      	lsls	r2, r2, #4
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	440b      	add	r3, r1
 8003e6a:	761a      	strb	r2, [r3, #24]
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	e000e100 	.word	0xe000e100
 8003e7c:	e000ed00 	.word	0xe000ed00

08003e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b089      	sub	sp, #36	@ 0x24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f1c3 0307 	rsb	r3, r3, #7
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	bf28      	it	cs
 8003e9e:	2304      	movcs	r3, #4
 8003ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	2b06      	cmp	r3, #6
 8003ea8:	d902      	bls.n	8003eb0 <NVIC_EncodePriority+0x30>
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3b03      	subs	r3, #3
 8003eae:	e000      	b.n	8003eb2 <NVIC_EncodePriority+0x32>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	43da      	mvns	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed2:	43d9      	mvns	r1, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed8:	4313      	orrs	r3, r2
         );
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3724      	adds	r7, #36	@ 0x24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
	...

08003ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ef8:	d301      	bcc.n	8003efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003efa:	2301      	movs	r3, #1
 8003efc:	e00f      	b.n	8003f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003efe:	4a0a      	ldr	r2, [pc, #40]	@ (8003f28 <SysTick_Config+0x40>)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3b01      	subs	r3, #1
 8003f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f06:	210f      	movs	r1, #15
 8003f08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f0c:	f7ff ff8e 	bl	8003e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f10:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <SysTick_Config+0x40>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f16:	4b04      	ldr	r3, [pc, #16]	@ (8003f28 <SysTick_Config+0x40>)
 8003f18:	2207      	movs	r2, #7
 8003f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	e000e010 	.word	0xe000e010

08003f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f7ff ff29 	bl	8003d8c <__NVIC_SetPriorityGrouping>
}
 8003f3a:	bf00      	nop
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b086      	sub	sp, #24
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	4603      	mov	r3, r0
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
 8003f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f54:	f7ff ff3e 	bl	8003dd4 <__NVIC_GetPriorityGrouping>
 8003f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	68b9      	ldr	r1, [r7, #8]
 8003f5e:	6978      	ldr	r0, [r7, #20]
 8003f60:	f7ff ff8e 	bl	8003e80 <NVIC_EncodePriority>
 8003f64:	4602      	mov	r2, r0
 8003f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f6a:	4611      	mov	r1, r2
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff ff5d 	bl	8003e2c <__NVIC_SetPriority>
}
 8003f72:	bf00      	nop
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b082      	sub	sp, #8
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	4603      	mov	r3, r0
 8003f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff ff31 	bl	8003df0 <__NVIC_EnableIRQ>
}
 8003f8e:	bf00      	nop
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff ffa2 	bl	8003ee8 <SysTick_Config>
 8003fa4:	4603      	mov	r3, r0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b089      	sub	sp, #36	@ 0x24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61fb      	str	r3, [r7, #28]
 8003fca:	e165      	b.n	8004298 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fcc:	2201      	movs	r2, #1
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	f040 8154 	bne.w	8004292 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d005      	beq.n	8004002 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d130      	bne.n	8004064 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	005b      	lsls	r3, r3, #1
 800400c:	2203      	movs	r2, #3
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	43db      	mvns	r3, r3
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	4013      	ands	r3, r2
 8004018:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	68da      	ldr	r2, [r3, #12]
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	fa02 f303 	lsl.w	r3, r2, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4313      	orrs	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004038:	2201      	movs	r2, #1
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	fa02 f303 	lsl.w	r3, r2, r3
 8004040:	43db      	mvns	r3, r3
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	4013      	ands	r3, r2
 8004046:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	091b      	lsrs	r3, r3, #4
 800404e:	f003 0201 	and.w	r2, r3, #1
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	fa02 f303 	lsl.w	r3, r2, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	4313      	orrs	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f003 0303 	and.w	r3, r3, #3
 800406c:	2b03      	cmp	r3, #3
 800406e:	d017      	beq.n	80040a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	2203      	movs	r2, #3
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	fa02 f303 	lsl.w	r3, r2, r3
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	4313      	orrs	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f003 0303 	and.w	r3, r3, #3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d123      	bne.n	80040f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	08da      	lsrs	r2, r3, #3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	3208      	adds	r2, #8
 80040b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	220f      	movs	r2, #15
 80040c4:	fa02 f303 	lsl.w	r3, r2, r3
 80040c8:	43db      	mvns	r3, r3
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	4013      	ands	r3, r2
 80040ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	691a      	ldr	r2, [r3, #16]
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	08da      	lsrs	r2, r3, #3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	3208      	adds	r2, #8
 80040ee:	69b9      	ldr	r1, [r7, #24]
 80040f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	2203      	movs	r2, #3
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	43db      	mvns	r3, r3
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	4013      	ands	r3, r2
 800410a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f003 0203 	and.w	r2, r3, #3
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	fa02 f303 	lsl.w	r3, r2, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4313      	orrs	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 80ae 	beq.w	8004292 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004136:	2300      	movs	r3, #0
 8004138:	60fb      	str	r3, [r7, #12]
 800413a:	4b5d      	ldr	r3, [pc, #372]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 800413c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413e:	4a5c      	ldr	r2, [pc, #368]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 8004140:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004144:	6453      	str	r3, [r2, #68]	@ 0x44
 8004146:	4b5a      	ldr	r3, [pc, #360]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 8004148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004152:	4a58      	ldr	r2, [pc, #352]	@ (80042b4 <HAL_GPIO_Init+0x304>)
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	089b      	lsrs	r3, r3, #2
 8004158:	3302      	adds	r3, #2
 800415a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800415e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	220f      	movs	r2, #15
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	43db      	mvns	r3, r3
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	4013      	ands	r3, r2
 8004174:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a4f      	ldr	r2, [pc, #316]	@ (80042b8 <HAL_GPIO_Init+0x308>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d025      	beq.n	80041ca <HAL_GPIO_Init+0x21a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a4e      	ldr	r2, [pc, #312]	@ (80042bc <HAL_GPIO_Init+0x30c>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d01f      	beq.n	80041c6 <HAL_GPIO_Init+0x216>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a4d      	ldr	r2, [pc, #308]	@ (80042c0 <HAL_GPIO_Init+0x310>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d019      	beq.n	80041c2 <HAL_GPIO_Init+0x212>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a4c      	ldr	r2, [pc, #304]	@ (80042c4 <HAL_GPIO_Init+0x314>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d013      	beq.n	80041be <HAL_GPIO_Init+0x20e>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a4b      	ldr	r2, [pc, #300]	@ (80042c8 <HAL_GPIO_Init+0x318>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d00d      	beq.n	80041ba <HAL_GPIO_Init+0x20a>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a4a      	ldr	r2, [pc, #296]	@ (80042cc <HAL_GPIO_Init+0x31c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d007      	beq.n	80041b6 <HAL_GPIO_Init+0x206>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a49      	ldr	r2, [pc, #292]	@ (80042d0 <HAL_GPIO_Init+0x320>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d101      	bne.n	80041b2 <HAL_GPIO_Init+0x202>
 80041ae:	2306      	movs	r3, #6
 80041b0:	e00c      	b.n	80041cc <HAL_GPIO_Init+0x21c>
 80041b2:	2307      	movs	r3, #7
 80041b4:	e00a      	b.n	80041cc <HAL_GPIO_Init+0x21c>
 80041b6:	2305      	movs	r3, #5
 80041b8:	e008      	b.n	80041cc <HAL_GPIO_Init+0x21c>
 80041ba:	2304      	movs	r3, #4
 80041bc:	e006      	b.n	80041cc <HAL_GPIO_Init+0x21c>
 80041be:	2303      	movs	r3, #3
 80041c0:	e004      	b.n	80041cc <HAL_GPIO_Init+0x21c>
 80041c2:	2302      	movs	r3, #2
 80041c4:	e002      	b.n	80041cc <HAL_GPIO_Init+0x21c>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <HAL_GPIO_Init+0x21c>
 80041ca:	2300      	movs	r3, #0
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	f002 0203 	and.w	r2, r2, #3
 80041d2:	0092      	lsls	r2, r2, #2
 80041d4:	4093      	lsls	r3, r2
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	4313      	orrs	r3, r2
 80041da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041dc:	4935      	ldr	r1, [pc, #212]	@ (80042b4 <HAL_GPIO_Init+0x304>)
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	089b      	lsrs	r3, r3, #2
 80041e2:	3302      	adds	r3, #2
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041ea:	4b3a      	ldr	r3, [pc, #232]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	43db      	mvns	r3, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4013      	ands	r3, r2
 80041f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800420e:	4a31      	ldr	r2, [pc, #196]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004214:	4b2f      	ldr	r3, [pc, #188]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	43db      	mvns	r3, r3
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	4013      	ands	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	4313      	orrs	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004238:	4a26      	ldr	r2, [pc, #152]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800423e:	4b25      	ldr	r3, [pc, #148]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	43db      	mvns	r3, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4013      	ands	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d003      	beq.n	8004262 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	4313      	orrs	r3, r2
 8004260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004262:	4a1c      	ldr	r2, [pc, #112]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004268:	4b1a      	ldr	r3, [pc, #104]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	43db      	mvns	r3, r3
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	4013      	ands	r3, r2
 8004276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	4313      	orrs	r3, r2
 800428a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800428c:	4a11      	ldr	r2, [pc, #68]	@ (80042d4 <HAL_GPIO_Init+0x324>)
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	3301      	adds	r3, #1
 8004296:	61fb      	str	r3, [r7, #28]
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	2b0f      	cmp	r3, #15
 800429c:	f67f ae96 	bls.w	8003fcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042a0:	bf00      	nop
 80042a2:	bf00      	nop
 80042a4:	3724      	adds	r7, #36	@ 0x24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40023800 	.word	0x40023800
 80042b4:	40013800 	.word	0x40013800
 80042b8:	40020000 	.word	0x40020000
 80042bc:	40020400 	.word	0x40020400
 80042c0:	40020800 	.word	0x40020800
 80042c4:	40020c00 	.word	0x40020c00
 80042c8:	40021000 	.word	0x40021000
 80042cc:	40021400 	.word	0x40021400
 80042d0:	40021800 	.word	0x40021800
 80042d4:	40013c00 	.word	0x40013c00

080042d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	807b      	strh	r3, [r7, #2]
 80042e4:	4613      	mov	r3, r2
 80042e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042e8:	787b      	ldrb	r3, [r7, #1]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042ee:	887a      	ldrh	r2, [r7, #2]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042f4:	e003      	b.n	80042fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042f6:	887b      	ldrh	r3, [r7, #2]
 80042f8:	041a      	lsls	r2, r3, #16
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	619a      	str	r2, [r3, #24]
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e12b      	b.n	8004576 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7fd ff7c 	bl	8002230 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2224      	movs	r2, #36	@ 0x24
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 0201 	bic.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800435e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800436e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004370:	f000 fa52 	bl	8004818 <HAL_RCC_GetPCLK1Freq>
 8004374:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	4a81      	ldr	r2, [pc, #516]	@ (8004580 <HAL_I2C_Init+0x274>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d807      	bhi.n	8004390 <HAL_I2C_Init+0x84>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	4a80      	ldr	r2, [pc, #512]	@ (8004584 <HAL_I2C_Init+0x278>)
 8004384:	4293      	cmp	r3, r2
 8004386:	bf94      	ite	ls
 8004388:	2301      	movls	r3, #1
 800438a:	2300      	movhi	r3, #0
 800438c:	b2db      	uxtb	r3, r3
 800438e:	e006      	b.n	800439e <HAL_I2C_Init+0x92>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4a7d      	ldr	r2, [pc, #500]	@ (8004588 <HAL_I2C_Init+0x27c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	bf94      	ite	ls
 8004398:	2301      	movls	r3, #1
 800439a:	2300      	movhi	r3, #0
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e0e7      	b.n	8004576 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	4a78      	ldr	r2, [pc, #480]	@ (800458c <HAL_I2C_Init+0x280>)
 80043aa:	fba2 2303 	umull	r2, r3, r2, r3
 80043ae:	0c9b      	lsrs	r3, r3, #18
 80043b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68ba      	ldr	r2, [r7, #8]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	4a6a      	ldr	r2, [pc, #424]	@ (8004580 <HAL_I2C_Init+0x274>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d802      	bhi.n	80043e0 <HAL_I2C_Init+0xd4>
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	3301      	adds	r3, #1
 80043de:	e009      	b.n	80043f4 <HAL_I2C_Init+0xe8>
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043e6:	fb02 f303 	mul.w	r3, r2, r3
 80043ea:	4a69      	ldr	r2, [pc, #420]	@ (8004590 <HAL_I2C_Init+0x284>)
 80043ec:	fba2 2303 	umull	r2, r3, r2, r3
 80043f0:	099b      	lsrs	r3, r3, #6
 80043f2:	3301      	adds	r3, #1
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004406:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	495c      	ldr	r1, [pc, #368]	@ (8004580 <HAL_I2C_Init+0x274>)
 8004410:	428b      	cmp	r3, r1
 8004412:	d819      	bhi.n	8004448 <HAL_I2C_Init+0x13c>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	1e59      	subs	r1, r3, #1
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004422:	1c59      	adds	r1, r3, #1
 8004424:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004428:	400b      	ands	r3, r1
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00a      	beq.n	8004444 <HAL_I2C_Init+0x138>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	1e59      	subs	r1, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	fbb1 f3f3 	udiv	r3, r1, r3
 800443c:	3301      	adds	r3, #1
 800443e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004442:	e051      	b.n	80044e8 <HAL_I2C_Init+0x1dc>
 8004444:	2304      	movs	r3, #4
 8004446:	e04f      	b.n	80044e8 <HAL_I2C_Init+0x1dc>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d111      	bne.n	8004474 <HAL_I2C_Init+0x168>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	1e58      	subs	r0, r3, #1
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6859      	ldr	r1, [r3, #4]
 8004458:	460b      	mov	r3, r1
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	440b      	add	r3, r1
 800445e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004462:	3301      	adds	r3, #1
 8004464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004468:	2b00      	cmp	r3, #0
 800446a:	bf0c      	ite	eq
 800446c:	2301      	moveq	r3, #1
 800446e:	2300      	movne	r3, #0
 8004470:	b2db      	uxtb	r3, r3
 8004472:	e012      	b.n	800449a <HAL_I2C_Init+0x18e>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	1e58      	subs	r0, r3, #1
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6859      	ldr	r1, [r3, #4]
 800447c:	460b      	mov	r3, r1
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	440b      	add	r3, r1
 8004482:	0099      	lsls	r1, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	fbb0 f3f3 	udiv	r3, r0, r3
 800448a:	3301      	adds	r3, #1
 800448c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004490:	2b00      	cmp	r3, #0
 8004492:	bf0c      	ite	eq
 8004494:	2301      	moveq	r3, #1
 8004496:	2300      	movne	r3, #0
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <HAL_I2C_Init+0x196>
 800449e:	2301      	movs	r3, #1
 80044a0:	e022      	b.n	80044e8 <HAL_I2C_Init+0x1dc>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10e      	bne.n	80044c8 <HAL_I2C_Init+0x1bc>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	1e58      	subs	r0, r3, #1
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6859      	ldr	r1, [r3, #4]
 80044b2:	460b      	mov	r3, r1
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	440b      	add	r3, r1
 80044b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80044bc:	3301      	adds	r3, #1
 80044be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044c6:	e00f      	b.n	80044e8 <HAL_I2C_Init+0x1dc>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	1e58      	subs	r0, r3, #1
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6859      	ldr	r1, [r3, #4]
 80044d0:	460b      	mov	r3, r1
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	0099      	lsls	r1, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	fbb0 f3f3 	udiv	r3, r0, r3
 80044de:	3301      	adds	r3, #1
 80044e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	6809      	ldr	r1, [r1, #0]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	69da      	ldr	r2, [r3, #28]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	431a      	orrs	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004516:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	6911      	ldr	r1, [r2, #16]
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	68d2      	ldr	r2, [r2, #12]
 8004522:	4311      	orrs	r1, r2
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6812      	ldr	r2, [r2, #0]
 8004528:	430b      	orrs	r3, r1
 800452a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	695a      	ldr	r2, [r3, #20]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	430a      	orrs	r2, r1
 8004546:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2220      	movs	r2, #32
 8004562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	000186a0 	.word	0x000186a0
 8004584:	001e847f 	.word	0x001e847f
 8004588:	003d08ff 	.word	0x003d08ff
 800458c:	431bde83 	.word	0x431bde83
 8004590:	10624dd3 	.word	0x10624dd3

08004594 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800459a:	2300      	movs	r3, #0
 800459c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	603b      	str	r3, [r7, #0]
 80045a2:	4b20      	ldr	r3, [pc, #128]	@ (8004624 <HAL_PWREx_EnableOverDrive+0x90>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004624 <HAL_PWREx_EnableOverDrive+0x90>)
 80045a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004624 <HAL_PWREx_EnableOverDrive+0x90>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80045ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004628 <HAL_PWREx_EnableOverDrive+0x94>)
 80045bc:	2201      	movs	r2, #1
 80045be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045c0:	f7fe f872 	bl	80026a8 <HAL_GetTick>
 80045c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045c6:	e009      	b.n	80045dc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80045c8:	f7fe f86e 	bl	80026a8 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80045d6:	d901      	bls.n	80045dc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e01f      	b.n	800461c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045dc:	4b13      	ldr	r3, [pc, #76]	@ (800462c <HAL_PWREx_EnableOverDrive+0x98>)
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045e8:	d1ee      	bne.n	80045c8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80045ea:	4b11      	ldr	r3, [pc, #68]	@ (8004630 <HAL_PWREx_EnableOverDrive+0x9c>)
 80045ec:	2201      	movs	r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045f0:	f7fe f85a 	bl	80026a8 <HAL_GetTick>
 80045f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80045f6:	e009      	b.n	800460c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80045f8:	f7fe f856 	bl	80026a8 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004606:	d901      	bls.n	800460c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e007      	b.n	800461c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800460c:	4b07      	ldr	r3, [pc, #28]	@ (800462c <HAL_PWREx_EnableOverDrive+0x98>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004614:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004618:	d1ee      	bne.n	80045f8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3708      	adds	r7, #8
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	40023800 	.word	0x40023800
 8004628:	420e0040 	.word	0x420e0040
 800462c:	40007000 	.word	0x40007000
 8004630:	420e0044 	.word	0x420e0044

08004634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e0cc      	b.n	80047e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004648:	4b68      	ldr	r3, [pc, #416]	@ (80047ec <HAL_RCC_ClockConfig+0x1b8>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 030f 	and.w	r3, r3, #15
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	429a      	cmp	r2, r3
 8004654:	d90c      	bls.n	8004670 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004656:	4b65      	ldr	r3, [pc, #404]	@ (80047ec <HAL_RCC_ClockConfig+0x1b8>)
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800465e:	4b63      	ldr	r3, [pc, #396]	@ (80047ec <HAL_RCC_ClockConfig+0x1b8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 030f 	and.w	r3, r3, #15
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	429a      	cmp	r2, r3
 800466a:	d001      	beq.n	8004670 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0b8      	b.n	80047e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d020      	beq.n	80046be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0304 	and.w	r3, r3, #4
 8004684:	2b00      	cmp	r3, #0
 8004686:	d005      	beq.n	8004694 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004688:	4b59      	ldr	r3, [pc, #356]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	4a58      	ldr	r2, [pc, #352]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 800468e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004692:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0308 	and.w	r3, r3, #8
 800469c:	2b00      	cmp	r3, #0
 800469e:	d005      	beq.n	80046ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046a0:	4b53      	ldr	r3, [pc, #332]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	4a52      	ldr	r2, [pc, #328]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046ac:	4b50      	ldr	r3, [pc, #320]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	494d      	ldr	r1, [pc, #308]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d044      	beq.n	8004754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d107      	bne.n	80046e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046d2:	4b47      	ldr	r3, [pc, #284]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d119      	bne.n	8004712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e07f      	b.n	80047e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d003      	beq.n	80046f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d107      	bne.n	8004702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046f2:	4b3f      	ldr	r3, [pc, #252]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d109      	bne.n	8004712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e06f      	b.n	80047e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004702:	4b3b      	ldr	r3, [pc, #236]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0302 	and.w	r3, r3, #2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e067      	b.n	80047e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004712:	4b37      	ldr	r3, [pc, #220]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f023 0203 	bic.w	r2, r3, #3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	4934      	ldr	r1, [pc, #208]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004720:	4313      	orrs	r3, r2
 8004722:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004724:	f7fd ffc0 	bl	80026a8 <HAL_GetTick>
 8004728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800472a:	e00a      	b.n	8004742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800472c:	f7fd ffbc 	bl	80026a8 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473a:	4293      	cmp	r3, r2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e04f      	b.n	80047e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004742:	4b2b      	ldr	r3, [pc, #172]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 020c 	and.w	r2, r3, #12
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	429a      	cmp	r2, r3
 8004752:	d1eb      	bne.n	800472c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004754:	4b25      	ldr	r3, [pc, #148]	@ (80047ec <HAL_RCC_ClockConfig+0x1b8>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 030f 	and.w	r3, r3, #15
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d20c      	bcs.n	800477c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004762:	4b22      	ldr	r3, [pc, #136]	@ (80047ec <HAL_RCC_ClockConfig+0x1b8>)
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800476a:	4b20      	ldr	r3, [pc, #128]	@ (80047ec <HAL_RCC_ClockConfig+0x1b8>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d001      	beq.n	800477c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e032      	b.n	80047e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0304 	and.w	r3, r3, #4
 8004784:	2b00      	cmp	r3, #0
 8004786:	d008      	beq.n	800479a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004788:	4b19      	ldr	r3, [pc, #100]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4916      	ldr	r1, [pc, #88]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004796:	4313      	orrs	r3, r2
 8004798:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0308 	and.w	r3, r3, #8
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d009      	beq.n	80047ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047a6:	4b12      	ldr	r3, [pc, #72]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	490e      	ldr	r1, [pc, #56]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047ba:	f000 f855 	bl	8004868 <HAL_RCC_GetSysClockFreq>
 80047be:	4602      	mov	r2, r0
 80047c0:	4b0b      	ldr	r3, [pc, #44]	@ (80047f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	091b      	lsrs	r3, r3, #4
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	490a      	ldr	r1, [pc, #40]	@ (80047f4 <HAL_RCC_ClockConfig+0x1c0>)
 80047cc:	5ccb      	ldrb	r3, [r1, r3]
 80047ce:	fa22 f303 	lsr.w	r3, r2, r3
 80047d2:	4a09      	ldr	r2, [pc, #36]	@ (80047f8 <HAL_RCC_ClockConfig+0x1c4>)
 80047d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80047d6:	4b09      	ldr	r3, [pc, #36]	@ (80047fc <HAL_RCC_ClockConfig+0x1c8>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f7fd ff20 	bl	8002620 <HAL_InitTick>

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	40023c00 	.word	0x40023c00
 80047f0:	40023800 	.word	0x40023800
 80047f4:	08008838 	.word	0x08008838
 80047f8:	20000000 	.word	0x20000000
 80047fc:	20000004 	.word	0x20000004

08004800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004804:	4b03      	ldr	r3, [pc, #12]	@ (8004814 <HAL_RCC_GetHCLKFreq+0x14>)
 8004806:	681b      	ldr	r3, [r3, #0]
}
 8004808:	4618      	mov	r0, r3
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	20000000 	.word	0x20000000

08004818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800481c:	f7ff fff0 	bl	8004800 <HAL_RCC_GetHCLKFreq>
 8004820:	4602      	mov	r2, r0
 8004822:	4b05      	ldr	r3, [pc, #20]	@ (8004838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	0a9b      	lsrs	r3, r3, #10
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	4903      	ldr	r1, [pc, #12]	@ (800483c <HAL_RCC_GetPCLK1Freq+0x24>)
 800482e:	5ccb      	ldrb	r3, [r1, r3]
 8004830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004834:	4618      	mov	r0, r3
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40023800 	.word	0x40023800
 800483c:	08008848 	.word	0x08008848

08004840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004844:	f7ff ffdc 	bl	8004800 <HAL_RCC_GetHCLKFreq>
 8004848:	4602      	mov	r2, r0
 800484a:	4b05      	ldr	r3, [pc, #20]	@ (8004860 <HAL_RCC_GetPCLK2Freq+0x20>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	0b5b      	lsrs	r3, r3, #13
 8004850:	f003 0307 	and.w	r3, r3, #7
 8004854:	4903      	ldr	r1, [pc, #12]	@ (8004864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004856:	5ccb      	ldrb	r3, [r1, r3]
 8004858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800485c:	4618      	mov	r0, r3
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40023800 	.word	0x40023800
 8004864:	08008848 	.word	0x08008848

08004868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800486c:	b0ae      	sub	sp, #184	@ 0xb8
 800486e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004876:	2300      	movs	r3, #0
 8004878:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004888:	2300      	movs	r3, #0
 800488a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800488e:	4bcb      	ldr	r3, [pc, #812]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 030c 	and.w	r3, r3, #12
 8004896:	2b0c      	cmp	r3, #12
 8004898:	f200 8206 	bhi.w	8004ca8 <HAL_RCC_GetSysClockFreq+0x440>
 800489c:	a201      	add	r2, pc, #4	@ (adr r2, 80048a4 <HAL_RCC_GetSysClockFreq+0x3c>)
 800489e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a2:	bf00      	nop
 80048a4:	080048d9 	.word	0x080048d9
 80048a8:	08004ca9 	.word	0x08004ca9
 80048ac:	08004ca9 	.word	0x08004ca9
 80048b0:	08004ca9 	.word	0x08004ca9
 80048b4:	080048e1 	.word	0x080048e1
 80048b8:	08004ca9 	.word	0x08004ca9
 80048bc:	08004ca9 	.word	0x08004ca9
 80048c0:	08004ca9 	.word	0x08004ca9
 80048c4:	080048e9 	.word	0x080048e9
 80048c8:	08004ca9 	.word	0x08004ca9
 80048cc:	08004ca9 	.word	0x08004ca9
 80048d0:	08004ca9 	.word	0x08004ca9
 80048d4:	08004ad9 	.word	0x08004ad9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048d8:	4bb9      	ldr	r3, [pc, #740]	@ (8004bc0 <HAL_RCC_GetSysClockFreq+0x358>)
 80048da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80048de:	e1e7      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048e0:	4bb8      	ldr	r3, [pc, #736]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80048e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80048e6:	e1e3      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048e8:	4bb4      	ldr	r3, [pc, #720]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048f4:	4bb1      	ldr	r3, [pc, #708]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d071      	beq.n	80049e4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004900:	4bae      	ldr	r3, [pc, #696]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	099b      	lsrs	r3, r3, #6
 8004906:	2200      	movs	r2, #0
 8004908:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800490c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004910:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004918:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800491c:	2300      	movs	r3, #0
 800491e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004922:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004926:	4622      	mov	r2, r4
 8004928:	462b      	mov	r3, r5
 800492a:	f04f 0000 	mov.w	r0, #0
 800492e:	f04f 0100 	mov.w	r1, #0
 8004932:	0159      	lsls	r1, r3, #5
 8004934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004938:	0150      	lsls	r0, r2, #5
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	4621      	mov	r1, r4
 8004940:	1a51      	subs	r1, r2, r1
 8004942:	6439      	str	r1, [r7, #64]	@ 0x40
 8004944:	4629      	mov	r1, r5
 8004946:	eb63 0301 	sbc.w	r3, r3, r1
 800494a:	647b      	str	r3, [r7, #68]	@ 0x44
 800494c:	f04f 0200 	mov.w	r2, #0
 8004950:	f04f 0300 	mov.w	r3, #0
 8004954:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004958:	4649      	mov	r1, r9
 800495a:	018b      	lsls	r3, r1, #6
 800495c:	4641      	mov	r1, r8
 800495e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004962:	4641      	mov	r1, r8
 8004964:	018a      	lsls	r2, r1, #6
 8004966:	4641      	mov	r1, r8
 8004968:	1a51      	subs	r1, r2, r1
 800496a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800496c:	4649      	mov	r1, r9
 800496e:	eb63 0301 	sbc.w	r3, r3, r1
 8004972:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004974:	f04f 0200 	mov.w	r2, #0
 8004978:	f04f 0300 	mov.w	r3, #0
 800497c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004980:	4649      	mov	r1, r9
 8004982:	00cb      	lsls	r3, r1, #3
 8004984:	4641      	mov	r1, r8
 8004986:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800498a:	4641      	mov	r1, r8
 800498c:	00ca      	lsls	r2, r1, #3
 800498e:	4610      	mov	r0, r2
 8004990:	4619      	mov	r1, r3
 8004992:	4603      	mov	r3, r0
 8004994:	4622      	mov	r2, r4
 8004996:	189b      	adds	r3, r3, r2
 8004998:	633b      	str	r3, [r7, #48]	@ 0x30
 800499a:	462b      	mov	r3, r5
 800499c:	460a      	mov	r2, r1
 800499e:	eb42 0303 	adc.w	r3, r2, r3
 80049a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80049a4:	f04f 0200 	mov.w	r2, #0
 80049a8:	f04f 0300 	mov.w	r3, #0
 80049ac:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80049b0:	4629      	mov	r1, r5
 80049b2:	024b      	lsls	r3, r1, #9
 80049b4:	4621      	mov	r1, r4
 80049b6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80049ba:	4621      	mov	r1, r4
 80049bc:	024a      	lsls	r2, r1, #9
 80049be:	4610      	mov	r0, r2
 80049c0:	4619      	mov	r1, r3
 80049c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049c6:	2200      	movs	r2, #0
 80049c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80049cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80049d0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80049d4:	f7fc f958 	bl	8000c88 <__aeabi_uldivmod>
 80049d8:	4602      	mov	r2, r0
 80049da:	460b      	mov	r3, r1
 80049dc:	4613      	mov	r3, r2
 80049de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049e2:	e067      	b.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049e4:	4b75      	ldr	r3, [pc, #468]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	099b      	lsrs	r3, r3, #6
 80049ea:	2200      	movs	r2, #0
 80049ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049f0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80049f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80049f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80049fe:	2300      	movs	r3, #0
 8004a00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a02:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004a06:	4622      	mov	r2, r4
 8004a08:	462b      	mov	r3, r5
 8004a0a:	f04f 0000 	mov.w	r0, #0
 8004a0e:	f04f 0100 	mov.w	r1, #0
 8004a12:	0159      	lsls	r1, r3, #5
 8004a14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a18:	0150      	lsls	r0, r2, #5
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4621      	mov	r1, r4
 8004a20:	1a51      	subs	r1, r2, r1
 8004a22:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004a24:	4629      	mov	r1, r5
 8004a26:	eb63 0301 	sbc.w	r3, r3, r1
 8004a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	f04f 0300 	mov.w	r3, #0
 8004a34:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004a38:	4649      	mov	r1, r9
 8004a3a:	018b      	lsls	r3, r1, #6
 8004a3c:	4641      	mov	r1, r8
 8004a3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a42:	4641      	mov	r1, r8
 8004a44:	018a      	lsls	r2, r1, #6
 8004a46:	4641      	mov	r1, r8
 8004a48:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a4c:	4649      	mov	r1, r9
 8004a4e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a52:	f04f 0200 	mov.w	r2, #0
 8004a56:	f04f 0300 	mov.w	r3, #0
 8004a5a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a5e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a62:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a66:	4692      	mov	sl, r2
 8004a68:	469b      	mov	fp, r3
 8004a6a:	4623      	mov	r3, r4
 8004a6c:	eb1a 0303 	adds.w	r3, sl, r3
 8004a70:	623b      	str	r3, [r7, #32]
 8004a72:	462b      	mov	r3, r5
 8004a74:	eb4b 0303 	adc.w	r3, fp, r3
 8004a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a7a:	f04f 0200 	mov.w	r2, #0
 8004a7e:	f04f 0300 	mov.w	r3, #0
 8004a82:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004a86:	4629      	mov	r1, r5
 8004a88:	028b      	lsls	r3, r1, #10
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a90:	4621      	mov	r1, r4
 8004a92:	028a      	lsls	r2, r1, #10
 8004a94:	4610      	mov	r0, r2
 8004a96:	4619      	mov	r1, r3
 8004a98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004aa0:	677a      	str	r2, [r7, #116]	@ 0x74
 8004aa2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004aa6:	f7fc f8ef 	bl	8000c88 <__aeabi_uldivmod>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	4613      	mov	r3, r2
 8004ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ab4:	4b41      	ldr	r3, [pc, #260]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	0c1b      	lsrs	r3, r3, #16
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	3301      	adds	r3, #1
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004ac6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004aca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ad6:	e0eb      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ad8:	4b38      	ldr	r3, [pc, #224]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ae0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ae4:	4b35      	ldr	r3, [pc, #212]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d06b      	beq.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004af0:	4b32      	ldr	r3, [pc, #200]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	099b      	lsrs	r3, r3, #6
 8004af6:	2200      	movs	r2, #0
 8004af8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004afa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004afc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004afe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b02:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b04:	2300      	movs	r3, #0
 8004b06:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b08:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004b0c:	4622      	mov	r2, r4
 8004b0e:	462b      	mov	r3, r5
 8004b10:	f04f 0000 	mov.w	r0, #0
 8004b14:	f04f 0100 	mov.w	r1, #0
 8004b18:	0159      	lsls	r1, r3, #5
 8004b1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b1e:	0150      	lsls	r0, r2, #5
 8004b20:	4602      	mov	r2, r0
 8004b22:	460b      	mov	r3, r1
 8004b24:	4621      	mov	r1, r4
 8004b26:	1a51      	subs	r1, r2, r1
 8004b28:	61b9      	str	r1, [r7, #24]
 8004b2a:	4629      	mov	r1, r5
 8004b2c:	eb63 0301 	sbc.w	r3, r3, r1
 8004b30:	61fb      	str	r3, [r7, #28]
 8004b32:	f04f 0200 	mov.w	r2, #0
 8004b36:	f04f 0300 	mov.w	r3, #0
 8004b3a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004b3e:	4659      	mov	r1, fp
 8004b40:	018b      	lsls	r3, r1, #6
 8004b42:	4651      	mov	r1, sl
 8004b44:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b48:	4651      	mov	r1, sl
 8004b4a:	018a      	lsls	r2, r1, #6
 8004b4c:	4651      	mov	r1, sl
 8004b4e:	ebb2 0801 	subs.w	r8, r2, r1
 8004b52:	4659      	mov	r1, fp
 8004b54:	eb63 0901 	sbc.w	r9, r3, r1
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b64:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b68:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b6c:	4690      	mov	r8, r2
 8004b6e:	4699      	mov	r9, r3
 8004b70:	4623      	mov	r3, r4
 8004b72:	eb18 0303 	adds.w	r3, r8, r3
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	462b      	mov	r3, r5
 8004b7a:	eb49 0303 	adc.w	r3, r9, r3
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	f04f 0200 	mov.w	r2, #0
 8004b84:	f04f 0300 	mov.w	r3, #0
 8004b88:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004b8c:	4629      	mov	r1, r5
 8004b8e:	024b      	lsls	r3, r1, #9
 8004b90:	4621      	mov	r1, r4
 8004b92:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b96:	4621      	mov	r1, r4
 8004b98:	024a      	lsls	r2, r1, #9
 8004b9a:	4610      	mov	r0, r2
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ba6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004ba8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004bac:	f7fc f86c 	bl	8000c88 <__aeabi_uldivmod>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bba:	e065      	b.n	8004c88 <HAL_RCC_GetSysClockFreq+0x420>
 8004bbc:	40023800 	.word	0x40023800
 8004bc0:	00f42400 	.word	0x00f42400
 8004bc4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bc8:	4b3d      	ldr	r3, [pc, #244]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	099b      	lsrs	r3, r3, #6
 8004bce:	2200      	movs	r2, #0
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	4611      	mov	r1, r2
 8004bd4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bd8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bda:	2300      	movs	r3, #0
 8004bdc:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bde:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004be2:	4642      	mov	r2, r8
 8004be4:	464b      	mov	r3, r9
 8004be6:	f04f 0000 	mov.w	r0, #0
 8004bea:	f04f 0100 	mov.w	r1, #0
 8004bee:	0159      	lsls	r1, r3, #5
 8004bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bf4:	0150      	lsls	r0, r2, #5
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4641      	mov	r1, r8
 8004bfc:	1a51      	subs	r1, r2, r1
 8004bfe:	60b9      	str	r1, [r7, #8]
 8004c00:	4649      	mov	r1, r9
 8004c02:	eb63 0301 	sbc.w	r3, r3, r1
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	f04f 0300 	mov.w	r3, #0
 8004c10:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004c14:	4659      	mov	r1, fp
 8004c16:	018b      	lsls	r3, r1, #6
 8004c18:	4651      	mov	r1, sl
 8004c1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c1e:	4651      	mov	r1, sl
 8004c20:	018a      	lsls	r2, r1, #6
 8004c22:	4651      	mov	r1, sl
 8004c24:	1a54      	subs	r4, r2, r1
 8004c26:	4659      	mov	r1, fp
 8004c28:	eb63 0501 	sbc.w	r5, r3, r1
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	00eb      	lsls	r3, r5, #3
 8004c36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c3a:	00e2      	lsls	r2, r4, #3
 8004c3c:	4614      	mov	r4, r2
 8004c3e:	461d      	mov	r5, r3
 8004c40:	4643      	mov	r3, r8
 8004c42:	18e3      	adds	r3, r4, r3
 8004c44:	603b      	str	r3, [r7, #0]
 8004c46:	464b      	mov	r3, r9
 8004c48:	eb45 0303 	adc.w	r3, r5, r3
 8004c4c:	607b      	str	r3, [r7, #4]
 8004c4e:	f04f 0200 	mov.w	r2, #0
 8004c52:	f04f 0300 	mov.w	r3, #0
 8004c56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c5a:	4629      	mov	r1, r5
 8004c5c:	028b      	lsls	r3, r1, #10
 8004c5e:	4621      	mov	r1, r4
 8004c60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c64:	4621      	mov	r1, r4
 8004c66:	028a      	lsls	r2, r1, #10
 8004c68:	4610      	mov	r0, r2
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c70:	2200      	movs	r2, #0
 8004c72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c74:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004c76:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c7a:	f7fc f805 	bl	8000c88 <__aeabi_uldivmod>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	460b      	mov	r3, r1
 8004c82:	4613      	mov	r3, r2
 8004c84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004c88:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	0f1b      	lsrs	r3, r3, #28
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004c96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ca6:	e003      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ca8:	4b06      	ldr	r3, [pc, #24]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004caa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004cae:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	37b8      	adds	r7, #184	@ 0xb8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cbe:	bf00      	nop
 8004cc0:	40023800 	.word	0x40023800
 8004cc4:	00f42400 	.word	0x00f42400

08004cc8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e28d      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f000 8083 	beq.w	8004dee <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ce8:	4b94      	ldr	r3, [pc, #592]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f003 030c 	and.w	r3, r3, #12
 8004cf0:	2b04      	cmp	r3, #4
 8004cf2:	d019      	beq.n	8004d28 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004cf4:	4b91      	ldr	r3, [pc, #580]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f003 030c 	and.w	r3, r3, #12
        || \
 8004cfc:	2b08      	cmp	r3, #8
 8004cfe:	d106      	bne.n	8004d0e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d00:	4b8e      	ldr	r3, [pc, #568]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d0c:	d00c      	beq.n	8004d28 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d0e:	4b8b      	ldr	r3, [pc, #556]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d16:	2b0c      	cmp	r3, #12
 8004d18:	d112      	bne.n	8004d40 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d1a:	4b88      	ldr	r3, [pc, #544]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d26:	d10b      	bne.n	8004d40 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d28:	4b84      	ldr	r3, [pc, #528]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d05b      	beq.n	8004dec <HAL_RCC_OscConfig+0x124>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d157      	bne.n	8004dec <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e25a      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d48:	d106      	bne.n	8004d58 <HAL_RCC_OscConfig+0x90>
 8004d4a:	4b7c      	ldr	r3, [pc, #496]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a7b      	ldr	r2, [pc, #492]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d54:	6013      	str	r3, [r2, #0]
 8004d56:	e01d      	b.n	8004d94 <HAL_RCC_OscConfig+0xcc>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d60:	d10c      	bne.n	8004d7c <HAL_RCC_OscConfig+0xb4>
 8004d62:	4b76      	ldr	r3, [pc, #472]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a75      	ldr	r2, [pc, #468]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	4b73      	ldr	r3, [pc, #460]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a72      	ldr	r2, [pc, #456]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	e00b      	b.n	8004d94 <HAL_RCC_OscConfig+0xcc>
 8004d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a6e      	ldr	r2, [pc, #440]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	4b6c      	ldr	r3, [pc, #432]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a6b      	ldr	r2, [pc, #428]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004d8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d013      	beq.n	8004dc4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9c:	f7fd fc84 	bl	80026a8 <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004da4:	f7fd fc80 	bl	80026a8 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b64      	cmp	r3, #100	@ 0x64
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e21f      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db6:	4b61      	ldr	r3, [pc, #388]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0f0      	beq.n	8004da4 <HAL_RCC_OscConfig+0xdc>
 8004dc2:	e014      	b.n	8004dee <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc4:	f7fd fc70 	bl	80026a8 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dcc:	f7fd fc6c 	bl	80026a8 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b64      	cmp	r3, #100	@ 0x64
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e20b      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dde:	4b57      	ldr	r3, [pc, #348]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1f0      	bne.n	8004dcc <HAL_RCC_OscConfig+0x104>
 8004dea:	e000      	b.n	8004dee <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d06f      	beq.n	8004eda <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004dfa:	4b50      	ldr	r3, [pc, #320]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 030c 	and.w	r3, r3, #12
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d017      	beq.n	8004e36 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e06:	4b4d      	ldr	r3, [pc, #308]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d105      	bne.n	8004e1e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e12:	4b4a      	ldr	r3, [pc, #296]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00b      	beq.n	8004e36 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e1e:	4b47      	ldr	r3, [pc, #284]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e26:	2b0c      	cmp	r3, #12
 8004e28:	d11c      	bne.n	8004e64 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e2a:	4b44      	ldr	r3, [pc, #272]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d116      	bne.n	8004e64 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e36:	4b41      	ldr	r3, [pc, #260]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d005      	beq.n	8004e4e <HAL_RCC_OscConfig+0x186>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d001      	beq.n	8004e4e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e1d3      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4937      	ldr	r1, [pc, #220]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e62:	e03a      	b.n	8004eda <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d020      	beq.n	8004eae <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e6c:	4b34      	ldr	r3, [pc, #208]	@ (8004f40 <HAL_RCC_OscConfig+0x278>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e72:	f7fd fc19 	bl	80026a8 <HAL_GetTick>
 8004e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e78:	e008      	b.n	8004e8c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e7a:	f7fd fc15 	bl	80026a8 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d901      	bls.n	8004e8c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e1b4      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e8c:	4b2b      	ldr	r3, [pc, #172]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0f0      	beq.n	8004e7a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e98:	4b28      	ldr	r3, [pc, #160]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	4925      	ldr	r1, [pc, #148]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	600b      	str	r3, [r1, #0]
 8004eac:	e015      	b.n	8004eda <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eae:	4b24      	ldr	r3, [pc, #144]	@ (8004f40 <HAL_RCC_OscConfig+0x278>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb4:	f7fd fbf8 	bl	80026a8 <HAL_GetTick>
 8004eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eba:	e008      	b.n	8004ece <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ebc:	f7fd fbf4 	bl	80026a8 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e193      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ece:	4b1b      	ldr	r3, [pc, #108]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1f0      	bne.n	8004ebc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0308 	and.w	r3, r3, #8
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d036      	beq.n	8004f54 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d016      	beq.n	8004f1c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eee:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <HAL_RCC_OscConfig+0x27c>)
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef4:	f7fd fbd8 	bl	80026a8 <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004efc:	f7fd fbd4 	bl	80026a8 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e173      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f3c <HAL_RCC_OscConfig+0x274>)
 8004f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0f0      	beq.n	8004efc <HAL_RCC_OscConfig+0x234>
 8004f1a:	e01b      	b.n	8004f54 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f1c:	4b09      	ldr	r3, [pc, #36]	@ (8004f44 <HAL_RCC_OscConfig+0x27c>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f22:	f7fd fbc1 	bl	80026a8 <HAL_GetTick>
 8004f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f28:	e00e      	b.n	8004f48 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f2a:	f7fd fbbd 	bl	80026a8 <HAL_GetTick>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d907      	bls.n	8004f48 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e15c      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	42470000 	.word	0x42470000
 8004f44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f48:	4b8a      	ldr	r3, [pc, #552]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004f4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1ea      	bne.n	8004f2a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 8097 	beq.w	8005090 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f62:	2300      	movs	r3, #0
 8004f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f66:	4b83      	ldr	r3, [pc, #524]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10f      	bne.n	8004f92 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f72:	2300      	movs	r3, #0
 8004f74:	60bb      	str	r3, [r7, #8]
 8004f76:	4b7f      	ldr	r3, [pc, #508]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7a:	4a7e      	ldr	r2, [pc, #504]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f82:	4b7c      	ldr	r3, [pc, #496]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f8a:	60bb      	str	r3, [r7, #8]
 8004f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f92:	4b79      	ldr	r3, [pc, #484]	@ (8005178 <HAL_RCC_OscConfig+0x4b0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d118      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f9e:	4b76      	ldr	r3, [pc, #472]	@ (8005178 <HAL_RCC_OscConfig+0x4b0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a75      	ldr	r2, [pc, #468]	@ (8005178 <HAL_RCC_OscConfig+0x4b0>)
 8004fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004faa:	f7fd fb7d 	bl	80026a8 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fb2:	f7fd fb79 	bl	80026a8 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e118      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fc4:	4b6c      	ldr	r3, [pc, #432]	@ (8005178 <HAL_RCC_OscConfig+0x4b0>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d0f0      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d106      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x31e>
 8004fd8:	4b66      	ldr	r3, [pc, #408]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fdc:	4a65      	ldr	r2, [pc, #404]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004fde:	f043 0301 	orr.w	r3, r3, #1
 8004fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fe4:	e01c      	b.n	8005020 <HAL_RCC_OscConfig+0x358>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	2b05      	cmp	r3, #5
 8004fec:	d10c      	bne.n	8005008 <HAL_RCC_OscConfig+0x340>
 8004fee:	4b61      	ldr	r3, [pc, #388]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff2:	4a60      	ldr	r2, [pc, #384]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004ff4:	f043 0304 	orr.w	r3, r3, #4
 8004ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ffa:	4b5e      	ldr	r3, [pc, #376]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffe:	4a5d      	ldr	r2, [pc, #372]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8005000:	f043 0301 	orr.w	r3, r3, #1
 8005004:	6713      	str	r3, [r2, #112]	@ 0x70
 8005006:	e00b      	b.n	8005020 <HAL_RCC_OscConfig+0x358>
 8005008:	4b5a      	ldr	r3, [pc, #360]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 800500a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500c:	4a59      	ldr	r2, [pc, #356]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 800500e:	f023 0301 	bic.w	r3, r3, #1
 8005012:	6713      	str	r3, [r2, #112]	@ 0x70
 8005014:	4b57      	ldr	r3, [pc, #348]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8005016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005018:	4a56      	ldr	r2, [pc, #344]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 800501a:	f023 0304 	bic.w	r3, r3, #4
 800501e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d015      	beq.n	8005054 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005028:	f7fd fb3e 	bl	80026a8 <HAL_GetTick>
 800502c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800502e:	e00a      	b.n	8005046 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005030:	f7fd fb3a 	bl	80026a8 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800503e:	4293      	cmp	r3, r2
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e0d7      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005046:	4b4b      	ldr	r3, [pc, #300]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8005048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0ee      	beq.n	8005030 <HAL_RCC_OscConfig+0x368>
 8005052:	e014      	b.n	800507e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005054:	f7fd fb28 	bl	80026a8 <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800505a:	e00a      	b.n	8005072 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800505c:	f7fd fb24 	bl	80026a8 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800506a:	4293      	cmp	r3, r2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e0c1      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005072:	4b40      	ldr	r3, [pc, #256]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1ee      	bne.n	800505c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800507e:	7dfb      	ldrb	r3, [r7, #23]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d105      	bne.n	8005090 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005084:	4b3b      	ldr	r3, [pc, #236]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8005086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005088:	4a3a      	ldr	r2, [pc, #232]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 800508a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800508e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 80ad 	beq.w	80051f4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800509a:	4b36      	ldr	r3, [pc, #216]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
 80050a2:	2b08      	cmp	r3, #8
 80050a4:	d060      	beq.n	8005168 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d145      	bne.n	800513a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ae:	4b33      	ldr	r3, [pc, #204]	@ (800517c <HAL_RCC_OscConfig+0x4b4>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b4:	f7fd faf8 	bl	80026a8 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ba:	e008      	b.n	80050ce <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050bc:	f7fd faf4 	bl	80026a8 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e093      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ce:	4b29      	ldr	r3, [pc, #164]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f0      	bne.n	80050bc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	69da      	ldr	r2, [r3, #28]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	019b      	lsls	r3, r3, #6
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f0:	085b      	lsrs	r3, r3, #1
 80050f2:	3b01      	subs	r3, #1
 80050f4:	041b      	lsls	r3, r3, #16
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fc:	061b      	lsls	r3, r3, #24
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005104:	071b      	lsls	r3, r3, #28
 8005106:	491b      	ldr	r1, [pc, #108]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 8005108:	4313      	orrs	r3, r2
 800510a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800510c:	4b1b      	ldr	r3, [pc, #108]	@ (800517c <HAL_RCC_OscConfig+0x4b4>)
 800510e:	2201      	movs	r2, #1
 8005110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005112:	f7fd fac9 	bl	80026a8 <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511a:	f7fd fac5 	bl	80026a8 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e064      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800512c:	4b11      	ldr	r3, [pc, #68]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d0f0      	beq.n	800511a <HAL_RCC_OscConfig+0x452>
 8005138:	e05c      	b.n	80051f4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800513a:	4b10      	ldr	r3, [pc, #64]	@ (800517c <HAL_RCC_OscConfig+0x4b4>)
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005140:	f7fd fab2 	bl	80026a8 <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005146:	e008      	b.n	800515a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005148:	f7fd faae 	bl	80026a8 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e04d      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800515a:	4b06      	ldr	r3, [pc, #24]	@ (8005174 <HAL_RCC_OscConfig+0x4ac>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1f0      	bne.n	8005148 <HAL_RCC_OscConfig+0x480>
 8005166:	e045      	b.n	80051f4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d107      	bne.n	8005180 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e040      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
 8005174:	40023800 	.word	0x40023800
 8005178:	40007000 	.word	0x40007000
 800517c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005180:	4b1f      	ldr	r3, [pc, #124]	@ (8005200 <HAL_RCC_OscConfig+0x538>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d030      	beq.n	80051f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005198:	429a      	cmp	r2, r3
 800519a:	d129      	bne.n	80051f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d122      	bne.n	80051f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051b0:	4013      	ands	r3, r2
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d119      	bne.n	80051f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c6:	085b      	lsrs	r3, r3, #1
 80051c8:	3b01      	subs	r3, #1
 80051ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d10f      	bne.n	80051f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051dc:	429a      	cmp	r2, r3
 80051de:	d107      	bne.n	80051f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ea:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d001      	beq.n	80051f4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e000      	b.n	80051f6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800

08005204 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d101      	bne.n	8005216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e042      	b.n	800529c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800521c:	b2db      	uxtb	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d106      	bne.n	8005230 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f7fd f848 	bl	80022c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2224      	movs	r2, #36	@ 0x24
 8005234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005246:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f973 	bl	8005534 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800525c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	695a      	ldr	r2, [r3, #20]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800526c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68da      	ldr	r2, [r3, #12]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800527c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2220      	movs	r2, #32
 8005290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	3708      	adds	r7, #8
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08a      	sub	sp, #40	@ 0x28
 80052a8:	af02      	add	r7, sp, #8
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	4613      	mov	r3, r2
 80052b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b20      	cmp	r3, #32
 80052c2:	d175      	bne.n	80053b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <HAL_UART_Transmit+0x2c>
 80052ca:	88fb      	ldrh	r3, [r7, #6]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e06e      	b.n	80053b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2221      	movs	r2, #33	@ 0x21
 80052de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052e2:	f7fd f9e1 	bl	80026a8 <HAL_GetTick>
 80052e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	88fa      	ldrh	r2, [r7, #6]
 80052ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	88fa      	ldrh	r2, [r7, #6]
 80052f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052fc:	d108      	bne.n	8005310 <HAL_UART_Transmit+0x6c>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d104      	bne.n	8005310 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005306:	2300      	movs	r3, #0
 8005308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	61bb      	str	r3, [r7, #24]
 800530e:	e003      	b.n	8005318 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005314:	2300      	movs	r3, #0
 8005316:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005318:	e02e      	b.n	8005378 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	9300      	str	r3, [sp, #0]
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	2200      	movs	r2, #0
 8005322:	2180      	movs	r1, #128	@ 0x80
 8005324:	68f8      	ldr	r0, [r7, #12]
 8005326:	f000 f848 	bl	80053ba <UART_WaitOnFlagUntilTimeout>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2220      	movs	r2, #32
 8005334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e03a      	b.n	80053b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	881b      	ldrh	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005350:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	3302      	adds	r3, #2
 8005356:	61bb      	str	r3, [r7, #24]
 8005358:	e007      	b.n	800536a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	781a      	ldrb	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	3301      	adds	r3, #1
 8005368:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1cb      	bne.n	800531a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	2200      	movs	r2, #0
 800538a:	2140      	movs	r1, #64	@ 0x40
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f000 f814 	bl	80053ba <UART_WaitOnFlagUntilTimeout>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d005      	beq.n	80053a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2220      	movs	r2, #32
 800539c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e006      	b.n	80053b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2220      	movs	r2, #32
 80053a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	e000      	b.n	80053b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80053b0:	2302      	movs	r3, #2
  }
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3720      	adds	r7, #32
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b086      	sub	sp, #24
 80053be:	af00      	add	r7, sp, #0
 80053c0:	60f8      	str	r0, [r7, #12]
 80053c2:	60b9      	str	r1, [r7, #8]
 80053c4:	603b      	str	r3, [r7, #0]
 80053c6:	4613      	mov	r3, r2
 80053c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ca:	e03b      	b.n	8005444 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053cc:	6a3b      	ldr	r3, [r7, #32]
 80053ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053d2:	d037      	beq.n	8005444 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053d4:	f7fd f968 	bl	80026a8 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	6a3a      	ldr	r2, [r7, #32]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d302      	bcc.n	80053ea <UART_WaitOnFlagUntilTimeout+0x30>
 80053e4:	6a3b      	ldr	r3, [r7, #32]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e03a      	b.n	8005464 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f003 0304 	and.w	r3, r3, #4
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d023      	beq.n	8005444 <UART_WaitOnFlagUntilTimeout+0x8a>
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	2b80      	cmp	r3, #128	@ 0x80
 8005400:	d020      	beq.n	8005444 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2b40      	cmp	r3, #64	@ 0x40
 8005406:	d01d      	beq.n	8005444 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0308 	and.w	r3, r3, #8
 8005412:	2b08      	cmp	r3, #8
 8005414:	d116      	bne.n	8005444 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005416:	2300      	movs	r3, #0
 8005418:	617b      	str	r3, [r7, #20]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	617b      	str	r3, [r7, #20]
 800542a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f81d 	bl	800546c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2208      	movs	r2, #8
 8005436:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e00f      	b.n	8005464 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	4013      	ands	r3, r2
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	429a      	cmp	r2, r3
 8005452:	bf0c      	ite	eq
 8005454:	2301      	moveq	r3, #1
 8005456:	2300      	movne	r3, #0
 8005458:	b2db      	uxtb	r3, r3
 800545a:	461a      	mov	r2, r3
 800545c:	79fb      	ldrb	r3, [r7, #7]
 800545e:	429a      	cmp	r2, r3
 8005460:	d0b4      	beq.n	80053cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3718      	adds	r7, #24
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800546c:	b480      	push	{r7}
 800546e:	b095      	sub	sp, #84	@ 0x54
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	330c      	adds	r3, #12
 800547a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800547e:	e853 3f00 	ldrex	r3, [r3]
 8005482:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005486:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800548a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	330c      	adds	r3, #12
 8005492:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005494:	643a      	str	r2, [r7, #64]	@ 0x40
 8005496:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800549a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e5      	bne.n	8005474 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3314      	adds	r3, #20
 80054ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	e853 3f00 	ldrex	r3, [r3]
 80054b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	f023 0301 	bic.w	r3, r3, #1
 80054be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3314      	adds	r3, #20
 80054c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054d0:	e841 2300 	strex	r3, r2, [r1]
 80054d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1e5      	bne.n	80054a8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d119      	bne.n	8005518 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	330c      	adds	r3, #12
 80054ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	e853 3f00 	ldrex	r3, [r3]
 80054f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	f023 0310 	bic.w	r3, r3, #16
 80054fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	330c      	adds	r3, #12
 8005502:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005504:	61ba      	str	r2, [r7, #24]
 8005506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005508:	6979      	ldr	r1, [r7, #20]
 800550a:	69ba      	ldr	r2, [r7, #24]
 800550c:	e841 2300 	strex	r3, r2, [r1]
 8005510:	613b      	str	r3, [r7, #16]
   return(result);
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1e5      	bne.n	80054e4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2220      	movs	r2, #32
 800551c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005526:	bf00      	nop
 8005528:	3754      	adds	r7, #84	@ 0x54
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
	...

08005534 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005538:	b0c0      	sub	sp, #256	@ 0x100
 800553a:	af00      	add	r7, sp, #0
 800553c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005550:	68d9      	ldr	r1, [r3, #12]
 8005552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	ea40 0301 	orr.w	r3, r0, r1
 800555c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800555e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	431a      	orrs	r2, r3
 800556c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	431a      	orrs	r2, r3
 8005574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	4313      	orrs	r3, r2
 800557c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800558c:	f021 010c 	bic.w	r1, r1, #12
 8005590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800559a:	430b      	orrs	r3, r1
 800559c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80055aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ae:	6999      	ldr	r1, [r3, #24]
 80055b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	ea40 0301 	orr.w	r3, r0, r1
 80055ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	4b8f      	ldr	r3, [pc, #572]	@ (8005800 <UART_SetConfig+0x2cc>)
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d005      	beq.n	80055d4 <UART_SetConfig+0xa0>
 80055c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	4b8d      	ldr	r3, [pc, #564]	@ (8005804 <UART_SetConfig+0x2d0>)
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d104      	bne.n	80055de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80055d4:	f7ff f934 	bl	8004840 <HAL_RCC_GetPCLK2Freq>
 80055d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80055dc:	e003      	b.n	80055e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055de:	f7ff f91b 	bl	8004818 <HAL_RCC_GetPCLK1Freq>
 80055e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055f0:	f040 810c 	bne.w	800580c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055f8:	2200      	movs	r2, #0
 80055fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80055fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005602:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005606:	4622      	mov	r2, r4
 8005608:	462b      	mov	r3, r5
 800560a:	1891      	adds	r1, r2, r2
 800560c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800560e:	415b      	adcs	r3, r3
 8005610:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005612:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005616:	4621      	mov	r1, r4
 8005618:	eb12 0801 	adds.w	r8, r2, r1
 800561c:	4629      	mov	r1, r5
 800561e:	eb43 0901 	adc.w	r9, r3, r1
 8005622:	f04f 0200 	mov.w	r2, #0
 8005626:	f04f 0300 	mov.w	r3, #0
 800562a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800562e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005632:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005636:	4690      	mov	r8, r2
 8005638:	4699      	mov	r9, r3
 800563a:	4623      	mov	r3, r4
 800563c:	eb18 0303 	adds.w	r3, r8, r3
 8005640:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005644:	462b      	mov	r3, r5
 8005646:	eb49 0303 	adc.w	r3, r9, r3
 800564a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800564e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800565a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800565e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005662:	460b      	mov	r3, r1
 8005664:	18db      	adds	r3, r3, r3
 8005666:	653b      	str	r3, [r7, #80]	@ 0x50
 8005668:	4613      	mov	r3, r2
 800566a:	eb42 0303 	adc.w	r3, r2, r3
 800566e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005670:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005674:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005678:	f7fb fb06 	bl	8000c88 <__aeabi_uldivmod>
 800567c:	4602      	mov	r2, r0
 800567e:	460b      	mov	r3, r1
 8005680:	4b61      	ldr	r3, [pc, #388]	@ (8005808 <UART_SetConfig+0x2d4>)
 8005682:	fba3 2302 	umull	r2, r3, r3, r2
 8005686:	095b      	lsrs	r3, r3, #5
 8005688:	011c      	lsls	r4, r3, #4
 800568a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800568e:	2200      	movs	r2, #0
 8005690:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005694:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005698:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800569c:	4642      	mov	r2, r8
 800569e:	464b      	mov	r3, r9
 80056a0:	1891      	adds	r1, r2, r2
 80056a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80056a4:	415b      	adcs	r3, r3
 80056a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80056ac:	4641      	mov	r1, r8
 80056ae:	eb12 0a01 	adds.w	sl, r2, r1
 80056b2:	4649      	mov	r1, r9
 80056b4:	eb43 0b01 	adc.w	fp, r3, r1
 80056b8:	f04f 0200 	mov.w	r2, #0
 80056bc:	f04f 0300 	mov.w	r3, #0
 80056c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80056c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80056c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056cc:	4692      	mov	sl, r2
 80056ce:	469b      	mov	fp, r3
 80056d0:	4643      	mov	r3, r8
 80056d2:	eb1a 0303 	adds.w	r3, sl, r3
 80056d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056da:	464b      	mov	r3, r9
 80056dc:	eb4b 0303 	adc.w	r3, fp, r3
 80056e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80056e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80056f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056f8:	460b      	mov	r3, r1
 80056fa:	18db      	adds	r3, r3, r3
 80056fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80056fe:	4613      	mov	r3, r2
 8005700:	eb42 0303 	adc.w	r3, r2, r3
 8005704:	647b      	str	r3, [r7, #68]	@ 0x44
 8005706:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800570a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800570e:	f7fb fabb 	bl	8000c88 <__aeabi_uldivmod>
 8005712:	4602      	mov	r2, r0
 8005714:	460b      	mov	r3, r1
 8005716:	4611      	mov	r1, r2
 8005718:	4b3b      	ldr	r3, [pc, #236]	@ (8005808 <UART_SetConfig+0x2d4>)
 800571a:	fba3 2301 	umull	r2, r3, r3, r1
 800571e:	095b      	lsrs	r3, r3, #5
 8005720:	2264      	movs	r2, #100	@ 0x64
 8005722:	fb02 f303 	mul.w	r3, r2, r3
 8005726:	1acb      	subs	r3, r1, r3
 8005728:	00db      	lsls	r3, r3, #3
 800572a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800572e:	4b36      	ldr	r3, [pc, #216]	@ (8005808 <UART_SetConfig+0x2d4>)
 8005730:	fba3 2302 	umull	r2, r3, r3, r2
 8005734:	095b      	lsrs	r3, r3, #5
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800573c:	441c      	add	r4, r3
 800573e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005742:	2200      	movs	r2, #0
 8005744:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005748:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800574c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005750:	4642      	mov	r2, r8
 8005752:	464b      	mov	r3, r9
 8005754:	1891      	adds	r1, r2, r2
 8005756:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005758:	415b      	adcs	r3, r3
 800575a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800575c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005760:	4641      	mov	r1, r8
 8005762:	1851      	adds	r1, r2, r1
 8005764:	6339      	str	r1, [r7, #48]	@ 0x30
 8005766:	4649      	mov	r1, r9
 8005768:	414b      	adcs	r3, r1
 800576a:	637b      	str	r3, [r7, #52]	@ 0x34
 800576c:	f04f 0200 	mov.w	r2, #0
 8005770:	f04f 0300 	mov.w	r3, #0
 8005774:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005778:	4659      	mov	r1, fp
 800577a:	00cb      	lsls	r3, r1, #3
 800577c:	4651      	mov	r1, sl
 800577e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005782:	4651      	mov	r1, sl
 8005784:	00ca      	lsls	r2, r1, #3
 8005786:	4610      	mov	r0, r2
 8005788:	4619      	mov	r1, r3
 800578a:	4603      	mov	r3, r0
 800578c:	4642      	mov	r2, r8
 800578e:	189b      	adds	r3, r3, r2
 8005790:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005794:	464b      	mov	r3, r9
 8005796:	460a      	mov	r2, r1
 8005798:	eb42 0303 	adc.w	r3, r2, r3
 800579c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80057ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80057b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80057b4:	460b      	mov	r3, r1
 80057b6:	18db      	adds	r3, r3, r3
 80057b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057ba:	4613      	mov	r3, r2
 80057bc:	eb42 0303 	adc.w	r3, r2, r3
 80057c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80057ca:	f7fb fa5d 	bl	8000c88 <__aeabi_uldivmod>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005808 <UART_SetConfig+0x2d4>)
 80057d4:	fba3 1302 	umull	r1, r3, r3, r2
 80057d8:	095b      	lsrs	r3, r3, #5
 80057da:	2164      	movs	r1, #100	@ 0x64
 80057dc:	fb01 f303 	mul.w	r3, r1, r3
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	3332      	adds	r3, #50	@ 0x32
 80057e6:	4a08      	ldr	r2, [pc, #32]	@ (8005808 <UART_SetConfig+0x2d4>)
 80057e8:	fba2 2303 	umull	r2, r3, r2, r3
 80057ec:	095b      	lsrs	r3, r3, #5
 80057ee:	f003 0207 	and.w	r2, r3, #7
 80057f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4422      	add	r2, r4
 80057fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057fc:	e106      	b.n	8005a0c <UART_SetConfig+0x4d8>
 80057fe:	bf00      	nop
 8005800:	40011000 	.word	0x40011000
 8005804:	40011400 	.word	0x40011400
 8005808:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800580c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005810:	2200      	movs	r2, #0
 8005812:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005816:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800581a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800581e:	4642      	mov	r2, r8
 8005820:	464b      	mov	r3, r9
 8005822:	1891      	adds	r1, r2, r2
 8005824:	6239      	str	r1, [r7, #32]
 8005826:	415b      	adcs	r3, r3
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
 800582a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800582e:	4641      	mov	r1, r8
 8005830:	1854      	adds	r4, r2, r1
 8005832:	4649      	mov	r1, r9
 8005834:	eb43 0501 	adc.w	r5, r3, r1
 8005838:	f04f 0200 	mov.w	r2, #0
 800583c:	f04f 0300 	mov.w	r3, #0
 8005840:	00eb      	lsls	r3, r5, #3
 8005842:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005846:	00e2      	lsls	r2, r4, #3
 8005848:	4614      	mov	r4, r2
 800584a:	461d      	mov	r5, r3
 800584c:	4643      	mov	r3, r8
 800584e:	18e3      	adds	r3, r4, r3
 8005850:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005854:	464b      	mov	r3, r9
 8005856:	eb45 0303 	adc.w	r3, r5, r3
 800585a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800585e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800586a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800586e:	f04f 0200 	mov.w	r2, #0
 8005872:	f04f 0300 	mov.w	r3, #0
 8005876:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800587a:	4629      	mov	r1, r5
 800587c:	008b      	lsls	r3, r1, #2
 800587e:	4621      	mov	r1, r4
 8005880:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005884:	4621      	mov	r1, r4
 8005886:	008a      	lsls	r2, r1, #2
 8005888:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800588c:	f7fb f9fc 	bl	8000c88 <__aeabi_uldivmod>
 8005890:	4602      	mov	r2, r0
 8005892:	460b      	mov	r3, r1
 8005894:	4b60      	ldr	r3, [pc, #384]	@ (8005a18 <UART_SetConfig+0x4e4>)
 8005896:	fba3 2302 	umull	r2, r3, r3, r2
 800589a:	095b      	lsrs	r3, r3, #5
 800589c:	011c      	lsls	r4, r3, #4
 800589e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058a2:	2200      	movs	r2, #0
 80058a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80058b0:	4642      	mov	r2, r8
 80058b2:	464b      	mov	r3, r9
 80058b4:	1891      	adds	r1, r2, r2
 80058b6:	61b9      	str	r1, [r7, #24]
 80058b8:	415b      	adcs	r3, r3
 80058ba:	61fb      	str	r3, [r7, #28]
 80058bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058c0:	4641      	mov	r1, r8
 80058c2:	1851      	adds	r1, r2, r1
 80058c4:	6139      	str	r1, [r7, #16]
 80058c6:	4649      	mov	r1, r9
 80058c8:	414b      	adcs	r3, r1
 80058ca:	617b      	str	r3, [r7, #20]
 80058cc:	f04f 0200 	mov.w	r2, #0
 80058d0:	f04f 0300 	mov.w	r3, #0
 80058d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058d8:	4659      	mov	r1, fp
 80058da:	00cb      	lsls	r3, r1, #3
 80058dc:	4651      	mov	r1, sl
 80058de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058e2:	4651      	mov	r1, sl
 80058e4:	00ca      	lsls	r2, r1, #3
 80058e6:	4610      	mov	r0, r2
 80058e8:	4619      	mov	r1, r3
 80058ea:	4603      	mov	r3, r0
 80058ec:	4642      	mov	r2, r8
 80058ee:	189b      	adds	r3, r3, r2
 80058f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058f4:	464b      	mov	r3, r9
 80058f6:	460a      	mov	r2, r1
 80058f8:	eb42 0303 	adc.w	r3, r2, r3
 80058fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	67bb      	str	r3, [r7, #120]	@ 0x78
 800590a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	f04f 0300 	mov.w	r3, #0
 8005914:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005918:	4649      	mov	r1, r9
 800591a:	008b      	lsls	r3, r1, #2
 800591c:	4641      	mov	r1, r8
 800591e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005922:	4641      	mov	r1, r8
 8005924:	008a      	lsls	r2, r1, #2
 8005926:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800592a:	f7fb f9ad 	bl	8000c88 <__aeabi_uldivmod>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4611      	mov	r1, r2
 8005934:	4b38      	ldr	r3, [pc, #224]	@ (8005a18 <UART_SetConfig+0x4e4>)
 8005936:	fba3 2301 	umull	r2, r3, r3, r1
 800593a:	095b      	lsrs	r3, r3, #5
 800593c:	2264      	movs	r2, #100	@ 0x64
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	1acb      	subs	r3, r1, r3
 8005944:	011b      	lsls	r3, r3, #4
 8005946:	3332      	adds	r3, #50	@ 0x32
 8005948:	4a33      	ldr	r2, [pc, #204]	@ (8005a18 <UART_SetConfig+0x4e4>)
 800594a:	fba2 2303 	umull	r2, r3, r2, r3
 800594e:	095b      	lsrs	r3, r3, #5
 8005950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005954:	441c      	add	r4, r3
 8005956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800595a:	2200      	movs	r2, #0
 800595c:	673b      	str	r3, [r7, #112]	@ 0x70
 800595e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005960:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005964:	4642      	mov	r2, r8
 8005966:	464b      	mov	r3, r9
 8005968:	1891      	adds	r1, r2, r2
 800596a:	60b9      	str	r1, [r7, #8]
 800596c:	415b      	adcs	r3, r3
 800596e:	60fb      	str	r3, [r7, #12]
 8005970:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005974:	4641      	mov	r1, r8
 8005976:	1851      	adds	r1, r2, r1
 8005978:	6039      	str	r1, [r7, #0]
 800597a:	4649      	mov	r1, r9
 800597c:	414b      	adcs	r3, r1
 800597e:	607b      	str	r3, [r7, #4]
 8005980:	f04f 0200 	mov.w	r2, #0
 8005984:	f04f 0300 	mov.w	r3, #0
 8005988:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800598c:	4659      	mov	r1, fp
 800598e:	00cb      	lsls	r3, r1, #3
 8005990:	4651      	mov	r1, sl
 8005992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005996:	4651      	mov	r1, sl
 8005998:	00ca      	lsls	r2, r1, #3
 800599a:	4610      	mov	r0, r2
 800599c:	4619      	mov	r1, r3
 800599e:	4603      	mov	r3, r0
 80059a0:	4642      	mov	r2, r8
 80059a2:	189b      	adds	r3, r3, r2
 80059a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059a6:	464b      	mov	r3, r9
 80059a8:	460a      	mov	r2, r1
 80059aa:	eb42 0303 	adc.w	r3, r2, r3
 80059ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80059ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	f04f 0300 	mov.w	r3, #0
 80059c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80059c8:	4649      	mov	r1, r9
 80059ca:	008b      	lsls	r3, r1, #2
 80059cc:	4641      	mov	r1, r8
 80059ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059d2:	4641      	mov	r1, r8
 80059d4:	008a      	lsls	r2, r1, #2
 80059d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80059da:	f7fb f955 	bl	8000c88 <__aeabi_uldivmod>
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005a18 <UART_SetConfig+0x4e4>)
 80059e4:	fba3 1302 	umull	r1, r3, r3, r2
 80059e8:	095b      	lsrs	r3, r3, #5
 80059ea:	2164      	movs	r1, #100	@ 0x64
 80059ec:	fb01 f303 	mul.w	r3, r1, r3
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	011b      	lsls	r3, r3, #4
 80059f4:	3332      	adds	r3, #50	@ 0x32
 80059f6:	4a08      	ldr	r2, [pc, #32]	@ (8005a18 <UART_SetConfig+0x4e4>)
 80059f8:	fba2 2303 	umull	r2, r3, r2, r3
 80059fc:	095b      	lsrs	r3, r3, #5
 80059fe:	f003 020f 	and.w	r2, r3, #15
 8005a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4422      	add	r2, r4
 8005a0a:	609a      	str	r2, [r3, #8]
}
 8005a0c:	bf00      	nop
 8005a0e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a12:	46bd      	mov	sp, r7
 8005a14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a18:	51eb851f 	.word	0x51eb851f

08005a1c <_calloc_r>:
 8005a1c:	b570      	push	{r4, r5, r6, lr}
 8005a1e:	fba1 5402 	umull	r5, r4, r1, r2
 8005a22:	b93c      	cbnz	r4, 8005a34 <_calloc_r+0x18>
 8005a24:	4629      	mov	r1, r5
 8005a26:	f000 fb01 	bl	800602c <_malloc_r>
 8005a2a:	4606      	mov	r6, r0
 8005a2c:	b928      	cbnz	r0, 8005a3a <_calloc_r+0x1e>
 8005a2e:	2600      	movs	r6, #0
 8005a30:	4630      	mov	r0, r6
 8005a32:	bd70      	pop	{r4, r5, r6, pc}
 8005a34:	220c      	movs	r2, #12
 8005a36:	6002      	str	r2, [r0, #0]
 8005a38:	e7f9      	b.n	8005a2e <_calloc_r+0x12>
 8005a3a:	462a      	mov	r2, r5
 8005a3c:	4621      	mov	r1, r4
 8005a3e:	f000 fdf1 	bl	8006624 <memset>
 8005a42:	e7f5      	b.n	8005a30 <_calloc_r+0x14>

08005a44 <__cvt>:
 8005a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a48:	ec57 6b10 	vmov	r6, r7, d0
 8005a4c:	2f00      	cmp	r7, #0
 8005a4e:	460c      	mov	r4, r1
 8005a50:	4619      	mov	r1, r3
 8005a52:	463b      	mov	r3, r7
 8005a54:	bfbb      	ittet	lt
 8005a56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005a5a:	461f      	movlt	r7, r3
 8005a5c:	2300      	movge	r3, #0
 8005a5e:	232d      	movlt	r3, #45	@ 0x2d
 8005a60:	700b      	strb	r3, [r1, #0]
 8005a62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005a68:	4691      	mov	r9, r2
 8005a6a:	f023 0820 	bic.w	r8, r3, #32
 8005a6e:	bfbc      	itt	lt
 8005a70:	4632      	movlt	r2, r6
 8005a72:	4616      	movlt	r6, r2
 8005a74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a78:	d005      	beq.n	8005a86 <__cvt+0x42>
 8005a7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a7e:	d100      	bne.n	8005a82 <__cvt+0x3e>
 8005a80:	3401      	adds	r4, #1
 8005a82:	2102      	movs	r1, #2
 8005a84:	e000      	b.n	8005a88 <__cvt+0x44>
 8005a86:	2103      	movs	r1, #3
 8005a88:	ab03      	add	r3, sp, #12
 8005a8a:	9301      	str	r3, [sp, #4]
 8005a8c:	ab02      	add	r3, sp, #8
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	ec47 6b10 	vmov	d0, r6, r7
 8005a94:	4653      	mov	r3, sl
 8005a96:	4622      	mov	r2, r4
 8005a98:	f000 fe96 	bl	80067c8 <_dtoa_r>
 8005a9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005aa0:	4605      	mov	r5, r0
 8005aa2:	d119      	bne.n	8005ad8 <__cvt+0x94>
 8005aa4:	f019 0f01 	tst.w	r9, #1
 8005aa8:	d00e      	beq.n	8005ac8 <__cvt+0x84>
 8005aaa:	eb00 0904 	add.w	r9, r0, r4
 8005aae:	2200      	movs	r2, #0
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	4630      	mov	r0, r6
 8005ab4:	4639      	mov	r1, r7
 8005ab6:	f7fb f827 	bl	8000b08 <__aeabi_dcmpeq>
 8005aba:	b108      	cbz	r0, 8005ac0 <__cvt+0x7c>
 8005abc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ac0:	2230      	movs	r2, #48	@ 0x30
 8005ac2:	9b03      	ldr	r3, [sp, #12]
 8005ac4:	454b      	cmp	r3, r9
 8005ac6:	d31e      	bcc.n	8005b06 <__cvt+0xc2>
 8005ac8:	9b03      	ldr	r3, [sp, #12]
 8005aca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005acc:	1b5b      	subs	r3, r3, r5
 8005ace:	4628      	mov	r0, r5
 8005ad0:	6013      	str	r3, [r2, #0]
 8005ad2:	b004      	add	sp, #16
 8005ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005adc:	eb00 0904 	add.w	r9, r0, r4
 8005ae0:	d1e5      	bne.n	8005aae <__cvt+0x6a>
 8005ae2:	7803      	ldrb	r3, [r0, #0]
 8005ae4:	2b30      	cmp	r3, #48	@ 0x30
 8005ae6:	d10a      	bne.n	8005afe <__cvt+0xba>
 8005ae8:	2200      	movs	r2, #0
 8005aea:	2300      	movs	r3, #0
 8005aec:	4630      	mov	r0, r6
 8005aee:	4639      	mov	r1, r7
 8005af0:	f7fb f80a 	bl	8000b08 <__aeabi_dcmpeq>
 8005af4:	b918      	cbnz	r0, 8005afe <__cvt+0xba>
 8005af6:	f1c4 0401 	rsb	r4, r4, #1
 8005afa:	f8ca 4000 	str.w	r4, [sl]
 8005afe:	f8da 3000 	ldr.w	r3, [sl]
 8005b02:	4499      	add	r9, r3
 8005b04:	e7d3      	b.n	8005aae <__cvt+0x6a>
 8005b06:	1c59      	adds	r1, r3, #1
 8005b08:	9103      	str	r1, [sp, #12]
 8005b0a:	701a      	strb	r2, [r3, #0]
 8005b0c:	e7d9      	b.n	8005ac2 <__cvt+0x7e>

08005b0e <__exponent>:
 8005b0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b10:	2900      	cmp	r1, #0
 8005b12:	bfba      	itte	lt
 8005b14:	4249      	neglt	r1, r1
 8005b16:	232d      	movlt	r3, #45	@ 0x2d
 8005b18:	232b      	movge	r3, #43	@ 0x2b
 8005b1a:	2909      	cmp	r1, #9
 8005b1c:	7002      	strb	r2, [r0, #0]
 8005b1e:	7043      	strb	r3, [r0, #1]
 8005b20:	dd29      	ble.n	8005b76 <__exponent+0x68>
 8005b22:	f10d 0307 	add.w	r3, sp, #7
 8005b26:	461d      	mov	r5, r3
 8005b28:	270a      	movs	r7, #10
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005b30:	fb07 1416 	mls	r4, r7, r6, r1
 8005b34:	3430      	adds	r4, #48	@ 0x30
 8005b36:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005b3a:	460c      	mov	r4, r1
 8005b3c:	2c63      	cmp	r4, #99	@ 0x63
 8005b3e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005b42:	4631      	mov	r1, r6
 8005b44:	dcf1      	bgt.n	8005b2a <__exponent+0x1c>
 8005b46:	3130      	adds	r1, #48	@ 0x30
 8005b48:	1e94      	subs	r4, r2, #2
 8005b4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b4e:	1c41      	adds	r1, r0, #1
 8005b50:	4623      	mov	r3, r4
 8005b52:	42ab      	cmp	r3, r5
 8005b54:	d30a      	bcc.n	8005b6c <__exponent+0x5e>
 8005b56:	f10d 0309 	add.w	r3, sp, #9
 8005b5a:	1a9b      	subs	r3, r3, r2
 8005b5c:	42ac      	cmp	r4, r5
 8005b5e:	bf88      	it	hi
 8005b60:	2300      	movhi	r3, #0
 8005b62:	3302      	adds	r3, #2
 8005b64:	4403      	add	r3, r0
 8005b66:	1a18      	subs	r0, r3, r0
 8005b68:	b003      	add	sp, #12
 8005b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b6c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005b70:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005b74:	e7ed      	b.n	8005b52 <__exponent+0x44>
 8005b76:	2330      	movs	r3, #48	@ 0x30
 8005b78:	3130      	adds	r1, #48	@ 0x30
 8005b7a:	7083      	strb	r3, [r0, #2]
 8005b7c:	70c1      	strb	r1, [r0, #3]
 8005b7e:	1d03      	adds	r3, r0, #4
 8005b80:	e7f1      	b.n	8005b66 <__exponent+0x58>
	...

08005b84 <_printf_float>:
 8005b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b88:	b08d      	sub	sp, #52	@ 0x34
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b90:	4616      	mov	r6, r2
 8005b92:	461f      	mov	r7, r3
 8005b94:	4605      	mov	r5, r0
 8005b96:	f000 fd4d 	bl	8006634 <_localeconv_r>
 8005b9a:	6803      	ldr	r3, [r0, #0]
 8005b9c:	9304      	str	r3, [sp, #16]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f7fa fb86 	bl	80002b0 <strlen>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ba8:	f8d8 3000 	ldr.w	r3, [r8]
 8005bac:	9005      	str	r0, [sp, #20]
 8005bae:	3307      	adds	r3, #7
 8005bb0:	f023 0307 	bic.w	r3, r3, #7
 8005bb4:	f103 0208 	add.w	r2, r3, #8
 8005bb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005bbc:	f8d4 b000 	ldr.w	fp, [r4]
 8005bc0:	f8c8 2000 	str.w	r2, [r8]
 8005bc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005bc8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005bcc:	9307      	str	r3, [sp, #28]
 8005bce:	f8cd 8018 	str.w	r8, [sp, #24]
 8005bd2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bda:	4b9c      	ldr	r3, [pc, #624]	@ (8005e4c <_printf_float+0x2c8>)
 8005bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005be0:	f7fa ffc4 	bl	8000b6c <__aeabi_dcmpun>
 8005be4:	bb70      	cbnz	r0, 8005c44 <_printf_float+0xc0>
 8005be6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bea:	4b98      	ldr	r3, [pc, #608]	@ (8005e4c <_printf_float+0x2c8>)
 8005bec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005bf0:	f7fa ff9e 	bl	8000b30 <__aeabi_dcmple>
 8005bf4:	bb30      	cbnz	r0, 8005c44 <_printf_float+0xc0>
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	f7fa ff8d 	bl	8000b1c <__aeabi_dcmplt>
 8005c02:	b110      	cbz	r0, 8005c0a <_printf_float+0x86>
 8005c04:	232d      	movs	r3, #45	@ 0x2d
 8005c06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c0a:	4a91      	ldr	r2, [pc, #580]	@ (8005e50 <_printf_float+0x2cc>)
 8005c0c:	4b91      	ldr	r3, [pc, #580]	@ (8005e54 <_printf_float+0x2d0>)
 8005c0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005c12:	bf94      	ite	ls
 8005c14:	4690      	movls	r8, r2
 8005c16:	4698      	movhi	r8, r3
 8005c18:	2303      	movs	r3, #3
 8005c1a:	6123      	str	r3, [r4, #16]
 8005c1c:	f02b 0304 	bic.w	r3, fp, #4
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	f04f 0900 	mov.w	r9, #0
 8005c26:	9700      	str	r7, [sp, #0]
 8005c28:	4633      	mov	r3, r6
 8005c2a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	4628      	mov	r0, r5
 8005c30:	f000 fa7c 	bl	800612c <_printf_common>
 8005c34:	3001      	adds	r0, #1
 8005c36:	f040 808d 	bne.w	8005d54 <_printf_float+0x1d0>
 8005c3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c3e:	b00d      	add	sp, #52	@ 0x34
 8005c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c44:	4642      	mov	r2, r8
 8005c46:	464b      	mov	r3, r9
 8005c48:	4640      	mov	r0, r8
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	f7fa ff8e 	bl	8000b6c <__aeabi_dcmpun>
 8005c50:	b140      	cbz	r0, 8005c64 <_printf_float+0xe0>
 8005c52:	464b      	mov	r3, r9
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	bfbc      	itt	lt
 8005c58:	232d      	movlt	r3, #45	@ 0x2d
 8005c5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005c5e:	4a7e      	ldr	r2, [pc, #504]	@ (8005e58 <_printf_float+0x2d4>)
 8005c60:	4b7e      	ldr	r3, [pc, #504]	@ (8005e5c <_printf_float+0x2d8>)
 8005c62:	e7d4      	b.n	8005c0e <_printf_float+0x8a>
 8005c64:	6863      	ldr	r3, [r4, #4]
 8005c66:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005c6a:	9206      	str	r2, [sp, #24]
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	d13b      	bne.n	8005ce8 <_printf_float+0x164>
 8005c70:	2306      	movs	r3, #6
 8005c72:	6063      	str	r3, [r4, #4]
 8005c74:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005c78:	2300      	movs	r3, #0
 8005c7a:	6022      	str	r2, [r4, #0]
 8005c7c:	9303      	str	r3, [sp, #12]
 8005c7e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005c80:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005c84:	ab09      	add	r3, sp, #36	@ 0x24
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	6861      	ldr	r1, [r4, #4]
 8005c8a:	ec49 8b10 	vmov	d0, r8, r9
 8005c8e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005c92:	4628      	mov	r0, r5
 8005c94:	f7ff fed6 	bl	8005a44 <__cvt>
 8005c98:	9b06      	ldr	r3, [sp, #24]
 8005c9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c9c:	2b47      	cmp	r3, #71	@ 0x47
 8005c9e:	4680      	mov	r8, r0
 8005ca0:	d129      	bne.n	8005cf6 <_printf_float+0x172>
 8005ca2:	1cc8      	adds	r0, r1, #3
 8005ca4:	db02      	blt.n	8005cac <_printf_float+0x128>
 8005ca6:	6863      	ldr	r3, [r4, #4]
 8005ca8:	4299      	cmp	r1, r3
 8005caa:	dd41      	ble.n	8005d30 <_printf_float+0x1ac>
 8005cac:	f1aa 0a02 	sub.w	sl, sl, #2
 8005cb0:	fa5f fa8a 	uxtb.w	sl, sl
 8005cb4:	3901      	subs	r1, #1
 8005cb6:	4652      	mov	r2, sl
 8005cb8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005cbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8005cbe:	f7ff ff26 	bl	8005b0e <__exponent>
 8005cc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cc4:	1813      	adds	r3, r2, r0
 8005cc6:	2a01      	cmp	r2, #1
 8005cc8:	4681      	mov	r9, r0
 8005cca:	6123      	str	r3, [r4, #16]
 8005ccc:	dc02      	bgt.n	8005cd4 <_printf_float+0x150>
 8005cce:	6822      	ldr	r2, [r4, #0]
 8005cd0:	07d2      	lsls	r2, r2, #31
 8005cd2:	d501      	bpl.n	8005cd8 <_printf_float+0x154>
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	6123      	str	r3, [r4, #16]
 8005cd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d0a2      	beq.n	8005c26 <_printf_float+0xa2>
 8005ce0:	232d      	movs	r3, #45	@ 0x2d
 8005ce2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ce6:	e79e      	b.n	8005c26 <_printf_float+0xa2>
 8005ce8:	9a06      	ldr	r2, [sp, #24]
 8005cea:	2a47      	cmp	r2, #71	@ 0x47
 8005cec:	d1c2      	bne.n	8005c74 <_printf_float+0xf0>
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1c0      	bne.n	8005c74 <_printf_float+0xf0>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e7bd      	b.n	8005c72 <_printf_float+0xee>
 8005cf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cfa:	d9db      	bls.n	8005cb4 <_printf_float+0x130>
 8005cfc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005d00:	d118      	bne.n	8005d34 <_printf_float+0x1b0>
 8005d02:	2900      	cmp	r1, #0
 8005d04:	6863      	ldr	r3, [r4, #4]
 8005d06:	dd0b      	ble.n	8005d20 <_printf_float+0x19c>
 8005d08:	6121      	str	r1, [r4, #16]
 8005d0a:	b913      	cbnz	r3, 8005d12 <_printf_float+0x18e>
 8005d0c:	6822      	ldr	r2, [r4, #0]
 8005d0e:	07d0      	lsls	r0, r2, #31
 8005d10:	d502      	bpl.n	8005d18 <_printf_float+0x194>
 8005d12:	3301      	adds	r3, #1
 8005d14:	440b      	add	r3, r1
 8005d16:	6123      	str	r3, [r4, #16]
 8005d18:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005d1a:	f04f 0900 	mov.w	r9, #0
 8005d1e:	e7db      	b.n	8005cd8 <_printf_float+0x154>
 8005d20:	b913      	cbnz	r3, 8005d28 <_printf_float+0x1a4>
 8005d22:	6822      	ldr	r2, [r4, #0]
 8005d24:	07d2      	lsls	r2, r2, #31
 8005d26:	d501      	bpl.n	8005d2c <_printf_float+0x1a8>
 8005d28:	3302      	adds	r3, #2
 8005d2a:	e7f4      	b.n	8005d16 <_printf_float+0x192>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e7f2      	b.n	8005d16 <_printf_float+0x192>
 8005d30:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d36:	4299      	cmp	r1, r3
 8005d38:	db05      	blt.n	8005d46 <_printf_float+0x1c2>
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	6121      	str	r1, [r4, #16]
 8005d3e:	07d8      	lsls	r0, r3, #31
 8005d40:	d5ea      	bpl.n	8005d18 <_printf_float+0x194>
 8005d42:	1c4b      	adds	r3, r1, #1
 8005d44:	e7e7      	b.n	8005d16 <_printf_float+0x192>
 8005d46:	2900      	cmp	r1, #0
 8005d48:	bfd4      	ite	le
 8005d4a:	f1c1 0202 	rsble	r2, r1, #2
 8005d4e:	2201      	movgt	r2, #1
 8005d50:	4413      	add	r3, r2
 8005d52:	e7e0      	b.n	8005d16 <_printf_float+0x192>
 8005d54:	6823      	ldr	r3, [r4, #0]
 8005d56:	055a      	lsls	r2, r3, #21
 8005d58:	d407      	bmi.n	8005d6a <_printf_float+0x1e6>
 8005d5a:	6923      	ldr	r3, [r4, #16]
 8005d5c:	4642      	mov	r2, r8
 8005d5e:	4631      	mov	r1, r6
 8005d60:	4628      	mov	r0, r5
 8005d62:	47b8      	blx	r7
 8005d64:	3001      	adds	r0, #1
 8005d66:	d12b      	bne.n	8005dc0 <_printf_float+0x23c>
 8005d68:	e767      	b.n	8005c3a <_printf_float+0xb6>
 8005d6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d6e:	f240 80dd 	bls.w	8005f2c <_printf_float+0x3a8>
 8005d72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d76:	2200      	movs	r2, #0
 8005d78:	2300      	movs	r3, #0
 8005d7a:	f7fa fec5 	bl	8000b08 <__aeabi_dcmpeq>
 8005d7e:	2800      	cmp	r0, #0
 8005d80:	d033      	beq.n	8005dea <_printf_float+0x266>
 8005d82:	4a37      	ldr	r2, [pc, #220]	@ (8005e60 <_printf_float+0x2dc>)
 8005d84:	2301      	movs	r3, #1
 8005d86:	4631      	mov	r1, r6
 8005d88:	4628      	mov	r0, r5
 8005d8a:	47b8      	blx	r7
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	f43f af54 	beq.w	8005c3a <_printf_float+0xb6>
 8005d92:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005d96:	4543      	cmp	r3, r8
 8005d98:	db02      	blt.n	8005da0 <_printf_float+0x21c>
 8005d9a:	6823      	ldr	r3, [r4, #0]
 8005d9c:	07d8      	lsls	r0, r3, #31
 8005d9e:	d50f      	bpl.n	8005dc0 <_printf_float+0x23c>
 8005da0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005da4:	4631      	mov	r1, r6
 8005da6:	4628      	mov	r0, r5
 8005da8:	47b8      	blx	r7
 8005daa:	3001      	adds	r0, #1
 8005dac:	f43f af45 	beq.w	8005c3a <_printf_float+0xb6>
 8005db0:	f04f 0900 	mov.w	r9, #0
 8005db4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005db8:	f104 0a1a 	add.w	sl, r4, #26
 8005dbc:	45c8      	cmp	r8, r9
 8005dbe:	dc09      	bgt.n	8005dd4 <_printf_float+0x250>
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	079b      	lsls	r3, r3, #30
 8005dc4:	f100 8103 	bmi.w	8005fce <_printf_float+0x44a>
 8005dc8:	68e0      	ldr	r0, [r4, #12]
 8005dca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005dcc:	4298      	cmp	r0, r3
 8005dce:	bfb8      	it	lt
 8005dd0:	4618      	movlt	r0, r3
 8005dd2:	e734      	b.n	8005c3e <_printf_float+0xba>
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	4652      	mov	r2, sl
 8005dd8:	4631      	mov	r1, r6
 8005dda:	4628      	mov	r0, r5
 8005ddc:	47b8      	blx	r7
 8005dde:	3001      	adds	r0, #1
 8005de0:	f43f af2b 	beq.w	8005c3a <_printf_float+0xb6>
 8005de4:	f109 0901 	add.w	r9, r9, #1
 8005de8:	e7e8      	b.n	8005dbc <_printf_float+0x238>
 8005dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	dc39      	bgt.n	8005e64 <_printf_float+0x2e0>
 8005df0:	4a1b      	ldr	r2, [pc, #108]	@ (8005e60 <_printf_float+0x2dc>)
 8005df2:	2301      	movs	r3, #1
 8005df4:	4631      	mov	r1, r6
 8005df6:	4628      	mov	r0, r5
 8005df8:	47b8      	blx	r7
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	f43f af1d 	beq.w	8005c3a <_printf_float+0xb6>
 8005e00:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005e04:	ea59 0303 	orrs.w	r3, r9, r3
 8005e08:	d102      	bne.n	8005e10 <_printf_float+0x28c>
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	07d9      	lsls	r1, r3, #31
 8005e0e:	d5d7      	bpl.n	8005dc0 <_printf_float+0x23c>
 8005e10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e14:	4631      	mov	r1, r6
 8005e16:	4628      	mov	r0, r5
 8005e18:	47b8      	blx	r7
 8005e1a:	3001      	adds	r0, #1
 8005e1c:	f43f af0d 	beq.w	8005c3a <_printf_float+0xb6>
 8005e20:	f04f 0a00 	mov.w	sl, #0
 8005e24:	f104 0b1a 	add.w	fp, r4, #26
 8005e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e2a:	425b      	negs	r3, r3
 8005e2c:	4553      	cmp	r3, sl
 8005e2e:	dc01      	bgt.n	8005e34 <_printf_float+0x2b0>
 8005e30:	464b      	mov	r3, r9
 8005e32:	e793      	b.n	8005d5c <_printf_float+0x1d8>
 8005e34:	2301      	movs	r3, #1
 8005e36:	465a      	mov	r2, fp
 8005e38:	4631      	mov	r1, r6
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	47b8      	blx	r7
 8005e3e:	3001      	adds	r0, #1
 8005e40:	f43f aefb 	beq.w	8005c3a <_printf_float+0xb6>
 8005e44:	f10a 0a01 	add.w	sl, sl, #1
 8005e48:	e7ee      	b.n	8005e28 <_printf_float+0x2a4>
 8005e4a:	bf00      	nop
 8005e4c:	7fefffff 	.word	0x7fefffff
 8005e50:	08008850 	.word	0x08008850
 8005e54:	08008854 	.word	0x08008854
 8005e58:	08008858 	.word	0x08008858
 8005e5c:	0800885c 	.word	0x0800885c
 8005e60:	08008860 	.word	0x08008860
 8005e64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e6a:	4553      	cmp	r3, sl
 8005e6c:	bfa8      	it	ge
 8005e6e:	4653      	movge	r3, sl
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	4699      	mov	r9, r3
 8005e74:	dc36      	bgt.n	8005ee4 <_printf_float+0x360>
 8005e76:	f04f 0b00 	mov.w	fp, #0
 8005e7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e7e:	f104 021a 	add.w	r2, r4, #26
 8005e82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e84:	9306      	str	r3, [sp, #24]
 8005e86:	eba3 0309 	sub.w	r3, r3, r9
 8005e8a:	455b      	cmp	r3, fp
 8005e8c:	dc31      	bgt.n	8005ef2 <_printf_float+0x36e>
 8005e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e90:	459a      	cmp	sl, r3
 8005e92:	dc3a      	bgt.n	8005f0a <_printf_float+0x386>
 8005e94:	6823      	ldr	r3, [r4, #0]
 8005e96:	07da      	lsls	r2, r3, #31
 8005e98:	d437      	bmi.n	8005f0a <_printf_float+0x386>
 8005e9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e9c:	ebaa 0903 	sub.w	r9, sl, r3
 8005ea0:	9b06      	ldr	r3, [sp, #24]
 8005ea2:	ebaa 0303 	sub.w	r3, sl, r3
 8005ea6:	4599      	cmp	r9, r3
 8005ea8:	bfa8      	it	ge
 8005eaa:	4699      	movge	r9, r3
 8005eac:	f1b9 0f00 	cmp.w	r9, #0
 8005eb0:	dc33      	bgt.n	8005f1a <_printf_float+0x396>
 8005eb2:	f04f 0800 	mov.w	r8, #0
 8005eb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005eba:	f104 0b1a 	add.w	fp, r4, #26
 8005ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ec0:	ebaa 0303 	sub.w	r3, sl, r3
 8005ec4:	eba3 0309 	sub.w	r3, r3, r9
 8005ec8:	4543      	cmp	r3, r8
 8005eca:	f77f af79 	ble.w	8005dc0 <_printf_float+0x23c>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	465a      	mov	r2, fp
 8005ed2:	4631      	mov	r1, r6
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	47b8      	blx	r7
 8005ed8:	3001      	adds	r0, #1
 8005eda:	f43f aeae 	beq.w	8005c3a <_printf_float+0xb6>
 8005ede:	f108 0801 	add.w	r8, r8, #1
 8005ee2:	e7ec      	b.n	8005ebe <_printf_float+0x33a>
 8005ee4:	4642      	mov	r2, r8
 8005ee6:	4631      	mov	r1, r6
 8005ee8:	4628      	mov	r0, r5
 8005eea:	47b8      	blx	r7
 8005eec:	3001      	adds	r0, #1
 8005eee:	d1c2      	bne.n	8005e76 <_printf_float+0x2f2>
 8005ef0:	e6a3      	b.n	8005c3a <_printf_float+0xb6>
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	4631      	mov	r1, r6
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	9206      	str	r2, [sp, #24]
 8005efa:	47b8      	blx	r7
 8005efc:	3001      	adds	r0, #1
 8005efe:	f43f ae9c 	beq.w	8005c3a <_printf_float+0xb6>
 8005f02:	9a06      	ldr	r2, [sp, #24]
 8005f04:	f10b 0b01 	add.w	fp, fp, #1
 8005f08:	e7bb      	b.n	8005e82 <_printf_float+0x2fe>
 8005f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	47b8      	blx	r7
 8005f14:	3001      	adds	r0, #1
 8005f16:	d1c0      	bne.n	8005e9a <_printf_float+0x316>
 8005f18:	e68f      	b.n	8005c3a <_printf_float+0xb6>
 8005f1a:	9a06      	ldr	r2, [sp, #24]
 8005f1c:	464b      	mov	r3, r9
 8005f1e:	4442      	add	r2, r8
 8005f20:	4631      	mov	r1, r6
 8005f22:	4628      	mov	r0, r5
 8005f24:	47b8      	blx	r7
 8005f26:	3001      	adds	r0, #1
 8005f28:	d1c3      	bne.n	8005eb2 <_printf_float+0x32e>
 8005f2a:	e686      	b.n	8005c3a <_printf_float+0xb6>
 8005f2c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f30:	f1ba 0f01 	cmp.w	sl, #1
 8005f34:	dc01      	bgt.n	8005f3a <_printf_float+0x3b6>
 8005f36:	07db      	lsls	r3, r3, #31
 8005f38:	d536      	bpl.n	8005fa8 <_printf_float+0x424>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	4642      	mov	r2, r8
 8005f3e:	4631      	mov	r1, r6
 8005f40:	4628      	mov	r0, r5
 8005f42:	47b8      	blx	r7
 8005f44:	3001      	adds	r0, #1
 8005f46:	f43f ae78 	beq.w	8005c3a <_printf_float+0xb6>
 8005f4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f4e:	4631      	mov	r1, r6
 8005f50:	4628      	mov	r0, r5
 8005f52:	47b8      	blx	r7
 8005f54:	3001      	adds	r0, #1
 8005f56:	f43f ae70 	beq.w	8005c3a <_printf_float+0xb6>
 8005f5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f5e:	2200      	movs	r2, #0
 8005f60:	2300      	movs	r3, #0
 8005f62:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005f66:	f7fa fdcf 	bl	8000b08 <__aeabi_dcmpeq>
 8005f6a:	b9c0      	cbnz	r0, 8005f9e <_printf_float+0x41a>
 8005f6c:	4653      	mov	r3, sl
 8005f6e:	f108 0201 	add.w	r2, r8, #1
 8005f72:	4631      	mov	r1, r6
 8005f74:	4628      	mov	r0, r5
 8005f76:	47b8      	blx	r7
 8005f78:	3001      	adds	r0, #1
 8005f7a:	d10c      	bne.n	8005f96 <_printf_float+0x412>
 8005f7c:	e65d      	b.n	8005c3a <_printf_float+0xb6>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	465a      	mov	r2, fp
 8005f82:	4631      	mov	r1, r6
 8005f84:	4628      	mov	r0, r5
 8005f86:	47b8      	blx	r7
 8005f88:	3001      	adds	r0, #1
 8005f8a:	f43f ae56 	beq.w	8005c3a <_printf_float+0xb6>
 8005f8e:	f108 0801 	add.w	r8, r8, #1
 8005f92:	45d0      	cmp	r8, sl
 8005f94:	dbf3      	blt.n	8005f7e <_printf_float+0x3fa>
 8005f96:	464b      	mov	r3, r9
 8005f98:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f9c:	e6df      	b.n	8005d5e <_printf_float+0x1da>
 8005f9e:	f04f 0800 	mov.w	r8, #0
 8005fa2:	f104 0b1a 	add.w	fp, r4, #26
 8005fa6:	e7f4      	b.n	8005f92 <_printf_float+0x40e>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	4642      	mov	r2, r8
 8005fac:	e7e1      	b.n	8005f72 <_printf_float+0x3ee>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	464a      	mov	r2, r9
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	f43f ae3e 	beq.w	8005c3a <_printf_float+0xb6>
 8005fbe:	f108 0801 	add.w	r8, r8, #1
 8005fc2:	68e3      	ldr	r3, [r4, #12]
 8005fc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005fc6:	1a5b      	subs	r3, r3, r1
 8005fc8:	4543      	cmp	r3, r8
 8005fca:	dcf0      	bgt.n	8005fae <_printf_float+0x42a>
 8005fcc:	e6fc      	b.n	8005dc8 <_printf_float+0x244>
 8005fce:	f04f 0800 	mov.w	r8, #0
 8005fd2:	f104 0919 	add.w	r9, r4, #25
 8005fd6:	e7f4      	b.n	8005fc2 <_printf_float+0x43e>

08005fd8 <malloc>:
 8005fd8:	4b02      	ldr	r3, [pc, #8]	@ (8005fe4 <malloc+0xc>)
 8005fda:	4601      	mov	r1, r0
 8005fdc:	6818      	ldr	r0, [r3, #0]
 8005fde:	f000 b825 	b.w	800602c <_malloc_r>
 8005fe2:	bf00      	nop
 8005fe4:	20000018 	.word	0x20000018

08005fe8 <sbrk_aligned>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	4e0f      	ldr	r6, [pc, #60]	@ (8006028 <sbrk_aligned+0x40>)
 8005fec:	460c      	mov	r4, r1
 8005fee:	6831      	ldr	r1, [r6, #0]
 8005ff0:	4605      	mov	r5, r0
 8005ff2:	b911      	cbnz	r1, 8005ffa <sbrk_aligned+0x12>
 8005ff4:	f000 fb22 	bl	800663c <_sbrk_r>
 8005ff8:	6030      	str	r0, [r6, #0]
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	f000 fb1d 	bl	800663c <_sbrk_r>
 8006002:	1c43      	adds	r3, r0, #1
 8006004:	d103      	bne.n	800600e <sbrk_aligned+0x26>
 8006006:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800600a:	4620      	mov	r0, r4
 800600c:	bd70      	pop	{r4, r5, r6, pc}
 800600e:	1cc4      	adds	r4, r0, #3
 8006010:	f024 0403 	bic.w	r4, r4, #3
 8006014:	42a0      	cmp	r0, r4
 8006016:	d0f8      	beq.n	800600a <sbrk_aligned+0x22>
 8006018:	1a21      	subs	r1, r4, r0
 800601a:	4628      	mov	r0, r5
 800601c:	f000 fb0e 	bl	800663c <_sbrk_r>
 8006020:	3001      	adds	r0, #1
 8006022:	d1f2      	bne.n	800600a <sbrk_aligned+0x22>
 8006024:	e7ef      	b.n	8006006 <sbrk_aligned+0x1e>
 8006026:	bf00      	nop
 8006028:	20000370 	.word	0x20000370

0800602c <_malloc_r>:
 800602c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006030:	1ccd      	adds	r5, r1, #3
 8006032:	f025 0503 	bic.w	r5, r5, #3
 8006036:	3508      	adds	r5, #8
 8006038:	2d0c      	cmp	r5, #12
 800603a:	bf38      	it	cc
 800603c:	250c      	movcc	r5, #12
 800603e:	2d00      	cmp	r5, #0
 8006040:	4606      	mov	r6, r0
 8006042:	db01      	blt.n	8006048 <_malloc_r+0x1c>
 8006044:	42a9      	cmp	r1, r5
 8006046:	d904      	bls.n	8006052 <_malloc_r+0x26>
 8006048:	230c      	movs	r3, #12
 800604a:	6033      	str	r3, [r6, #0]
 800604c:	2000      	movs	r0, #0
 800604e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006052:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006128 <_malloc_r+0xfc>
 8006056:	f000 f9f7 	bl	8006448 <__malloc_lock>
 800605a:	f8d8 3000 	ldr.w	r3, [r8]
 800605e:	461c      	mov	r4, r3
 8006060:	bb44      	cbnz	r4, 80060b4 <_malloc_r+0x88>
 8006062:	4629      	mov	r1, r5
 8006064:	4630      	mov	r0, r6
 8006066:	f7ff ffbf 	bl	8005fe8 <sbrk_aligned>
 800606a:	1c43      	adds	r3, r0, #1
 800606c:	4604      	mov	r4, r0
 800606e:	d158      	bne.n	8006122 <_malloc_r+0xf6>
 8006070:	f8d8 4000 	ldr.w	r4, [r8]
 8006074:	4627      	mov	r7, r4
 8006076:	2f00      	cmp	r7, #0
 8006078:	d143      	bne.n	8006102 <_malloc_r+0xd6>
 800607a:	2c00      	cmp	r4, #0
 800607c:	d04b      	beq.n	8006116 <_malloc_r+0xea>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	4639      	mov	r1, r7
 8006082:	4630      	mov	r0, r6
 8006084:	eb04 0903 	add.w	r9, r4, r3
 8006088:	f000 fad8 	bl	800663c <_sbrk_r>
 800608c:	4581      	cmp	r9, r0
 800608e:	d142      	bne.n	8006116 <_malloc_r+0xea>
 8006090:	6821      	ldr	r1, [r4, #0]
 8006092:	1a6d      	subs	r5, r5, r1
 8006094:	4629      	mov	r1, r5
 8006096:	4630      	mov	r0, r6
 8006098:	f7ff ffa6 	bl	8005fe8 <sbrk_aligned>
 800609c:	3001      	adds	r0, #1
 800609e:	d03a      	beq.n	8006116 <_malloc_r+0xea>
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	442b      	add	r3, r5
 80060a4:	6023      	str	r3, [r4, #0]
 80060a6:	f8d8 3000 	ldr.w	r3, [r8]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	bb62      	cbnz	r2, 8006108 <_malloc_r+0xdc>
 80060ae:	f8c8 7000 	str.w	r7, [r8]
 80060b2:	e00f      	b.n	80060d4 <_malloc_r+0xa8>
 80060b4:	6822      	ldr	r2, [r4, #0]
 80060b6:	1b52      	subs	r2, r2, r5
 80060b8:	d420      	bmi.n	80060fc <_malloc_r+0xd0>
 80060ba:	2a0b      	cmp	r2, #11
 80060bc:	d917      	bls.n	80060ee <_malloc_r+0xc2>
 80060be:	1961      	adds	r1, r4, r5
 80060c0:	42a3      	cmp	r3, r4
 80060c2:	6025      	str	r5, [r4, #0]
 80060c4:	bf18      	it	ne
 80060c6:	6059      	strne	r1, [r3, #4]
 80060c8:	6863      	ldr	r3, [r4, #4]
 80060ca:	bf08      	it	eq
 80060cc:	f8c8 1000 	streq.w	r1, [r8]
 80060d0:	5162      	str	r2, [r4, r5]
 80060d2:	604b      	str	r3, [r1, #4]
 80060d4:	4630      	mov	r0, r6
 80060d6:	f000 f9bd 	bl	8006454 <__malloc_unlock>
 80060da:	f104 000b 	add.w	r0, r4, #11
 80060de:	1d23      	adds	r3, r4, #4
 80060e0:	f020 0007 	bic.w	r0, r0, #7
 80060e4:	1ac2      	subs	r2, r0, r3
 80060e6:	bf1c      	itt	ne
 80060e8:	1a1b      	subne	r3, r3, r0
 80060ea:	50a3      	strne	r3, [r4, r2]
 80060ec:	e7af      	b.n	800604e <_malloc_r+0x22>
 80060ee:	6862      	ldr	r2, [r4, #4]
 80060f0:	42a3      	cmp	r3, r4
 80060f2:	bf0c      	ite	eq
 80060f4:	f8c8 2000 	streq.w	r2, [r8]
 80060f8:	605a      	strne	r2, [r3, #4]
 80060fa:	e7eb      	b.n	80060d4 <_malloc_r+0xa8>
 80060fc:	4623      	mov	r3, r4
 80060fe:	6864      	ldr	r4, [r4, #4]
 8006100:	e7ae      	b.n	8006060 <_malloc_r+0x34>
 8006102:	463c      	mov	r4, r7
 8006104:	687f      	ldr	r7, [r7, #4]
 8006106:	e7b6      	b.n	8006076 <_malloc_r+0x4a>
 8006108:	461a      	mov	r2, r3
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	42a3      	cmp	r3, r4
 800610e:	d1fb      	bne.n	8006108 <_malloc_r+0xdc>
 8006110:	2300      	movs	r3, #0
 8006112:	6053      	str	r3, [r2, #4]
 8006114:	e7de      	b.n	80060d4 <_malloc_r+0xa8>
 8006116:	230c      	movs	r3, #12
 8006118:	6033      	str	r3, [r6, #0]
 800611a:	4630      	mov	r0, r6
 800611c:	f000 f99a 	bl	8006454 <__malloc_unlock>
 8006120:	e794      	b.n	800604c <_malloc_r+0x20>
 8006122:	6005      	str	r5, [r0, #0]
 8006124:	e7d6      	b.n	80060d4 <_malloc_r+0xa8>
 8006126:	bf00      	nop
 8006128:	20000374 	.word	0x20000374

0800612c <_printf_common>:
 800612c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006130:	4616      	mov	r6, r2
 8006132:	4698      	mov	r8, r3
 8006134:	688a      	ldr	r2, [r1, #8]
 8006136:	690b      	ldr	r3, [r1, #16]
 8006138:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800613c:	4293      	cmp	r3, r2
 800613e:	bfb8      	it	lt
 8006140:	4613      	movlt	r3, r2
 8006142:	6033      	str	r3, [r6, #0]
 8006144:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006148:	4607      	mov	r7, r0
 800614a:	460c      	mov	r4, r1
 800614c:	b10a      	cbz	r2, 8006152 <_printf_common+0x26>
 800614e:	3301      	adds	r3, #1
 8006150:	6033      	str	r3, [r6, #0]
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	0699      	lsls	r1, r3, #26
 8006156:	bf42      	ittt	mi
 8006158:	6833      	ldrmi	r3, [r6, #0]
 800615a:	3302      	addmi	r3, #2
 800615c:	6033      	strmi	r3, [r6, #0]
 800615e:	6825      	ldr	r5, [r4, #0]
 8006160:	f015 0506 	ands.w	r5, r5, #6
 8006164:	d106      	bne.n	8006174 <_printf_common+0x48>
 8006166:	f104 0a19 	add.w	sl, r4, #25
 800616a:	68e3      	ldr	r3, [r4, #12]
 800616c:	6832      	ldr	r2, [r6, #0]
 800616e:	1a9b      	subs	r3, r3, r2
 8006170:	42ab      	cmp	r3, r5
 8006172:	dc26      	bgt.n	80061c2 <_printf_common+0x96>
 8006174:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006178:	6822      	ldr	r2, [r4, #0]
 800617a:	3b00      	subs	r3, #0
 800617c:	bf18      	it	ne
 800617e:	2301      	movne	r3, #1
 8006180:	0692      	lsls	r2, r2, #26
 8006182:	d42b      	bmi.n	80061dc <_printf_common+0xb0>
 8006184:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006188:	4641      	mov	r1, r8
 800618a:	4638      	mov	r0, r7
 800618c:	47c8      	blx	r9
 800618e:	3001      	adds	r0, #1
 8006190:	d01e      	beq.n	80061d0 <_printf_common+0xa4>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	6922      	ldr	r2, [r4, #16]
 8006196:	f003 0306 	and.w	r3, r3, #6
 800619a:	2b04      	cmp	r3, #4
 800619c:	bf02      	ittt	eq
 800619e:	68e5      	ldreq	r5, [r4, #12]
 80061a0:	6833      	ldreq	r3, [r6, #0]
 80061a2:	1aed      	subeq	r5, r5, r3
 80061a4:	68a3      	ldr	r3, [r4, #8]
 80061a6:	bf0c      	ite	eq
 80061a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061ac:	2500      	movne	r5, #0
 80061ae:	4293      	cmp	r3, r2
 80061b0:	bfc4      	itt	gt
 80061b2:	1a9b      	subgt	r3, r3, r2
 80061b4:	18ed      	addgt	r5, r5, r3
 80061b6:	2600      	movs	r6, #0
 80061b8:	341a      	adds	r4, #26
 80061ba:	42b5      	cmp	r5, r6
 80061bc:	d11a      	bne.n	80061f4 <_printf_common+0xc8>
 80061be:	2000      	movs	r0, #0
 80061c0:	e008      	b.n	80061d4 <_printf_common+0xa8>
 80061c2:	2301      	movs	r3, #1
 80061c4:	4652      	mov	r2, sl
 80061c6:	4641      	mov	r1, r8
 80061c8:	4638      	mov	r0, r7
 80061ca:	47c8      	blx	r9
 80061cc:	3001      	adds	r0, #1
 80061ce:	d103      	bne.n	80061d8 <_printf_common+0xac>
 80061d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061d8:	3501      	adds	r5, #1
 80061da:	e7c6      	b.n	800616a <_printf_common+0x3e>
 80061dc:	18e1      	adds	r1, r4, r3
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	2030      	movs	r0, #48	@ 0x30
 80061e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061e6:	4422      	add	r2, r4
 80061e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061f0:	3302      	adds	r3, #2
 80061f2:	e7c7      	b.n	8006184 <_printf_common+0x58>
 80061f4:	2301      	movs	r3, #1
 80061f6:	4622      	mov	r2, r4
 80061f8:	4641      	mov	r1, r8
 80061fa:	4638      	mov	r0, r7
 80061fc:	47c8      	blx	r9
 80061fe:	3001      	adds	r0, #1
 8006200:	d0e6      	beq.n	80061d0 <_printf_common+0xa4>
 8006202:	3601      	adds	r6, #1
 8006204:	e7d9      	b.n	80061ba <_printf_common+0x8e>
	...

08006208 <_printf_i>:
 8006208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800620c:	7e0f      	ldrb	r7, [r1, #24]
 800620e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006210:	2f78      	cmp	r7, #120	@ 0x78
 8006212:	4691      	mov	r9, r2
 8006214:	4680      	mov	r8, r0
 8006216:	460c      	mov	r4, r1
 8006218:	469a      	mov	sl, r3
 800621a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800621e:	d807      	bhi.n	8006230 <_printf_i+0x28>
 8006220:	2f62      	cmp	r7, #98	@ 0x62
 8006222:	d80a      	bhi.n	800623a <_printf_i+0x32>
 8006224:	2f00      	cmp	r7, #0
 8006226:	f000 80d2 	beq.w	80063ce <_printf_i+0x1c6>
 800622a:	2f58      	cmp	r7, #88	@ 0x58
 800622c:	f000 80b9 	beq.w	80063a2 <_printf_i+0x19a>
 8006230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006234:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006238:	e03a      	b.n	80062b0 <_printf_i+0xa8>
 800623a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800623e:	2b15      	cmp	r3, #21
 8006240:	d8f6      	bhi.n	8006230 <_printf_i+0x28>
 8006242:	a101      	add	r1, pc, #4	@ (adr r1, 8006248 <_printf_i+0x40>)
 8006244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006248:	080062a1 	.word	0x080062a1
 800624c:	080062b5 	.word	0x080062b5
 8006250:	08006231 	.word	0x08006231
 8006254:	08006231 	.word	0x08006231
 8006258:	08006231 	.word	0x08006231
 800625c:	08006231 	.word	0x08006231
 8006260:	080062b5 	.word	0x080062b5
 8006264:	08006231 	.word	0x08006231
 8006268:	08006231 	.word	0x08006231
 800626c:	08006231 	.word	0x08006231
 8006270:	08006231 	.word	0x08006231
 8006274:	080063b5 	.word	0x080063b5
 8006278:	080062df 	.word	0x080062df
 800627c:	0800636f 	.word	0x0800636f
 8006280:	08006231 	.word	0x08006231
 8006284:	08006231 	.word	0x08006231
 8006288:	080063d7 	.word	0x080063d7
 800628c:	08006231 	.word	0x08006231
 8006290:	080062df 	.word	0x080062df
 8006294:	08006231 	.word	0x08006231
 8006298:	08006231 	.word	0x08006231
 800629c:	08006377 	.word	0x08006377
 80062a0:	6833      	ldr	r3, [r6, #0]
 80062a2:	1d1a      	adds	r2, r3, #4
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	6032      	str	r2, [r6, #0]
 80062a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062b0:	2301      	movs	r3, #1
 80062b2:	e09d      	b.n	80063f0 <_printf_i+0x1e8>
 80062b4:	6833      	ldr	r3, [r6, #0]
 80062b6:	6820      	ldr	r0, [r4, #0]
 80062b8:	1d19      	adds	r1, r3, #4
 80062ba:	6031      	str	r1, [r6, #0]
 80062bc:	0606      	lsls	r6, r0, #24
 80062be:	d501      	bpl.n	80062c4 <_printf_i+0xbc>
 80062c0:	681d      	ldr	r5, [r3, #0]
 80062c2:	e003      	b.n	80062cc <_printf_i+0xc4>
 80062c4:	0645      	lsls	r5, r0, #25
 80062c6:	d5fb      	bpl.n	80062c0 <_printf_i+0xb8>
 80062c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062cc:	2d00      	cmp	r5, #0
 80062ce:	da03      	bge.n	80062d8 <_printf_i+0xd0>
 80062d0:	232d      	movs	r3, #45	@ 0x2d
 80062d2:	426d      	negs	r5, r5
 80062d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062d8:	4859      	ldr	r0, [pc, #356]	@ (8006440 <_printf_i+0x238>)
 80062da:	230a      	movs	r3, #10
 80062dc:	e011      	b.n	8006302 <_printf_i+0xfa>
 80062de:	6821      	ldr	r1, [r4, #0]
 80062e0:	6833      	ldr	r3, [r6, #0]
 80062e2:	0608      	lsls	r0, r1, #24
 80062e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062e8:	d402      	bmi.n	80062f0 <_printf_i+0xe8>
 80062ea:	0649      	lsls	r1, r1, #25
 80062ec:	bf48      	it	mi
 80062ee:	b2ad      	uxthmi	r5, r5
 80062f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80062f2:	4853      	ldr	r0, [pc, #332]	@ (8006440 <_printf_i+0x238>)
 80062f4:	6033      	str	r3, [r6, #0]
 80062f6:	bf14      	ite	ne
 80062f8:	230a      	movne	r3, #10
 80062fa:	2308      	moveq	r3, #8
 80062fc:	2100      	movs	r1, #0
 80062fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006302:	6866      	ldr	r6, [r4, #4]
 8006304:	60a6      	str	r6, [r4, #8]
 8006306:	2e00      	cmp	r6, #0
 8006308:	bfa2      	ittt	ge
 800630a:	6821      	ldrge	r1, [r4, #0]
 800630c:	f021 0104 	bicge.w	r1, r1, #4
 8006310:	6021      	strge	r1, [r4, #0]
 8006312:	b90d      	cbnz	r5, 8006318 <_printf_i+0x110>
 8006314:	2e00      	cmp	r6, #0
 8006316:	d04b      	beq.n	80063b0 <_printf_i+0x1a8>
 8006318:	4616      	mov	r6, r2
 800631a:	fbb5 f1f3 	udiv	r1, r5, r3
 800631e:	fb03 5711 	mls	r7, r3, r1, r5
 8006322:	5dc7      	ldrb	r7, [r0, r7]
 8006324:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006328:	462f      	mov	r7, r5
 800632a:	42bb      	cmp	r3, r7
 800632c:	460d      	mov	r5, r1
 800632e:	d9f4      	bls.n	800631a <_printf_i+0x112>
 8006330:	2b08      	cmp	r3, #8
 8006332:	d10b      	bne.n	800634c <_printf_i+0x144>
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	07df      	lsls	r7, r3, #31
 8006338:	d508      	bpl.n	800634c <_printf_i+0x144>
 800633a:	6923      	ldr	r3, [r4, #16]
 800633c:	6861      	ldr	r1, [r4, #4]
 800633e:	4299      	cmp	r1, r3
 8006340:	bfde      	ittt	le
 8006342:	2330      	movle	r3, #48	@ 0x30
 8006344:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006348:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800634c:	1b92      	subs	r2, r2, r6
 800634e:	6122      	str	r2, [r4, #16]
 8006350:	f8cd a000 	str.w	sl, [sp]
 8006354:	464b      	mov	r3, r9
 8006356:	aa03      	add	r2, sp, #12
 8006358:	4621      	mov	r1, r4
 800635a:	4640      	mov	r0, r8
 800635c:	f7ff fee6 	bl	800612c <_printf_common>
 8006360:	3001      	adds	r0, #1
 8006362:	d14a      	bne.n	80063fa <_printf_i+0x1f2>
 8006364:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006368:	b004      	add	sp, #16
 800636a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	f043 0320 	orr.w	r3, r3, #32
 8006374:	6023      	str	r3, [r4, #0]
 8006376:	4833      	ldr	r0, [pc, #204]	@ (8006444 <_printf_i+0x23c>)
 8006378:	2778      	movs	r7, #120	@ 0x78
 800637a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	6831      	ldr	r1, [r6, #0]
 8006382:	061f      	lsls	r7, r3, #24
 8006384:	f851 5b04 	ldr.w	r5, [r1], #4
 8006388:	d402      	bmi.n	8006390 <_printf_i+0x188>
 800638a:	065f      	lsls	r7, r3, #25
 800638c:	bf48      	it	mi
 800638e:	b2ad      	uxthmi	r5, r5
 8006390:	6031      	str	r1, [r6, #0]
 8006392:	07d9      	lsls	r1, r3, #31
 8006394:	bf44      	itt	mi
 8006396:	f043 0320 	orrmi.w	r3, r3, #32
 800639a:	6023      	strmi	r3, [r4, #0]
 800639c:	b11d      	cbz	r5, 80063a6 <_printf_i+0x19e>
 800639e:	2310      	movs	r3, #16
 80063a0:	e7ac      	b.n	80062fc <_printf_i+0xf4>
 80063a2:	4827      	ldr	r0, [pc, #156]	@ (8006440 <_printf_i+0x238>)
 80063a4:	e7e9      	b.n	800637a <_printf_i+0x172>
 80063a6:	6823      	ldr	r3, [r4, #0]
 80063a8:	f023 0320 	bic.w	r3, r3, #32
 80063ac:	6023      	str	r3, [r4, #0]
 80063ae:	e7f6      	b.n	800639e <_printf_i+0x196>
 80063b0:	4616      	mov	r6, r2
 80063b2:	e7bd      	b.n	8006330 <_printf_i+0x128>
 80063b4:	6833      	ldr	r3, [r6, #0]
 80063b6:	6825      	ldr	r5, [r4, #0]
 80063b8:	6961      	ldr	r1, [r4, #20]
 80063ba:	1d18      	adds	r0, r3, #4
 80063bc:	6030      	str	r0, [r6, #0]
 80063be:	062e      	lsls	r6, r5, #24
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	d501      	bpl.n	80063c8 <_printf_i+0x1c0>
 80063c4:	6019      	str	r1, [r3, #0]
 80063c6:	e002      	b.n	80063ce <_printf_i+0x1c6>
 80063c8:	0668      	lsls	r0, r5, #25
 80063ca:	d5fb      	bpl.n	80063c4 <_printf_i+0x1bc>
 80063cc:	8019      	strh	r1, [r3, #0]
 80063ce:	2300      	movs	r3, #0
 80063d0:	6123      	str	r3, [r4, #16]
 80063d2:	4616      	mov	r6, r2
 80063d4:	e7bc      	b.n	8006350 <_printf_i+0x148>
 80063d6:	6833      	ldr	r3, [r6, #0]
 80063d8:	1d1a      	adds	r2, r3, #4
 80063da:	6032      	str	r2, [r6, #0]
 80063dc:	681e      	ldr	r6, [r3, #0]
 80063de:	6862      	ldr	r2, [r4, #4]
 80063e0:	2100      	movs	r1, #0
 80063e2:	4630      	mov	r0, r6
 80063e4:	f7f9 ff14 	bl	8000210 <memchr>
 80063e8:	b108      	cbz	r0, 80063ee <_printf_i+0x1e6>
 80063ea:	1b80      	subs	r0, r0, r6
 80063ec:	6060      	str	r0, [r4, #4]
 80063ee:	6863      	ldr	r3, [r4, #4]
 80063f0:	6123      	str	r3, [r4, #16]
 80063f2:	2300      	movs	r3, #0
 80063f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063f8:	e7aa      	b.n	8006350 <_printf_i+0x148>
 80063fa:	6923      	ldr	r3, [r4, #16]
 80063fc:	4632      	mov	r2, r6
 80063fe:	4649      	mov	r1, r9
 8006400:	4640      	mov	r0, r8
 8006402:	47d0      	blx	sl
 8006404:	3001      	adds	r0, #1
 8006406:	d0ad      	beq.n	8006364 <_printf_i+0x15c>
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	079b      	lsls	r3, r3, #30
 800640c:	d413      	bmi.n	8006436 <_printf_i+0x22e>
 800640e:	68e0      	ldr	r0, [r4, #12]
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	4298      	cmp	r0, r3
 8006414:	bfb8      	it	lt
 8006416:	4618      	movlt	r0, r3
 8006418:	e7a6      	b.n	8006368 <_printf_i+0x160>
 800641a:	2301      	movs	r3, #1
 800641c:	4632      	mov	r2, r6
 800641e:	4649      	mov	r1, r9
 8006420:	4640      	mov	r0, r8
 8006422:	47d0      	blx	sl
 8006424:	3001      	adds	r0, #1
 8006426:	d09d      	beq.n	8006364 <_printf_i+0x15c>
 8006428:	3501      	adds	r5, #1
 800642a:	68e3      	ldr	r3, [r4, #12]
 800642c:	9903      	ldr	r1, [sp, #12]
 800642e:	1a5b      	subs	r3, r3, r1
 8006430:	42ab      	cmp	r3, r5
 8006432:	dcf2      	bgt.n	800641a <_printf_i+0x212>
 8006434:	e7eb      	b.n	800640e <_printf_i+0x206>
 8006436:	2500      	movs	r5, #0
 8006438:	f104 0619 	add.w	r6, r4, #25
 800643c:	e7f5      	b.n	800642a <_printf_i+0x222>
 800643e:	bf00      	nop
 8006440:	08008862 	.word	0x08008862
 8006444:	08008873 	.word	0x08008873

08006448 <__malloc_lock>:
 8006448:	4801      	ldr	r0, [pc, #4]	@ (8006450 <__malloc_lock+0x8>)
 800644a:	f000 b932 	b.w	80066b2 <__retarget_lock_acquire_recursive>
 800644e:	bf00      	nop
 8006450:	200004b4 	.word	0x200004b4

08006454 <__malloc_unlock>:
 8006454:	4801      	ldr	r0, [pc, #4]	@ (800645c <__malloc_unlock+0x8>)
 8006456:	f000 b92d 	b.w	80066b4 <__retarget_lock_release_recursive>
 800645a:	bf00      	nop
 800645c:	200004b4 	.word	0x200004b4

08006460 <siprintf>:
 8006460:	b40e      	push	{r1, r2, r3}
 8006462:	b500      	push	{lr}
 8006464:	b09c      	sub	sp, #112	@ 0x70
 8006466:	ab1d      	add	r3, sp, #116	@ 0x74
 8006468:	9002      	str	r0, [sp, #8]
 800646a:	9006      	str	r0, [sp, #24]
 800646c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006470:	4809      	ldr	r0, [pc, #36]	@ (8006498 <siprintf+0x38>)
 8006472:	9107      	str	r1, [sp, #28]
 8006474:	9104      	str	r1, [sp, #16]
 8006476:	4909      	ldr	r1, [pc, #36]	@ (800649c <siprintf+0x3c>)
 8006478:	f853 2b04 	ldr.w	r2, [r3], #4
 800647c:	9105      	str	r1, [sp, #20]
 800647e:	6800      	ldr	r0, [r0, #0]
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	a902      	add	r1, sp, #8
 8006484:	f001 f80a 	bl	800749c <_svfiprintf_r>
 8006488:	9b02      	ldr	r3, [sp, #8]
 800648a:	2200      	movs	r2, #0
 800648c:	701a      	strb	r2, [r3, #0]
 800648e:	b01c      	add	sp, #112	@ 0x70
 8006490:	f85d eb04 	ldr.w	lr, [sp], #4
 8006494:	b003      	add	sp, #12
 8006496:	4770      	bx	lr
 8006498:	20000018 	.word	0x20000018
 800649c:	ffff0208 	.word	0xffff0208

080064a0 <std>:
 80064a0:	2300      	movs	r3, #0
 80064a2:	b510      	push	{r4, lr}
 80064a4:	4604      	mov	r4, r0
 80064a6:	e9c0 3300 	strd	r3, r3, [r0]
 80064aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064ae:	6083      	str	r3, [r0, #8]
 80064b0:	8181      	strh	r1, [r0, #12]
 80064b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80064b4:	81c2      	strh	r2, [r0, #14]
 80064b6:	6183      	str	r3, [r0, #24]
 80064b8:	4619      	mov	r1, r3
 80064ba:	2208      	movs	r2, #8
 80064bc:	305c      	adds	r0, #92	@ 0x5c
 80064be:	f000 f8b1 	bl	8006624 <memset>
 80064c2:	4b0d      	ldr	r3, [pc, #52]	@ (80064f8 <std+0x58>)
 80064c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80064c6:	4b0d      	ldr	r3, [pc, #52]	@ (80064fc <std+0x5c>)
 80064c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80064ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006500 <std+0x60>)
 80064cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80064ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006504 <std+0x64>)
 80064d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80064d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006508 <std+0x68>)
 80064d4:	6224      	str	r4, [r4, #32]
 80064d6:	429c      	cmp	r4, r3
 80064d8:	d006      	beq.n	80064e8 <std+0x48>
 80064da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80064de:	4294      	cmp	r4, r2
 80064e0:	d002      	beq.n	80064e8 <std+0x48>
 80064e2:	33d0      	adds	r3, #208	@ 0xd0
 80064e4:	429c      	cmp	r4, r3
 80064e6:	d105      	bne.n	80064f4 <std+0x54>
 80064e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064f0:	f000 b8de 	b.w	80066b0 <__retarget_lock_init_recursive>
 80064f4:	bd10      	pop	{r4, pc}
 80064f6:	bf00      	nop
 80064f8:	08007ef1 	.word	0x08007ef1
 80064fc:	08007f13 	.word	0x08007f13
 8006500:	08007f4b 	.word	0x08007f4b
 8006504:	08007f6f 	.word	0x08007f6f
 8006508:	20000378 	.word	0x20000378

0800650c <stdio_exit_handler>:
 800650c:	4a02      	ldr	r2, [pc, #8]	@ (8006518 <stdio_exit_handler+0xc>)
 800650e:	4903      	ldr	r1, [pc, #12]	@ (800651c <stdio_exit_handler+0x10>)
 8006510:	4803      	ldr	r0, [pc, #12]	@ (8006520 <stdio_exit_handler+0x14>)
 8006512:	f000 b869 	b.w	80065e8 <_fwalk_sglue>
 8006516:	bf00      	nop
 8006518:	2000000c 	.word	0x2000000c
 800651c:	0800779d 	.word	0x0800779d
 8006520:	2000001c 	.word	0x2000001c

08006524 <cleanup_stdio>:
 8006524:	6841      	ldr	r1, [r0, #4]
 8006526:	4b0c      	ldr	r3, [pc, #48]	@ (8006558 <cleanup_stdio+0x34>)
 8006528:	4299      	cmp	r1, r3
 800652a:	b510      	push	{r4, lr}
 800652c:	4604      	mov	r4, r0
 800652e:	d001      	beq.n	8006534 <cleanup_stdio+0x10>
 8006530:	f001 f934 	bl	800779c <_fflush_r>
 8006534:	68a1      	ldr	r1, [r4, #8]
 8006536:	4b09      	ldr	r3, [pc, #36]	@ (800655c <cleanup_stdio+0x38>)
 8006538:	4299      	cmp	r1, r3
 800653a:	d002      	beq.n	8006542 <cleanup_stdio+0x1e>
 800653c:	4620      	mov	r0, r4
 800653e:	f001 f92d 	bl	800779c <_fflush_r>
 8006542:	68e1      	ldr	r1, [r4, #12]
 8006544:	4b06      	ldr	r3, [pc, #24]	@ (8006560 <cleanup_stdio+0x3c>)
 8006546:	4299      	cmp	r1, r3
 8006548:	d004      	beq.n	8006554 <cleanup_stdio+0x30>
 800654a:	4620      	mov	r0, r4
 800654c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006550:	f001 b924 	b.w	800779c <_fflush_r>
 8006554:	bd10      	pop	{r4, pc}
 8006556:	bf00      	nop
 8006558:	20000378 	.word	0x20000378
 800655c:	200003e0 	.word	0x200003e0
 8006560:	20000448 	.word	0x20000448

08006564 <global_stdio_init.part.0>:
 8006564:	b510      	push	{r4, lr}
 8006566:	4b0b      	ldr	r3, [pc, #44]	@ (8006594 <global_stdio_init.part.0+0x30>)
 8006568:	4c0b      	ldr	r4, [pc, #44]	@ (8006598 <global_stdio_init.part.0+0x34>)
 800656a:	4a0c      	ldr	r2, [pc, #48]	@ (800659c <global_stdio_init.part.0+0x38>)
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	4620      	mov	r0, r4
 8006570:	2200      	movs	r2, #0
 8006572:	2104      	movs	r1, #4
 8006574:	f7ff ff94 	bl	80064a0 <std>
 8006578:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800657c:	2201      	movs	r2, #1
 800657e:	2109      	movs	r1, #9
 8006580:	f7ff ff8e 	bl	80064a0 <std>
 8006584:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006588:	2202      	movs	r2, #2
 800658a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800658e:	2112      	movs	r1, #18
 8006590:	f7ff bf86 	b.w	80064a0 <std>
 8006594:	200004b0 	.word	0x200004b0
 8006598:	20000378 	.word	0x20000378
 800659c:	0800650d 	.word	0x0800650d

080065a0 <__sfp_lock_acquire>:
 80065a0:	4801      	ldr	r0, [pc, #4]	@ (80065a8 <__sfp_lock_acquire+0x8>)
 80065a2:	f000 b886 	b.w	80066b2 <__retarget_lock_acquire_recursive>
 80065a6:	bf00      	nop
 80065a8:	200004b5 	.word	0x200004b5

080065ac <__sfp_lock_release>:
 80065ac:	4801      	ldr	r0, [pc, #4]	@ (80065b4 <__sfp_lock_release+0x8>)
 80065ae:	f000 b881 	b.w	80066b4 <__retarget_lock_release_recursive>
 80065b2:	bf00      	nop
 80065b4:	200004b5 	.word	0x200004b5

080065b8 <__sinit>:
 80065b8:	b510      	push	{r4, lr}
 80065ba:	4604      	mov	r4, r0
 80065bc:	f7ff fff0 	bl	80065a0 <__sfp_lock_acquire>
 80065c0:	6a23      	ldr	r3, [r4, #32]
 80065c2:	b11b      	cbz	r3, 80065cc <__sinit+0x14>
 80065c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c8:	f7ff bff0 	b.w	80065ac <__sfp_lock_release>
 80065cc:	4b04      	ldr	r3, [pc, #16]	@ (80065e0 <__sinit+0x28>)
 80065ce:	6223      	str	r3, [r4, #32]
 80065d0:	4b04      	ldr	r3, [pc, #16]	@ (80065e4 <__sinit+0x2c>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1f5      	bne.n	80065c4 <__sinit+0xc>
 80065d8:	f7ff ffc4 	bl	8006564 <global_stdio_init.part.0>
 80065dc:	e7f2      	b.n	80065c4 <__sinit+0xc>
 80065de:	bf00      	nop
 80065e0:	08006525 	.word	0x08006525
 80065e4:	200004b0 	.word	0x200004b0

080065e8 <_fwalk_sglue>:
 80065e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065ec:	4607      	mov	r7, r0
 80065ee:	4688      	mov	r8, r1
 80065f0:	4614      	mov	r4, r2
 80065f2:	2600      	movs	r6, #0
 80065f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065f8:	f1b9 0901 	subs.w	r9, r9, #1
 80065fc:	d505      	bpl.n	800660a <_fwalk_sglue+0x22>
 80065fe:	6824      	ldr	r4, [r4, #0]
 8006600:	2c00      	cmp	r4, #0
 8006602:	d1f7      	bne.n	80065f4 <_fwalk_sglue+0xc>
 8006604:	4630      	mov	r0, r6
 8006606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800660a:	89ab      	ldrh	r3, [r5, #12]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d907      	bls.n	8006620 <_fwalk_sglue+0x38>
 8006610:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006614:	3301      	adds	r3, #1
 8006616:	d003      	beq.n	8006620 <_fwalk_sglue+0x38>
 8006618:	4629      	mov	r1, r5
 800661a:	4638      	mov	r0, r7
 800661c:	47c0      	blx	r8
 800661e:	4306      	orrs	r6, r0
 8006620:	3568      	adds	r5, #104	@ 0x68
 8006622:	e7e9      	b.n	80065f8 <_fwalk_sglue+0x10>

08006624 <memset>:
 8006624:	4402      	add	r2, r0
 8006626:	4603      	mov	r3, r0
 8006628:	4293      	cmp	r3, r2
 800662a:	d100      	bne.n	800662e <memset+0xa>
 800662c:	4770      	bx	lr
 800662e:	f803 1b01 	strb.w	r1, [r3], #1
 8006632:	e7f9      	b.n	8006628 <memset+0x4>

08006634 <_localeconv_r>:
 8006634:	4800      	ldr	r0, [pc, #0]	@ (8006638 <_localeconv_r+0x4>)
 8006636:	4770      	bx	lr
 8006638:	20000158 	.word	0x20000158

0800663c <_sbrk_r>:
 800663c:	b538      	push	{r3, r4, r5, lr}
 800663e:	4d06      	ldr	r5, [pc, #24]	@ (8006658 <_sbrk_r+0x1c>)
 8006640:	2300      	movs	r3, #0
 8006642:	4604      	mov	r4, r0
 8006644:	4608      	mov	r0, r1
 8006646:	602b      	str	r3, [r5, #0]
 8006648:	f7fb ff56 	bl	80024f8 <_sbrk>
 800664c:	1c43      	adds	r3, r0, #1
 800664e:	d102      	bne.n	8006656 <_sbrk_r+0x1a>
 8006650:	682b      	ldr	r3, [r5, #0]
 8006652:	b103      	cbz	r3, 8006656 <_sbrk_r+0x1a>
 8006654:	6023      	str	r3, [r4, #0]
 8006656:	bd38      	pop	{r3, r4, r5, pc}
 8006658:	200004b8 	.word	0x200004b8

0800665c <__errno>:
 800665c:	4b01      	ldr	r3, [pc, #4]	@ (8006664 <__errno+0x8>)
 800665e:	6818      	ldr	r0, [r3, #0]
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	20000018 	.word	0x20000018

08006668 <__libc_init_array>:
 8006668:	b570      	push	{r4, r5, r6, lr}
 800666a:	4d0d      	ldr	r5, [pc, #52]	@ (80066a0 <__libc_init_array+0x38>)
 800666c:	4c0d      	ldr	r4, [pc, #52]	@ (80066a4 <__libc_init_array+0x3c>)
 800666e:	1b64      	subs	r4, r4, r5
 8006670:	10a4      	asrs	r4, r4, #2
 8006672:	2600      	movs	r6, #0
 8006674:	42a6      	cmp	r6, r4
 8006676:	d109      	bne.n	800668c <__libc_init_array+0x24>
 8006678:	4d0b      	ldr	r5, [pc, #44]	@ (80066a8 <__libc_init_array+0x40>)
 800667a:	4c0c      	ldr	r4, [pc, #48]	@ (80066ac <__libc_init_array+0x44>)
 800667c:	f002 f814 	bl	80086a8 <_init>
 8006680:	1b64      	subs	r4, r4, r5
 8006682:	10a4      	asrs	r4, r4, #2
 8006684:	2600      	movs	r6, #0
 8006686:	42a6      	cmp	r6, r4
 8006688:	d105      	bne.n	8006696 <__libc_init_array+0x2e>
 800668a:	bd70      	pop	{r4, r5, r6, pc}
 800668c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006690:	4798      	blx	r3
 8006692:	3601      	adds	r6, #1
 8006694:	e7ee      	b.n	8006674 <__libc_init_array+0xc>
 8006696:	f855 3b04 	ldr.w	r3, [r5], #4
 800669a:	4798      	blx	r3
 800669c:	3601      	adds	r6, #1
 800669e:	e7f2      	b.n	8006686 <__libc_init_array+0x1e>
 80066a0:	08008bc8 	.word	0x08008bc8
 80066a4:	08008bc8 	.word	0x08008bc8
 80066a8:	08008bc8 	.word	0x08008bc8
 80066ac:	08008bcc 	.word	0x08008bcc

080066b0 <__retarget_lock_init_recursive>:
 80066b0:	4770      	bx	lr

080066b2 <__retarget_lock_acquire_recursive>:
 80066b2:	4770      	bx	lr

080066b4 <__retarget_lock_release_recursive>:
 80066b4:	4770      	bx	lr

080066b6 <quorem>:
 80066b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ba:	6903      	ldr	r3, [r0, #16]
 80066bc:	690c      	ldr	r4, [r1, #16]
 80066be:	42a3      	cmp	r3, r4
 80066c0:	4607      	mov	r7, r0
 80066c2:	db7e      	blt.n	80067c2 <quorem+0x10c>
 80066c4:	3c01      	subs	r4, #1
 80066c6:	f101 0814 	add.w	r8, r1, #20
 80066ca:	00a3      	lsls	r3, r4, #2
 80066cc:	f100 0514 	add.w	r5, r0, #20
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066d6:	9301      	str	r3, [sp, #4]
 80066d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80066dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066e0:	3301      	adds	r3, #1
 80066e2:	429a      	cmp	r2, r3
 80066e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80066e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80066ec:	d32e      	bcc.n	800674c <quorem+0x96>
 80066ee:	f04f 0a00 	mov.w	sl, #0
 80066f2:	46c4      	mov	ip, r8
 80066f4:	46ae      	mov	lr, r5
 80066f6:	46d3      	mov	fp, sl
 80066f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80066fc:	b298      	uxth	r0, r3
 80066fe:	fb06 a000 	mla	r0, r6, r0, sl
 8006702:	0c02      	lsrs	r2, r0, #16
 8006704:	0c1b      	lsrs	r3, r3, #16
 8006706:	fb06 2303 	mla	r3, r6, r3, r2
 800670a:	f8de 2000 	ldr.w	r2, [lr]
 800670e:	b280      	uxth	r0, r0
 8006710:	b292      	uxth	r2, r2
 8006712:	1a12      	subs	r2, r2, r0
 8006714:	445a      	add	r2, fp
 8006716:	f8de 0000 	ldr.w	r0, [lr]
 800671a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800671e:	b29b      	uxth	r3, r3
 8006720:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006724:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006728:	b292      	uxth	r2, r2
 800672a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800672e:	45e1      	cmp	r9, ip
 8006730:	f84e 2b04 	str.w	r2, [lr], #4
 8006734:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006738:	d2de      	bcs.n	80066f8 <quorem+0x42>
 800673a:	9b00      	ldr	r3, [sp, #0]
 800673c:	58eb      	ldr	r3, [r5, r3]
 800673e:	b92b      	cbnz	r3, 800674c <quorem+0x96>
 8006740:	9b01      	ldr	r3, [sp, #4]
 8006742:	3b04      	subs	r3, #4
 8006744:	429d      	cmp	r5, r3
 8006746:	461a      	mov	r2, r3
 8006748:	d32f      	bcc.n	80067aa <quorem+0xf4>
 800674a:	613c      	str	r4, [r7, #16]
 800674c:	4638      	mov	r0, r7
 800674e:	f001 fac7 	bl	8007ce0 <__mcmp>
 8006752:	2800      	cmp	r0, #0
 8006754:	db25      	blt.n	80067a2 <quorem+0xec>
 8006756:	4629      	mov	r1, r5
 8006758:	2000      	movs	r0, #0
 800675a:	f858 2b04 	ldr.w	r2, [r8], #4
 800675e:	f8d1 c000 	ldr.w	ip, [r1]
 8006762:	fa1f fe82 	uxth.w	lr, r2
 8006766:	fa1f f38c 	uxth.w	r3, ip
 800676a:	eba3 030e 	sub.w	r3, r3, lr
 800676e:	4403      	add	r3, r0
 8006770:	0c12      	lsrs	r2, r2, #16
 8006772:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006776:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800677a:	b29b      	uxth	r3, r3
 800677c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006780:	45c1      	cmp	r9, r8
 8006782:	f841 3b04 	str.w	r3, [r1], #4
 8006786:	ea4f 4022 	mov.w	r0, r2, asr #16
 800678a:	d2e6      	bcs.n	800675a <quorem+0xa4>
 800678c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006790:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006794:	b922      	cbnz	r2, 80067a0 <quorem+0xea>
 8006796:	3b04      	subs	r3, #4
 8006798:	429d      	cmp	r5, r3
 800679a:	461a      	mov	r2, r3
 800679c:	d30b      	bcc.n	80067b6 <quorem+0x100>
 800679e:	613c      	str	r4, [r7, #16]
 80067a0:	3601      	adds	r6, #1
 80067a2:	4630      	mov	r0, r6
 80067a4:	b003      	add	sp, #12
 80067a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067aa:	6812      	ldr	r2, [r2, #0]
 80067ac:	3b04      	subs	r3, #4
 80067ae:	2a00      	cmp	r2, #0
 80067b0:	d1cb      	bne.n	800674a <quorem+0x94>
 80067b2:	3c01      	subs	r4, #1
 80067b4:	e7c6      	b.n	8006744 <quorem+0x8e>
 80067b6:	6812      	ldr	r2, [r2, #0]
 80067b8:	3b04      	subs	r3, #4
 80067ba:	2a00      	cmp	r2, #0
 80067bc:	d1ef      	bne.n	800679e <quorem+0xe8>
 80067be:	3c01      	subs	r4, #1
 80067c0:	e7ea      	b.n	8006798 <quorem+0xe2>
 80067c2:	2000      	movs	r0, #0
 80067c4:	e7ee      	b.n	80067a4 <quorem+0xee>
	...

080067c8 <_dtoa_r>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	69c7      	ldr	r7, [r0, #28]
 80067ce:	b099      	sub	sp, #100	@ 0x64
 80067d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80067d4:	ec55 4b10 	vmov	r4, r5, d0
 80067d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80067da:	9109      	str	r1, [sp, #36]	@ 0x24
 80067dc:	4683      	mov	fp, r0
 80067de:	920e      	str	r2, [sp, #56]	@ 0x38
 80067e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80067e2:	b97f      	cbnz	r7, 8006804 <_dtoa_r+0x3c>
 80067e4:	2010      	movs	r0, #16
 80067e6:	f7ff fbf7 	bl	8005fd8 <malloc>
 80067ea:	4602      	mov	r2, r0
 80067ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80067f0:	b920      	cbnz	r0, 80067fc <_dtoa_r+0x34>
 80067f2:	4ba7      	ldr	r3, [pc, #668]	@ (8006a90 <_dtoa_r+0x2c8>)
 80067f4:	21ef      	movs	r1, #239	@ 0xef
 80067f6:	48a7      	ldr	r0, [pc, #668]	@ (8006a94 <_dtoa_r+0x2cc>)
 80067f8:	f001 fc5a 	bl	80080b0 <__assert_func>
 80067fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006800:	6007      	str	r7, [r0, #0]
 8006802:	60c7      	str	r7, [r0, #12]
 8006804:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006808:	6819      	ldr	r1, [r3, #0]
 800680a:	b159      	cbz	r1, 8006824 <_dtoa_r+0x5c>
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	604a      	str	r2, [r1, #4]
 8006810:	2301      	movs	r3, #1
 8006812:	4093      	lsls	r3, r2
 8006814:	608b      	str	r3, [r1, #8]
 8006816:	4658      	mov	r0, fp
 8006818:	f001 f828 	bl	800786c <_Bfree>
 800681c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006820:	2200      	movs	r2, #0
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	1e2b      	subs	r3, r5, #0
 8006826:	bfb9      	ittee	lt
 8006828:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800682c:	9303      	strlt	r3, [sp, #12]
 800682e:	2300      	movge	r3, #0
 8006830:	6033      	strge	r3, [r6, #0]
 8006832:	9f03      	ldr	r7, [sp, #12]
 8006834:	4b98      	ldr	r3, [pc, #608]	@ (8006a98 <_dtoa_r+0x2d0>)
 8006836:	bfbc      	itt	lt
 8006838:	2201      	movlt	r2, #1
 800683a:	6032      	strlt	r2, [r6, #0]
 800683c:	43bb      	bics	r3, r7
 800683e:	d112      	bne.n	8006866 <_dtoa_r+0x9e>
 8006840:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006842:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006846:	6013      	str	r3, [r2, #0]
 8006848:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800684c:	4323      	orrs	r3, r4
 800684e:	f000 854d 	beq.w	80072ec <_dtoa_r+0xb24>
 8006852:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006854:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006aac <_dtoa_r+0x2e4>
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 854f 	beq.w	80072fc <_dtoa_r+0xb34>
 800685e:	f10a 0303 	add.w	r3, sl, #3
 8006862:	f000 bd49 	b.w	80072f8 <_dtoa_r+0xb30>
 8006866:	ed9d 7b02 	vldr	d7, [sp, #8]
 800686a:	2200      	movs	r2, #0
 800686c:	ec51 0b17 	vmov	r0, r1, d7
 8006870:	2300      	movs	r3, #0
 8006872:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006876:	f7fa f947 	bl	8000b08 <__aeabi_dcmpeq>
 800687a:	4680      	mov	r8, r0
 800687c:	b158      	cbz	r0, 8006896 <_dtoa_r+0xce>
 800687e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006880:	2301      	movs	r3, #1
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006886:	b113      	cbz	r3, 800688e <_dtoa_r+0xc6>
 8006888:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800688a:	4b84      	ldr	r3, [pc, #528]	@ (8006a9c <_dtoa_r+0x2d4>)
 800688c:	6013      	str	r3, [r2, #0]
 800688e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006ab0 <_dtoa_r+0x2e8>
 8006892:	f000 bd33 	b.w	80072fc <_dtoa_r+0xb34>
 8006896:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800689a:	aa16      	add	r2, sp, #88	@ 0x58
 800689c:	a917      	add	r1, sp, #92	@ 0x5c
 800689e:	4658      	mov	r0, fp
 80068a0:	f001 face 	bl	8007e40 <__d2b>
 80068a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80068a8:	4681      	mov	r9, r0
 80068aa:	2e00      	cmp	r6, #0
 80068ac:	d077      	beq.n	800699e <_dtoa_r+0x1d6>
 80068ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80068b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80068bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80068c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80068c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80068c8:	4619      	mov	r1, r3
 80068ca:	2200      	movs	r2, #0
 80068cc:	4b74      	ldr	r3, [pc, #464]	@ (8006aa0 <_dtoa_r+0x2d8>)
 80068ce:	f7f9 fcfb 	bl	80002c8 <__aeabi_dsub>
 80068d2:	a369      	add	r3, pc, #420	@ (adr r3, 8006a78 <_dtoa_r+0x2b0>)
 80068d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d8:	f7f9 feae 	bl	8000638 <__aeabi_dmul>
 80068dc:	a368      	add	r3, pc, #416	@ (adr r3, 8006a80 <_dtoa_r+0x2b8>)
 80068de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e2:	f7f9 fcf3 	bl	80002cc <__adddf3>
 80068e6:	4604      	mov	r4, r0
 80068e8:	4630      	mov	r0, r6
 80068ea:	460d      	mov	r5, r1
 80068ec:	f7f9 fe3a 	bl	8000564 <__aeabi_i2d>
 80068f0:	a365      	add	r3, pc, #404	@ (adr r3, 8006a88 <_dtoa_r+0x2c0>)
 80068f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f6:	f7f9 fe9f 	bl	8000638 <__aeabi_dmul>
 80068fa:	4602      	mov	r2, r0
 80068fc:	460b      	mov	r3, r1
 80068fe:	4620      	mov	r0, r4
 8006900:	4629      	mov	r1, r5
 8006902:	f7f9 fce3 	bl	80002cc <__adddf3>
 8006906:	4604      	mov	r4, r0
 8006908:	460d      	mov	r5, r1
 800690a:	f7fa f945 	bl	8000b98 <__aeabi_d2iz>
 800690e:	2200      	movs	r2, #0
 8006910:	4607      	mov	r7, r0
 8006912:	2300      	movs	r3, #0
 8006914:	4620      	mov	r0, r4
 8006916:	4629      	mov	r1, r5
 8006918:	f7fa f900 	bl	8000b1c <__aeabi_dcmplt>
 800691c:	b140      	cbz	r0, 8006930 <_dtoa_r+0x168>
 800691e:	4638      	mov	r0, r7
 8006920:	f7f9 fe20 	bl	8000564 <__aeabi_i2d>
 8006924:	4622      	mov	r2, r4
 8006926:	462b      	mov	r3, r5
 8006928:	f7fa f8ee 	bl	8000b08 <__aeabi_dcmpeq>
 800692c:	b900      	cbnz	r0, 8006930 <_dtoa_r+0x168>
 800692e:	3f01      	subs	r7, #1
 8006930:	2f16      	cmp	r7, #22
 8006932:	d851      	bhi.n	80069d8 <_dtoa_r+0x210>
 8006934:	4b5b      	ldr	r3, [pc, #364]	@ (8006aa4 <_dtoa_r+0x2dc>)
 8006936:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800693a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006942:	f7fa f8eb 	bl	8000b1c <__aeabi_dcmplt>
 8006946:	2800      	cmp	r0, #0
 8006948:	d048      	beq.n	80069dc <_dtoa_r+0x214>
 800694a:	3f01      	subs	r7, #1
 800694c:	2300      	movs	r3, #0
 800694e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006950:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006952:	1b9b      	subs	r3, r3, r6
 8006954:	1e5a      	subs	r2, r3, #1
 8006956:	bf44      	itt	mi
 8006958:	f1c3 0801 	rsbmi	r8, r3, #1
 800695c:	2300      	movmi	r3, #0
 800695e:	9208      	str	r2, [sp, #32]
 8006960:	bf54      	ite	pl
 8006962:	f04f 0800 	movpl.w	r8, #0
 8006966:	9308      	strmi	r3, [sp, #32]
 8006968:	2f00      	cmp	r7, #0
 800696a:	db39      	blt.n	80069e0 <_dtoa_r+0x218>
 800696c:	9b08      	ldr	r3, [sp, #32]
 800696e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006970:	443b      	add	r3, r7
 8006972:	9308      	str	r3, [sp, #32]
 8006974:	2300      	movs	r3, #0
 8006976:	930a      	str	r3, [sp, #40]	@ 0x28
 8006978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800697a:	2b09      	cmp	r3, #9
 800697c:	d864      	bhi.n	8006a48 <_dtoa_r+0x280>
 800697e:	2b05      	cmp	r3, #5
 8006980:	bfc4      	itt	gt
 8006982:	3b04      	subgt	r3, #4
 8006984:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006988:	f1a3 0302 	sub.w	r3, r3, #2
 800698c:	bfcc      	ite	gt
 800698e:	2400      	movgt	r4, #0
 8006990:	2401      	movle	r4, #1
 8006992:	2b03      	cmp	r3, #3
 8006994:	d863      	bhi.n	8006a5e <_dtoa_r+0x296>
 8006996:	e8df f003 	tbb	[pc, r3]
 800699a:	372a      	.short	0x372a
 800699c:	5535      	.short	0x5535
 800699e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80069a2:	441e      	add	r6, r3
 80069a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80069a8:	2b20      	cmp	r3, #32
 80069aa:	bfc1      	itttt	gt
 80069ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80069b0:	409f      	lslgt	r7, r3
 80069b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80069b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80069ba:	bfd6      	itet	le
 80069bc:	f1c3 0320 	rsble	r3, r3, #32
 80069c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80069c4:	fa04 f003 	lslle.w	r0, r4, r3
 80069c8:	f7f9 fdbc 	bl	8000544 <__aeabi_ui2d>
 80069cc:	2201      	movs	r2, #1
 80069ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80069d2:	3e01      	subs	r6, #1
 80069d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80069d6:	e777      	b.n	80068c8 <_dtoa_r+0x100>
 80069d8:	2301      	movs	r3, #1
 80069da:	e7b8      	b.n	800694e <_dtoa_r+0x186>
 80069dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80069de:	e7b7      	b.n	8006950 <_dtoa_r+0x188>
 80069e0:	427b      	negs	r3, r7
 80069e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80069e4:	2300      	movs	r3, #0
 80069e6:	eba8 0807 	sub.w	r8, r8, r7
 80069ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80069ec:	e7c4      	b.n	8006978 <_dtoa_r+0x1b0>
 80069ee:	2300      	movs	r3, #0
 80069f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	dc35      	bgt.n	8006a64 <_dtoa_r+0x29c>
 80069f8:	2301      	movs	r3, #1
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	9307      	str	r3, [sp, #28]
 80069fe:	461a      	mov	r2, r3
 8006a00:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a02:	e00b      	b.n	8006a1c <_dtoa_r+0x254>
 8006a04:	2301      	movs	r3, #1
 8006a06:	e7f3      	b.n	80069f0 <_dtoa_r+0x228>
 8006a08:	2300      	movs	r3, #0
 8006a0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a0e:	18fb      	adds	r3, r7, r3
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	3301      	adds	r3, #1
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	9307      	str	r3, [sp, #28]
 8006a18:	bfb8      	it	lt
 8006a1a:	2301      	movlt	r3, #1
 8006a1c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006a20:	2100      	movs	r1, #0
 8006a22:	2204      	movs	r2, #4
 8006a24:	f102 0514 	add.w	r5, r2, #20
 8006a28:	429d      	cmp	r5, r3
 8006a2a:	d91f      	bls.n	8006a6c <_dtoa_r+0x2a4>
 8006a2c:	6041      	str	r1, [r0, #4]
 8006a2e:	4658      	mov	r0, fp
 8006a30:	f000 fedc 	bl	80077ec <_Balloc>
 8006a34:	4682      	mov	sl, r0
 8006a36:	2800      	cmp	r0, #0
 8006a38:	d13c      	bne.n	8006ab4 <_dtoa_r+0x2ec>
 8006a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8006aa8 <_dtoa_r+0x2e0>)
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a42:	e6d8      	b.n	80067f6 <_dtoa_r+0x2e>
 8006a44:	2301      	movs	r3, #1
 8006a46:	e7e0      	b.n	8006a0a <_dtoa_r+0x242>
 8006a48:	2401      	movs	r4, #1
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006a50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a54:	9300      	str	r3, [sp, #0]
 8006a56:	9307      	str	r3, [sp, #28]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	2312      	movs	r3, #18
 8006a5c:	e7d0      	b.n	8006a00 <_dtoa_r+0x238>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a62:	e7f5      	b.n	8006a50 <_dtoa_r+0x288>
 8006a64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a66:	9300      	str	r3, [sp, #0]
 8006a68:	9307      	str	r3, [sp, #28]
 8006a6a:	e7d7      	b.n	8006a1c <_dtoa_r+0x254>
 8006a6c:	3101      	adds	r1, #1
 8006a6e:	0052      	lsls	r2, r2, #1
 8006a70:	e7d8      	b.n	8006a24 <_dtoa_r+0x25c>
 8006a72:	bf00      	nop
 8006a74:	f3af 8000 	nop.w
 8006a78:	636f4361 	.word	0x636f4361
 8006a7c:	3fd287a7 	.word	0x3fd287a7
 8006a80:	8b60c8b3 	.word	0x8b60c8b3
 8006a84:	3fc68a28 	.word	0x3fc68a28
 8006a88:	509f79fb 	.word	0x509f79fb
 8006a8c:	3fd34413 	.word	0x3fd34413
 8006a90:	08008891 	.word	0x08008891
 8006a94:	080088a8 	.word	0x080088a8
 8006a98:	7ff00000 	.word	0x7ff00000
 8006a9c:	08008861 	.word	0x08008861
 8006aa0:	3ff80000 	.word	0x3ff80000
 8006aa4:	080089b0 	.word	0x080089b0
 8006aa8:	08008900 	.word	0x08008900
 8006aac:	0800888d 	.word	0x0800888d
 8006ab0:	08008860 	.word	0x08008860
 8006ab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ab8:	6018      	str	r0, [r3, #0]
 8006aba:	9b07      	ldr	r3, [sp, #28]
 8006abc:	2b0e      	cmp	r3, #14
 8006abe:	f200 80a4 	bhi.w	8006c0a <_dtoa_r+0x442>
 8006ac2:	2c00      	cmp	r4, #0
 8006ac4:	f000 80a1 	beq.w	8006c0a <_dtoa_r+0x442>
 8006ac8:	2f00      	cmp	r7, #0
 8006aca:	dd33      	ble.n	8006b34 <_dtoa_r+0x36c>
 8006acc:	4bad      	ldr	r3, [pc, #692]	@ (8006d84 <_dtoa_r+0x5bc>)
 8006ace:	f007 020f 	and.w	r2, r7, #15
 8006ad2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ad6:	ed93 7b00 	vldr	d7, [r3]
 8006ada:	05f8      	lsls	r0, r7, #23
 8006adc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006ae0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006ae4:	d516      	bpl.n	8006b14 <_dtoa_r+0x34c>
 8006ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8006d88 <_dtoa_r+0x5c0>)
 8006ae8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006aec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006af0:	f7f9 fecc 	bl	800088c <__aeabi_ddiv>
 8006af4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006af8:	f004 040f 	and.w	r4, r4, #15
 8006afc:	2603      	movs	r6, #3
 8006afe:	4da2      	ldr	r5, [pc, #648]	@ (8006d88 <_dtoa_r+0x5c0>)
 8006b00:	b954      	cbnz	r4, 8006b18 <_dtoa_r+0x350>
 8006b02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b0a:	f7f9 febf 	bl	800088c <__aeabi_ddiv>
 8006b0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b12:	e028      	b.n	8006b66 <_dtoa_r+0x39e>
 8006b14:	2602      	movs	r6, #2
 8006b16:	e7f2      	b.n	8006afe <_dtoa_r+0x336>
 8006b18:	07e1      	lsls	r1, r4, #31
 8006b1a:	d508      	bpl.n	8006b2e <_dtoa_r+0x366>
 8006b1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b24:	f7f9 fd88 	bl	8000638 <__aeabi_dmul>
 8006b28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b2c:	3601      	adds	r6, #1
 8006b2e:	1064      	asrs	r4, r4, #1
 8006b30:	3508      	adds	r5, #8
 8006b32:	e7e5      	b.n	8006b00 <_dtoa_r+0x338>
 8006b34:	f000 80d2 	beq.w	8006cdc <_dtoa_r+0x514>
 8006b38:	427c      	negs	r4, r7
 8006b3a:	4b92      	ldr	r3, [pc, #584]	@ (8006d84 <_dtoa_r+0x5bc>)
 8006b3c:	4d92      	ldr	r5, [pc, #584]	@ (8006d88 <_dtoa_r+0x5c0>)
 8006b3e:	f004 020f 	and.w	r2, r4, #15
 8006b42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b4e:	f7f9 fd73 	bl	8000638 <__aeabi_dmul>
 8006b52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b56:	1124      	asrs	r4, r4, #4
 8006b58:	2300      	movs	r3, #0
 8006b5a:	2602      	movs	r6, #2
 8006b5c:	2c00      	cmp	r4, #0
 8006b5e:	f040 80b2 	bne.w	8006cc6 <_dtoa_r+0x4fe>
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1d3      	bne.n	8006b0e <_dtoa_r+0x346>
 8006b66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006b68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	f000 80b7 	beq.w	8006ce0 <_dtoa_r+0x518>
 8006b72:	4b86      	ldr	r3, [pc, #536]	@ (8006d8c <_dtoa_r+0x5c4>)
 8006b74:	2200      	movs	r2, #0
 8006b76:	4620      	mov	r0, r4
 8006b78:	4629      	mov	r1, r5
 8006b7a:	f7f9 ffcf 	bl	8000b1c <__aeabi_dcmplt>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	f000 80ae 	beq.w	8006ce0 <_dtoa_r+0x518>
 8006b84:	9b07      	ldr	r3, [sp, #28]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	f000 80aa 	beq.w	8006ce0 <_dtoa_r+0x518>
 8006b8c:	9b00      	ldr	r3, [sp, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	dd37      	ble.n	8006c02 <_dtoa_r+0x43a>
 8006b92:	1e7b      	subs	r3, r7, #1
 8006b94:	9304      	str	r3, [sp, #16]
 8006b96:	4620      	mov	r0, r4
 8006b98:	4b7d      	ldr	r3, [pc, #500]	@ (8006d90 <_dtoa_r+0x5c8>)
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	4629      	mov	r1, r5
 8006b9e:	f7f9 fd4b 	bl	8000638 <__aeabi_dmul>
 8006ba2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ba6:	9c00      	ldr	r4, [sp, #0]
 8006ba8:	3601      	adds	r6, #1
 8006baa:	4630      	mov	r0, r6
 8006bac:	f7f9 fcda 	bl	8000564 <__aeabi_i2d>
 8006bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006bb4:	f7f9 fd40 	bl	8000638 <__aeabi_dmul>
 8006bb8:	4b76      	ldr	r3, [pc, #472]	@ (8006d94 <_dtoa_r+0x5cc>)
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f7f9 fb86 	bl	80002cc <__adddf3>
 8006bc0:	4605      	mov	r5, r0
 8006bc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006bc6:	2c00      	cmp	r4, #0
 8006bc8:	f040 808d 	bne.w	8006ce6 <_dtoa_r+0x51e>
 8006bcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bd0:	4b71      	ldr	r3, [pc, #452]	@ (8006d98 <_dtoa_r+0x5d0>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f7f9 fb78 	bl	80002c8 <__aeabi_dsub>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	460b      	mov	r3, r1
 8006bdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006be0:	462a      	mov	r2, r5
 8006be2:	4633      	mov	r3, r6
 8006be4:	f7f9 ffb8 	bl	8000b58 <__aeabi_dcmpgt>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	f040 828b 	bne.w	8007104 <_dtoa_r+0x93c>
 8006bee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bf2:	462a      	mov	r2, r5
 8006bf4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006bf8:	f7f9 ff90 	bl	8000b1c <__aeabi_dcmplt>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	f040 8128 	bne.w	8006e52 <_dtoa_r+0x68a>
 8006c02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006c06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006c0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f2c0 815a 	blt.w	8006ec6 <_dtoa_r+0x6fe>
 8006c12:	2f0e      	cmp	r7, #14
 8006c14:	f300 8157 	bgt.w	8006ec6 <_dtoa_r+0x6fe>
 8006c18:	4b5a      	ldr	r3, [pc, #360]	@ (8006d84 <_dtoa_r+0x5bc>)
 8006c1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c1e:	ed93 7b00 	vldr	d7, [r3]
 8006c22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	ed8d 7b00 	vstr	d7, [sp]
 8006c2a:	da03      	bge.n	8006c34 <_dtoa_r+0x46c>
 8006c2c:	9b07      	ldr	r3, [sp, #28]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f340 8101 	ble.w	8006e36 <_dtoa_r+0x66e>
 8006c34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006c38:	4656      	mov	r6, sl
 8006c3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c3e:	4620      	mov	r0, r4
 8006c40:	4629      	mov	r1, r5
 8006c42:	f7f9 fe23 	bl	800088c <__aeabi_ddiv>
 8006c46:	f7f9 ffa7 	bl	8000b98 <__aeabi_d2iz>
 8006c4a:	4680      	mov	r8, r0
 8006c4c:	f7f9 fc8a 	bl	8000564 <__aeabi_i2d>
 8006c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c54:	f7f9 fcf0 	bl	8000638 <__aeabi_dmul>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	4620      	mov	r0, r4
 8006c5e:	4629      	mov	r1, r5
 8006c60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006c64:	f7f9 fb30 	bl	80002c8 <__aeabi_dsub>
 8006c68:	f806 4b01 	strb.w	r4, [r6], #1
 8006c6c:	9d07      	ldr	r5, [sp, #28]
 8006c6e:	eba6 040a 	sub.w	r4, r6, sl
 8006c72:	42a5      	cmp	r5, r4
 8006c74:	4602      	mov	r2, r0
 8006c76:	460b      	mov	r3, r1
 8006c78:	f040 8117 	bne.w	8006eaa <_dtoa_r+0x6e2>
 8006c7c:	f7f9 fb26 	bl	80002cc <__adddf3>
 8006c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c84:	4604      	mov	r4, r0
 8006c86:	460d      	mov	r5, r1
 8006c88:	f7f9 ff66 	bl	8000b58 <__aeabi_dcmpgt>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	f040 80f9 	bne.w	8006e84 <_dtoa_r+0x6bc>
 8006c92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c96:	4620      	mov	r0, r4
 8006c98:	4629      	mov	r1, r5
 8006c9a:	f7f9 ff35 	bl	8000b08 <__aeabi_dcmpeq>
 8006c9e:	b118      	cbz	r0, 8006ca8 <_dtoa_r+0x4e0>
 8006ca0:	f018 0f01 	tst.w	r8, #1
 8006ca4:	f040 80ee 	bne.w	8006e84 <_dtoa_r+0x6bc>
 8006ca8:	4649      	mov	r1, r9
 8006caa:	4658      	mov	r0, fp
 8006cac:	f000 fdde 	bl	800786c <_Bfree>
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	7033      	strb	r3, [r6, #0]
 8006cb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006cb6:	3701      	adds	r7, #1
 8006cb8:	601f      	str	r7, [r3, #0]
 8006cba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f000 831d 	beq.w	80072fc <_dtoa_r+0xb34>
 8006cc2:	601e      	str	r6, [r3, #0]
 8006cc4:	e31a      	b.n	80072fc <_dtoa_r+0xb34>
 8006cc6:	07e2      	lsls	r2, r4, #31
 8006cc8:	d505      	bpl.n	8006cd6 <_dtoa_r+0x50e>
 8006cca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cce:	f7f9 fcb3 	bl	8000638 <__aeabi_dmul>
 8006cd2:	3601      	adds	r6, #1
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	1064      	asrs	r4, r4, #1
 8006cd8:	3508      	adds	r5, #8
 8006cda:	e73f      	b.n	8006b5c <_dtoa_r+0x394>
 8006cdc:	2602      	movs	r6, #2
 8006cde:	e742      	b.n	8006b66 <_dtoa_r+0x39e>
 8006ce0:	9c07      	ldr	r4, [sp, #28]
 8006ce2:	9704      	str	r7, [sp, #16]
 8006ce4:	e761      	b.n	8006baa <_dtoa_r+0x3e2>
 8006ce6:	4b27      	ldr	r3, [pc, #156]	@ (8006d84 <_dtoa_r+0x5bc>)
 8006ce8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006cea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006cee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006cf2:	4454      	add	r4, sl
 8006cf4:	2900      	cmp	r1, #0
 8006cf6:	d053      	beq.n	8006da0 <_dtoa_r+0x5d8>
 8006cf8:	4928      	ldr	r1, [pc, #160]	@ (8006d9c <_dtoa_r+0x5d4>)
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	f7f9 fdc6 	bl	800088c <__aeabi_ddiv>
 8006d00:	4633      	mov	r3, r6
 8006d02:	462a      	mov	r2, r5
 8006d04:	f7f9 fae0 	bl	80002c8 <__aeabi_dsub>
 8006d08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d0c:	4656      	mov	r6, sl
 8006d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d12:	f7f9 ff41 	bl	8000b98 <__aeabi_d2iz>
 8006d16:	4605      	mov	r5, r0
 8006d18:	f7f9 fc24 	bl	8000564 <__aeabi_i2d>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	460b      	mov	r3, r1
 8006d20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d24:	f7f9 fad0 	bl	80002c8 <__aeabi_dsub>
 8006d28:	3530      	adds	r5, #48	@ 0x30
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d32:	f806 5b01 	strb.w	r5, [r6], #1
 8006d36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d3a:	f7f9 feef 	bl	8000b1c <__aeabi_dcmplt>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d171      	bne.n	8006e26 <_dtoa_r+0x65e>
 8006d42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d46:	4911      	ldr	r1, [pc, #68]	@ (8006d8c <_dtoa_r+0x5c4>)
 8006d48:	2000      	movs	r0, #0
 8006d4a:	f7f9 fabd 	bl	80002c8 <__aeabi_dsub>
 8006d4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d52:	f7f9 fee3 	bl	8000b1c <__aeabi_dcmplt>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	f040 8095 	bne.w	8006e86 <_dtoa_r+0x6be>
 8006d5c:	42a6      	cmp	r6, r4
 8006d5e:	f43f af50 	beq.w	8006c02 <_dtoa_r+0x43a>
 8006d62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d66:	4b0a      	ldr	r3, [pc, #40]	@ (8006d90 <_dtoa_r+0x5c8>)
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f7f9 fc65 	bl	8000638 <__aeabi_dmul>
 8006d6e:	4b08      	ldr	r3, [pc, #32]	@ (8006d90 <_dtoa_r+0x5c8>)
 8006d70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d74:	2200      	movs	r2, #0
 8006d76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d7a:	f7f9 fc5d 	bl	8000638 <__aeabi_dmul>
 8006d7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d82:	e7c4      	b.n	8006d0e <_dtoa_r+0x546>
 8006d84:	080089b0 	.word	0x080089b0
 8006d88:	08008988 	.word	0x08008988
 8006d8c:	3ff00000 	.word	0x3ff00000
 8006d90:	40240000 	.word	0x40240000
 8006d94:	401c0000 	.word	0x401c0000
 8006d98:	40140000 	.word	0x40140000
 8006d9c:	3fe00000 	.word	0x3fe00000
 8006da0:	4631      	mov	r1, r6
 8006da2:	4628      	mov	r0, r5
 8006da4:	f7f9 fc48 	bl	8000638 <__aeabi_dmul>
 8006da8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006dac:	9415      	str	r4, [sp, #84]	@ 0x54
 8006dae:	4656      	mov	r6, sl
 8006db0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006db4:	f7f9 fef0 	bl	8000b98 <__aeabi_d2iz>
 8006db8:	4605      	mov	r5, r0
 8006dba:	f7f9 fbd3 	bl	8000564 <__aeabi_i2d>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dc6:	f7f9 fa7f 	bl	80002c8 <__aeabi_dsub>
 8006dca:	3530      	adds	r5, #48	@ 0x30
 8006dcc:	f806 5b01 	strb.w	r5, [r6], #1
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	42a6      	cmp	r6, r4
 8006dd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006dda:	f04f 0200 	mov.w	r2, #0
 8006dde:	d124      	bne.n	8006e2a <_dtoa_r+0x662>
 8006de0:	4bac      	ldr	r3, [pc, #688]	@ (8007094 <_dtoa_r+0x8cc>)
 8006de2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006de6:	f7f9 fa71 	bl	80002cc <__adddf3>
 8006dea:	4602      	mov	r2, r0
 8006dec:	460b      	mov	r3, r1
 8006dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006df2:	f7f9 feb1 	bl	8000b58 <__aeabi_dcmpgt>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	d145      	bne.n	8006e86 <_dtoa_r+0x6be>
 8006dfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006dfe:	49a5      	ldr	r1, [pc, #660]	@ (8007094 <_dtoa_r+0x8cc>)
 8006e00:	2000      	movs	r0, #0
 8006e02:	f7f9 fa61 	bl	80002c8 <__aeabi_dsub>
 8006e06:	4602      	mov	r2, r0
 8006e08:	460b      	mov	r3, r1
 8006e0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e0e:	f7f9 fe85 	bl	8000b1c <__aeabi_dcmplt>
 8006e12:	2800      	cmp	r0, #0
 8006e14:	f43f aef5 	beq.w	8006c02 <_dtoa_r+0x43a>
 8006e18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006e1a:	1e73      	subs	r3, r6, #1
 8006e1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006e1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e22:	2b30      	cmp	r3, #48	@ 0x30
 8006e24:	d0f8      	beq.n	8006e18 <_dtoa_r+0x650>
 8006e26:	9f04      	ldr	r7, [sp, #16]
 8006e28:	e73e      	b.n	8006ca8 <_dtoa_r+0x4e0>
 8006e2a:	4b9b      	ldr	r3, [pc, #620]	@ (8007098 <_dtoa_r+0x8d0>)
 8006e2c:	f7f9 fc04 	bl	8000638 <__aeabi_dmul>
 8006e30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e34:	e7bc      	b.n	8006db0 <_dtoa_r+0x5e8>
 8006e36:	d10c      	bne.n	8006e52 <_dtoa_r+0x68a>
 8006e38:	4b98      	ldr	r3, [pc, #608]	@ (800709c <_dtoa_r+0x8d4>)
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e40:	f7f9 fbfa 	bl	8000638 <__aeabi_dmul>
 8006e44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e48:	f7f9 fe7c 	bl	8000b44 <__aeabi_dcmpge>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	f000 8157 	beq.w	8007100 <_dtoa_r+0x938>
 8006e52:	2400      	movs	r4, #0
 8006e54:	4625      	mov	r5, r4
 8006e56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e58:	43db      	mvns	r3, r3
 8006e5a:	9304      	str	r3, [sp, #16]
 8006e5c:	4656      	mov	r6, sl
 8006e5e:	2700      	movs	r7, #0
 8006e60:	4621      	mov	r1, r4
 8006e62:	4658      	mov	r0, fp
 8006e64:	f000 fd02 	bl	800786c <_Bfree>
 8006e68:	2d00      	cmp	r5, #0
 8006e6a:	d0dc      	beq.n	8006e26 <_dtoa_r+0x65e>
 8006e6c:	b12f      	cbz	r7, 8006e7a <_dtoa_r+0x6b2>
 8006e6e:	42af      	cmp	r7, r5
 8006e70:	d003      	beq.n	8006e7a <_dtoa_r+0x6b2>
 8006e72:	4639      	mov	r1, r7
 8006e74:	4658      	mov	r0, fp
 8006e76:	f000 fcf9 	bl	800786c <_Bfree>
 8006e7a:	4629      	mov	r1, r5
 8006e7c:	4658      	mov	r0, fp
 8006e7e:	f000 fcf5 	bl	800786c <_Bfree>
 8006e82:	e7d0      	b.n	8006e26 <_dtoa_r+0x65e>
 8006e84:	9704      	str	r7, [sp, #16]
 8006e86:	4633      	mov	r3, r6
 8006e88:	461e      	mov	r6, r3
 8006e8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e8e:	2a39      	cmp	r2, #57	@ 0x39
 8006e90:	d107      	bne.n	8006ea2 <_dtoa_r+0x6da>
 8006e92:	459a      	cmp	sl, r3
 8006e94:	d1f8      	bne.n	8006e88 <_dtoa_r+0x6c0>
 8006e96:	9a04      	ldr	r2, [sp, #16]
 8006e98:	3201      	adds	r2, #1
 8006e9a:	9204      	str	r2, [sp, #16]
 8006e9c:	2230      	movs	r2, #48	@ 0x30
 8006e9e:	f88a 2000 	strb.w	r2, [sl]
 8006ea2:	781a      	ldrb	r2, [r3, #0]
 8006ea4:	3201      	adds	r2, #1
 8006ea6:	701a      	strb	r2, [r3, #0]
 8006ea8:	e7bd      	b.n	8006e26 <_dtoa_r+0x65e>
 8006eaa:	4b7b      	ldr	r3, [pc, #492]	@ (8007098 <_dtoa_r+0x8d0>)
 8006eac:	2200      	movs	r2, #0
 8006eae:	f7f9 fbc3 	bl	8000638 <__aeabi_dmul>
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	4604      	mov	r4, r0
 8006eb8:	460d      	mov	r5, r1
 8006eba:	f7f9 fe25 	bl	8000b08 <__aeabi_dcmpeq>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	f43f aebb 	beq.w	8006c3a <_dtoa_r+0x472>
 8006ec4:	e6f0      	b.n	8006ca8 <_dtoa_r+0x4e0>
 8006ec6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006ec8:	2a00      	cmp	r2, #0
 8006eca:	f000 80db 	beq.w	8007084 <_dtoa_r+0x8bc>
 8006ece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ed0:	2a01      	cmp	r2, #1
 8006ed2:	f300 80bf 	bgt.w	8007054 <_dtoa_r+0x88c>
 8006ed6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006ed8:	2a00      	cmp	r2, #0
 8006eda:	f000 80b7 	beq.w	800704c <_dtoa_r+0x884>
 8006ede:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006ee2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006ee4:	4646      	mov	r6, r8
 8006ee6:	9a08      	ldr	r2, [sp, #32]
 8006ee8:	2101      	movs	r1, #1
 8006eea:	441a      	add	r2, r3
 8006eec:	4658      	mov	r0, fp
 8006eee:	4498      	add	r8, r3
 8006ef0:	9208      	str	r2, [sp, #32]
 8006ef2:	f000 fd6f 	bl	80079d4 <__i2b>
 8006ef6:	4605      	mov	r5, r0
 8006ef8:	b15e      	cbz	r6, 8006f12 <_dtoa_r+0x74a>
 8006efa:	9b08      	ldr	r3, [sp, #32]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	dd08      	ble.n	8006f12 <_dtoa_r+0x74a>
 8006f00:	42b3      	cmp	r3, r6
 8006f02:	9a08      	ldr	r2, [sp, #32]
 8006f04:	bfa8      	it	ge
 8006f06:	4633      	movge	r3, r6
 8006f08:	eba8 0803 	sub.w	r8, r8, r3
 8006f0c:	1af6      	subs	r6, r6, r3
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	9308      	str	r3, [sp, #32]
 8006f12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f14:	b1f3      	cbz	r3, 8006f54 <_dtoa_r+0x78c>
 8006f16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f000 80b7 	beq.w	800708c <_dtoa_r+0x8c4>
 8006f1e:	b18c      	cbz	r4, 8006f44 <_dtoa_r+0x77c>
 8006f20:	4629      	mov	r1, r5
 8006f22:	4622      	mov	r2, r4
 8006f24:	4658      	mov	r0, fp
 8006f26:	f000 fe15 	bl	8007b54 <__pow5mult>
 8006f2a:	464a      	mov	r2, r9
 8006f2c:	4601      	mov	r1, r0
 8006f2e:	4605      	mov	r5, r0
 8006f30:	4658      	mov	r0, fp
 8006f32:	f000 fd65 	bl	8007a00 <__multiply>
 8006f36:	4649      	mov	r1, r9
 8006f38:	9004      	str	r0, [sp, #16]
 8006f3a:	4658      	mov	r0, fp
 8006f3c:	f000 fc96 	bl	800786c <_Bfree>
 8006f40:	9b04      	ldr	r3, [sp, #16]
 8006f42:	4699      	mov	r9, r3
 8006f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f46:	1b1a      	subs	r2, r3, r4
 8006f48:	d004      	beq.n	8006f54 <_dtoa_r+0x78c>
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	4658      	mov	r0, fp
 8006f4e:	f000 fe01 	bl	8007b54 <__pow5mult>
 8006f52:	4681      	mov	r9, r0
 8006f54:	2101      	movs	r1, #1
 8006f56:	4658      	mov	r0, fp
 8006f58:	f000 fd3c 	bl	80079d4 <__i2b>
 8006f5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f5e:	4604      	mov	r4, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f000 81cf 	beq.w	8007304 <_dtoa_r+0xb3c>
 8006f66:	461a      	mov	r2, r3
 8006f68:	4601      	mov	r1, r0
 8006f6a:	4658      	mov	r0, fp
 8006f6c:	f000 fdf2 	bl	8007b54 <__pow5mult>
 8006f70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	4604      	mov	r4, r0
 8006f76:	f300 8095 	bgt.w	80070a4 <_dtoa_r+0x8dc>
 8006f7a:	9b02      	ldr	r3, [sp, #8]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f040 8087 	bne.w	8007090 <_dtoa_r+0x8c8>
 8006f82:	9b03      	ldr	r3, [sp, #12]
 8006f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f040 8089 	bne.w	80070a0 <_dtoa_r+0x8d8>
 8006f8e:	9b03      	ldr	r3, [sp, #12]
 8006f90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f94:	0d1b      	lsrs	r3, r3, #20
 8006f96:	051b      	lsls	r3, r3, #20
 8006f98:	b12b      	cbz	r3, 8006fa6 <_dtoa_r+0x7de>
 8006f9a:	9b08      	ldr	r3, [sp, #32]
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	9308      	str	r3, [sp, #32]
 8006fa0:	f108 0801 	add.w	r8, r8, #1
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fa8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f000 81b0 	beq.w	8007310 <_dtoa_r+0xb48>
 8006fb0:	6923      	ldr	r3, [r4, #16]
 8006fb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006fb6:	6918      	ldr	r0, [r3, #16]
 8006fb8:	f000 fcc0 	bl	800793c <__hi0bits>
 8006fbc:	f1c0 0020 	rsb	r0, r0, #32
 8006fc0:	9b08      	ldr	r3, [sp, #32]
 8006fc2:	4418      	add	r0, r3
 8006fc4:	f010 001f 	ands.w	r0, r0, #31
 8006fc8:	d077      	beq.n	80070ba <_dtoa_r+0x8f2>
 8006fca:	f1c0 0320 	rsb	r3, r0, #32
 8006fce:	2b04      	cmp	r3, #4
 8006fd0:	dd6b      	ble.n	80070aa <_dtoa_r+0x8e2>
 8006fd2:	9b08      	ldr	r3, [sp, #32]
 8006fd4:	f1c0 001c 	rsb	r0, r0, #28
 8006fd8:	4403      	add	r3, r0
 8006fda:	4480      	add	r8, r0
 8006fdc:	4406      	add	r6, r0
 8006fde:	9308      	str	r3, [sp, #32]
 8006fe0:	f1b8 0f00 	cmp.w	r8, #0
 8006fe4:	dd05      	ble.n	8006ff2 <_dtoa_r+0x82a>
 8006fe6:	4649      	mov	r1, r9
 8006fe8:	4642      	mov	r2, r8
 8006fea:	4658      	mov	r0, fp
 8006fec:	f000 fe0c 	bl	8007c08 <__lshift>
 8006ff0:	4681      	mov	r9, r0
 8006ff2:	9b08      	ldr	r3, [sp, #32]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	dd05      	ble.n	8007004 <_dtoa_r+0x83c>
 8006ff8:	4621      	mov	r1, r4
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	4658      	mov	r0, fp
 8006ffe:	f000 fe03 	bl	8007c08 <__lshift>
 8007002:	4604      	mov	r4, r0
 8007004:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007006:	2b00      	cmp	r3, #0
 8007008:	d059      	beq.n	80070be <_dtoa_r+0x8f6>
 800700a:	4621      	mov	r1, r4
 800700c:	4648      	mov	r0, r9
 800700e:	f000 fe67 	bl	8007ce0 <__mcmp>
 8007012:	2800      	cmp	r0, #0
 8007014:	da53      	bge.n	80070be <_dtoa_r+0x8f6>
 8007016:	1e7b      	subs	r3, r7, #1
 8007018:	9304      	str	r3, [sp, #16]
 800701a:	4649      	mov	r1, r9
 800701c:	2300      	movs	r3, #0
 800701e:	220a      	movs	r2, #10
 8007020:	4658      	mov	r0, fp
 8007022:	f000 fc45 	bl	80078b0 <__multadd>
 8007026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007028:	4681      	mov	r9, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	f000 8172 	beq.w	8007314 <_dtoa_r+0xb4c>
 8007030:	2300      	movs	r3, #0
 8007032:	4629      	mov	r1, r5
 8007034:	220a      	movs	r2, #10
 8007036:	4658      	mov	r0, fp
 8007038:	f000 fc3a 	bl	80078b0 <__multadd>
 800703c:	9b00      	ldr	r3, [sp, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	4605      	mov	r5, r0
 8007042:	dc67      	bgt.n	8007114 <_dtoa_r+0x94c>
 8007044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007046:	2b02      	cmp	r3, #2
 8007048:	dc41      	bgt.n	80070ce <_dtoa_r+0x906>
 800704a:	e063      	b.n	8007114 <_dtoa_r+0x94c>
 800704c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800704e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007052:	e746      	b.n	8006ee2 <_dtoa_r+0x71a>
 8007054:	9b07      	ldr	r3, [sp, #28]
 8007056:	1e5c      	subs	r4, r3, #1
 8007058:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800705a:	42a3      	cmp	r3, r4
 800705c:	bfbf      	itttt	lt
 800705e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007060:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007062:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007064:	1ae3      	sublt	r3, r4, r3
 8007066:	bfb4      	ite	lt
 8007068:	18d2      	addlt	r2, r2, r3
 800706a:	1b1c      	subge	r4, r3, r4
 800706c:	9b07      	ldr	r3, [sp, #28]
 800706e:	bfbc      	itt	lt
 8007070:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007072:	2400      	movlt	r4, #0
 8007074:	2b00      	cmp	r3, #0
 8007076:	bfb5      	itete	lt
 8007078:	eba8 0603 	sublt.w	r6, r8, r3
 800707c:	9b07      	ldrge	r3, [sp, #28]
 800707e:	2300      	movlt	r3, #0
 8007080:	4646      	movge	r6, r8
 8007082:	e730      	b.n	8006ee6 <_dtoa_r+0x71e>
 8007084:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007086:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007088:	4646      	mov	r6, r8
 800708a:	e735      	b.n	8006ef8 <_dtoa_r+0x730>
 800708c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800708e:	e75c      	b.n	8006f4a <_dtoa_r+0x782>
 8007090:	2300      	movs	r3, #0
 8007092:	e788      	b.n	8006fa6 <_dtoa_r+0x7de>
 8007094:	3fe00000 	.word	0x3fe00000
 8007098:	40240000 	.word	0x40240000
 800709c:	40140000 	.word	0x40140000
 80070a0:	9b02      	ldr	r3, [sp, #8]
 80070a2:	e780      	b.n	8006fa6 <_dtoa_r+0x7de>
 80070a4:	2300      	movs	r3, #0
 80070a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80070a8:	e782      	b.n	8006fb0 <_dtoa_r+0x7e8>
 80070aa:	d099      	beq.n	8006fe0 <_dtoa_r+0x818>
 80070ac:	9a08      	ldr	r2, [sp, #32]
 80070ae:	331c      	adds	r3, #28
 80070b0:	441a      	add	r2, r3
 80070b2:	4498      	add	r8, r3
 80070b4:	441e      	add	r6, r3
 80070b6:	9208      	str	r2, [sp, #32]
 80070b8:	e792      	b.n	8006fe0 <_dtoa_r+0x818>
 80070ba:	4603      	mov	r3, r0
 80070bc:	e7f6      	b.n	80070ac <_dtoa_r+0x8e4>
 80070be:	9b07      	ldr	r3, [sp, #28]
 80070c0:	9704      	str	r7, [sp, #16]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	dc20      	bgt.n	8007108 <_dtoa_r+0x940>
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	dd1e      	ble.n	800710c <_dtoa_r+0x944>
 80070ce:	9b00      	ldr	r3, [sp, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f47f aec0 	bne.w	8006e56 <_dtoa_r+0x68e>
 80070d6:	4621      	mov	r1, r4
 80070d8:	2205      	movs	r2, #5
 80070da:	4658      	mov	r0, fp
 80070dc:	f000 fbe8 	bl	80078b0 <__multadd>
 80070e0:	4601      	mov	r1, r0
 80070e2:	4604      	mov	r4, r0
 80070e4:	4648      	mov	r0, r9
 80070e6:	f000 fdfb 	bl	8007ce0 <__mcmp>
 80070ea:	2800      	cmp	r0, #0
 80070ec:	f77f aeb3 	ble.w	8006e56 <_dtoa_r+0x68e>
 80070f0:	4656      	mov	r6, sl
 80070f2:	2331      	movs	r3, #49	@ 0x31
 80070f4:	f806 3b01 	strb.w	r3, [r6], #1
 80070f8:	9b04      	ldr	r3, [sp, #16]
 80070fa:	3301      	adds	r3, #1
 80070fc:	9304      	str	r3, [sp, #16]
 80070fe:	e6ae      	b.n	8006e5e <_dtoa_r+0x696>
 8007100:	9c07      	ldr	r4, [sp, #28]
 8007102:	9704      	str	r7, [sp, #16]
 8007104:	4625      	mov	r5, r4
 8007106:	e7f3      	b.n	80070f0 <_dtoa_r+0x928>
 8007108:	9b07      	ldr	r3, [sp, #28]
 800710a:	9300      	str	r3, [sp, #0]
 800710c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800710e:	2b00      	cmp	r3, #0
 8007110:	f000 8104 	beq.w	800731c <_dtoa_r+0xb54>
 8007114:	2e00      	cmp	r6, #0
 8007116:	dd05      	ble.n	8007124 <_dtoa_r+0x95c>
 8007118:	4629      	mov	r1, r5
 800711a:	4632      	mov	r2, r6
 800711c:	4658      	mov	r0, fp
 800711e:	f000 fd73 	bl	8007c08 <__lshift>
 8007122:	4605      	mov	r5, r0
 8007124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007126:	2b00      	cmp	r3, #0
 8007128:	d05a      	beq.n	80071e0 <_dtoa_r+0xa18>
 800712a:	6869      	ldr	r1, [r5, #4]
 800712c:	4658      	mov	r0, fp
 800712e:	f000 fb5d 	bl	80077ec <_Balloc>
 8007132:	4606      	mov	r6, r0
 8007134:	b928      	cbnz	r0, 8007142 <_dtoa_r+0x97a>
 8007136:	4b84      	ldr	r3, [pc, #528]	@ (8007348 <_dtoa_r+0xb80>)
 8007138:	4602      	mov	r2, r0
 800713a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800713e:	f7ff bb5a 	b.w	80067f6 <_dtoa_r+0x2e>
 8007142:	692a      	ldr	r2, [r5, #16]
 8007144:	3202      	adds	r2, #2
 8007146:	0092      	lsls	r2, r2, #2
 8007148:	f105 010c 	add.w	r1, r5, #12
 800714c:	300c      	adds	r0, #12
 800714e:	f000 ffa1 	bl	8008094 <memcpy>
 8007152:	2201      	movs	r2, #1
 8007154:	4631      	mov	r1, r6
 8007156:	4658      	mov	r0, fp
 8007158:	f000 fd56 	bl	8007c08 <__lshift>
 800715c:	f10a 0301 	add.w	r3, sl, #1
 8007160:	9307      	str	r3, [sp, #28]
 8007162:	9b00      	ldr	r3, [sp, #0]
 8007164:	4453      	add	r3, sl
 8007166:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007168:	9b02      	ldr	r3, [sp, #8]
 800716a:	f003 0301 	and.w	r3, r3, #1
 800716e:	462f      	mov	r7, r5
 8007170:	930a      	str	r3, [sp, #40]	@ 0x28
 8007172:	4605      	mov	r5, r0
 8007174:	9b07      	ldr	r3, [sp, #28]
 8007176:	4621      	mov	r1, r4
 8007178:	3b01      	subs	r3, #1
 800717a:	4648      	mov	r0, r9
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	f7ff fa9a 	bl	80066b6 <quorem>
 8007182:	4639      	mov	r1, r7
 8007184:	9002      	str	r0, [sp, #8]
 8007186:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800718a:	4648      	mov	r0, r9
 800718c:	f000 fda8 	bl	8007ce0 <__mcmp>
 8007190:	462a      	mov	r2, r5
 8007192:	9008      	str	r0, [sp, #32]
 8007194:	4621      	mov	r1, r4
 8007196:	4658      	mov	r0, fp
 8007198:	f000 fdbe 	bl	8007d18 <__mdiff>
 800719c:	68c2      	ldr	r2, [r0, #12]
 800719e:	4606      	mov	r6, r0
 80071a0:	bb02      	cbnz	r2, 80071e4 <_dtoa_r+0xa1c>
 80071a2:	4601      	mov	r1, r0
 80071a4:	4648      	mov	r0, r9
 80071a6:	f000 fd9b 	bl	8007ce0 <__mcmp>
 80071aa:	4602      	mov	r2, r0
 80071ac:	4631      	mov	r1, r6
 80071ae:	4658      	mov	r0, fp
 80071b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80071b2:	f000 fb5b 	bl	800786c <_Bfree>
 80071b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071ba:	9e07      	ldr	r6, [sp, #28]
 80071bc:	ea43 0102 	orr.w	r1, r3, r2
 80071c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071c2:	4319      	orrs	r1, r3
 80071c4:	d110      	bne.n	80071e8 <_dtoa_r+0xa20>
 80071c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071ca:	d029      	beq.n	8007220 <_dtoa_r+0xa58>
 80071cc:	9b08      	ldr	r3, [sp, #32]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	dd02      	ble.n	80071d8 <_dtoa_r+0xa10>
 80071d2:	9b02      	ldr	r3, [sp, #8]
 80071d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80071d8:	9b00      	ldr	r3, [sp, #0]
 80071da:	f883 8000 	strb.w	r8, [r3]
 80071de:	e63f      	b.n	8006e60 <_dtoa_r+0x698>
 80071e0:	4628      	mov	r0, r5
 80071e2:	e7bb      	b.n	800715c <_dtoa_r+0x994>
 80071e4:	2201      	movs	r2, #1
 80071e6:	e7e1      	b.n	80071ac <_dtoa_r+0x9e4>
 80071e8:	9b08      	ldr	r3, [sp, #32]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	db04      	blt.n	80071f8 <_dtoa_r+0xa30>
 80071ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071f0:	430b      	orrs	r3, r1
 80071f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071f4:	430b      	orrs	r3, r1
 80071f6:	d120      	bne.n	800723a <_dtoa_r+0xa72>
 80071f8:	2a00      	cmp	r2, #0
 80071fa:	dded      	ble.n	80071d8 <_dtoa_r+0xa10>
 80071fc:	4649      	mov	r1, r9
 80071fe:	2201      	movs	r2, #1
 8007200:	4658      	mov	r0, fp
 8007202:	f000 fd01 	bl	8007c08 <__lshift>
 8007206:	4621      	mov	r1, r4
 8007208:	4681      	mov	r9, r0
 800720a:	f000 fd69 	bl	8007ce0 <__mcmp>
 800720e:	2800      	cmp	r0, #0
 8007210:	dc03      	bgt.n	800721a <_dtoa_r+0xa52>
 8007212:	d1e1      	bne.n	80071d8 <_dtoa_r+0xa10>
 8007214:	f018 0f01 	tst.w	r8, #1
 8007218:	d0de      	beq.n	80071d8 <_dtoa_r+0xa10>
 800721a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800721e:	d1d8      	bne.n	80071d2 <_dtoa_r+0xa0a>
 8007220:	9a00      	ldr	r2, [sp, #0]
 8007222:	2339      	movs	r3, #57	@ 0x39
 8007224:	7013      	strb	r3, [r2, #0]
 8007226:	4633      	mov	r3, r6
 8007228:	461e      	mov	r6, r3
 800722a:	3b01      	subs	r3, #1
 800722c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007230:	2a39      	cmp	r2, #57	@ 0x39
 8007232:	d052      	beq.n	80072da <_dtoa_r+0xb12>
 8007234:	3201      	adds	r2, #1
 8007236:	701a      	strb	r2, [r3, #0]
 8007238:	e612      	b.n	8006e60 <_dtoa_r+0x698>
 800723a:	2a00      	cmp	r2, #0
 800723c:	dd07      	ble.n	800724e <_dtoa_r+0xa86>
 800723e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007242:	d0ed      	beq.n	8007220 <_dtoa_r+0xa58>
 8007244:	9a00      	ldr	r2, [sp, #0]
 8007246:	f108 0301 	add.w	r3, r8, #1
 800724a:	7013      	strb	r3, [r2, #0]
 800724c:	e608      	b.n	8006e60 <_dtoa_r+0x698>
 800724e:	9b07      	ldr	r3, [sp, #28]
 8007250:	9a07      	ldr	r2, [sp, #28]
 8007252:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007258:	4293      	cmp	r3, r2
 800725a:	d028      	beq.n	80072ae <_dtoa_r+0xae6>
 800725c:	4649      	mov	r1, r9
 800725e:	2300      	movs	r3, #0
 8007260:	220a      	movs	r2, #10
 8007262:	4658      	mov	r0, fp
 8007264:	f000 fb24 	bl	80078b0 <__multadd>
 8007268:	42af      	cmp	r7, r5
 800726a:	4681      	mov	r9, r0
 800726c:	f04f 0300 	mov.w	r3, #0
 8007270:	f04f 020a 	mov.w	r2, #10
 8007274:	4639      	mov	r1, r7
 8007276:	4658      	mov	r0, fp
 8007278:	d107      	bne.n	800728a <_dtoa_r+0xac2>
 800727a:	f000 fb19 	bl	80078b0 <__multadd>
 800727e:	4607      	mov	r7, r0
 8007280:	4605      	mov	r5, r0
 8007282:	9b07      	ldr	r3, [sp, #28]
 8007284:	3301      	adds	r3, #1
 8007286:	9307      	str	r3, [sp, #28]
 8007288:	e774      	b.n	8007174 <_dtoa_r+0x9ac>
 800728a:	f000 fb11 	bl	80078b0 <__multadd>
 800728e:	4629      	mov	r1, r5
 8007290:	4607      	mov	r7, r0
 8007292:	2300      	movs	r3, #0
 8007294:	220a      	movs	r2, #10
 8007296:	4658      	mov	r0, fp
 8007298:	f000 fb0a 	bl	80078b0 <__multadd>
 800729c:	4605      	mov	r5, r0
 800729e:	e7f0      	b.n	8007282 <_dtoa_r+0xaba>
 80072a0:	9b00      	ldr	r3, [sp, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	bfcc      	ite	gt
 80072a6:	461e      	movgt	r6, r3
 80072a8:	2601      	movle	r6, #1
 80072aa:	4456      	add	r6, sl
 80072ac:	2700      	movs	r7, #0
 80072ae:	4649      	mov	r1, r9
 80072b0:	2201      	movs	r2, #1
 80072b2:	4658      	mov	r0, fp
 80072b4:	f000 fca8 	bl	8007c08 <__lshift>
 80072b8:	4621      	mov	r1, r4
 80072ba:	4681      	mov	r9, r0
 80072bc:	f000 fd10 	bl	8007ce0 <__mcmp>
 80072c0:	2800      	cmp	r0, #0
 80072c2:	dcb0      	bgt.n	8007226 <_dtoa_r+0xa5e>
 80072c4:	d102      	bne.n	80072cc <_dtoa_r+0xb04>
 80072c6:	f018 0f01 	tst.w	r8, #1
 80072ca:	d1ac      	bne.n	8007226 <_dtoa_r+0xa5e>
 80072cc:	4633      	mov	r3, r6
 80072ce:	461e      	mov	r6, r3
 80072d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072d4:	2a30      	cmp	r2, #48	@ 0x30
 80072d6:	d0fa      	beq.n	80072ce <_dtoa_r+0xb06>
 80072d8:	e5c2      	b.n	8006e60 <_dtoa_r+0x698>
 80072da:	459a      	cmp	sl, r3
 80072dc:	d1a4      	bne.n	8007228 <_dtoa_r+0xa60>
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	3301      	adds	r3, #1
 80072e2:	9304      	str	r3, [sp, #16]
 80072e4:	2331      	movs	r3, #49	@ 0x31
 80072e6:	f88a 3000 	strb.w	r3, [sl]
 80072ea:	e5b9      	b.n	8006e60 <_dtoa_r+0x698>
 80072ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80072ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800734c <_dtoa_r+0xb84>
 80072f2:	b11b      	cbz	r3, 80072fc <_dtoa_r+0xb34>
 80072f4:	f10a 0308 	add.w	r3, sl, #8
 80072f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	4650      	mov	r0, sl
 80072fe:	b019      	add	sp, #100	@ 0x64
 8007300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007306:	2b01      	cmp	r3, #1
 8007308:	f77f ae37 	ble.w	8006f7a <_dtoa_r+0x7b2>
 800730c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800730e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007310:	2001      	movs	r0, #1
 8007312:	e655      	b.n	8006fc0 <_dtoa_r+0x7f8>
 8007314:	9b00      	ldr	r3, [sp, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	f77f aed6 	ble.w	80070c8 <_dtoa_r+0x900>
 800731c:	4656      	mov	r6, sl
 800731e:	4621      	mov	r1, r4
 8007320:	4648      	mov	r0, r9
 8007322:	f7ff f9c8 	bl	80066b6 <quorem>
 8007326:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800732a:	f806 8b01 	strb.w	r8, [r6], #1
 800732e:	9b00      	ldr	r3, [sp, #0]
 8007330:	eba6 020a 	sub.w	r2, r6, sl
 8007334:	4293      	cmp	r3, r2
 8007336:	ddb3      	ble.n	80072a0 <_dtoa_r+0xad8>
 8007338:	4649      	mov	r1, r9
 800733a:	2300      	movs	r3, #0
 800733c:	220a      	movs	r2, #10
 800733e:	4658      	mov	r0, fp
 8007340:	f000 fab6 	bl	80078b0 <__multadd>
 8007344:	4681      	mov	r9, r0
 8007346:	e7ea      	b.n	800731e <_dtoa_r+0xb56>
 8007348:	08008900 	.word	0x08008900
 800734c:	08008884 	.word	0x08008884

08007350 <_free_r>:
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	4605      	mov	r5, r0
 8007354:	2900      	cmp	r1, #0
 8007356:	d041      	beq.n	80073dc <_free_r+0x8c>
 8007358:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800735c:	1f0c      	subs	r4, r1, #4
 800735e:	2b00      	cmp	r3, #0
 8007360:	bfb8      	it	lt
 8007362:	18e4      	addlt	r4, r4, r3
 8007364:	f7ff f870 	bl	8006448 <__malloc_lock>
 8007368:	4a1d      	ldr	r2, [pc, #116]	@ (80073e0 <_free_r+0x90>)
 800736a:	6813      	ldr	r3, [r2, #0]
 800736c:	b933      	cbnz	r3, 800737c <_free_r+0x2c>
 800736e:	6063      	str	r3, [r4, #4]
 8007370:	6014      	str	r4, [r2, #0]
 8007372:	4628      	mov	r0, r5
 8007374:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007378:	f7ff b86c 	b.w	8006454 <__malloc_unlock>
 800737c:	42a3      	cmp	r3, r4
 800737e:	d908      	bls.n	8007392 <_free_r+0x42>
 8007380:	6820      	ldr	r0, [r4, #0]
 8007382:	1821      	adds	r1, r4, r0
 8007384:	428b      	cmp	r3, r1
 8007386:	bf01      	itttt	eq
 8007388:	6819      	ldreq	r1, [r3, #0]
 800738a:	685b      	ldreq	r3, [r3, #4]
 800738c:	1809      	addeq	r1, r1, r0
 800738e:	6021      	streq	r1, [r4, #0]
 8007390:	e7ed      	b.n	800736e <_free_r+0x1e>
 8007392:	461a      	mov	r2, r3
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	b10b      	cbz	r3, 800739c <_free_r+0x4c>
 8007398:	42a3      	cmp	r3, r4
 800739a:	d9fa      	bls.n	8007392 <_free_r+0x42>
 800739c:	6811      	ldr	r1, [r2, #0]
 800739e:	1850      	adds	r0, r2, r1
 80073a0:	42a0      	cmp	r0, r4
 80073a2:	d10b      	bne.n	80073bc <_free_r+0x6c>
 80073a4:	6820      	ldr	r0, [r4, #0]
 80073a6:	4401      	add	r1, r0
 80073a8:	1850      	adds	r0, r2, r1
 80073aa:	4283      	cmp	r3, r0
 80073ac:	6011      	str	r1, [r2, #0]
 80073ae:	d1e0      	bne.n	8007372 <_free_r+0x22>
 80073b0:	6818      	ldr	r0, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	6053      	str	r3, [r2, #4]
 80073b6:	4408      	add	r0, r1
 80073b8:	6010      	str	r0, [r2, #0]
 80073ba:	e7da      	b.n	8007372 <_free_r+0x22>
 80073bc:	d902      	bls.n	80073c4 <_free_r+0x74>
 80073be:	230c      	movs	r3, #12
 80073c0:	602b      	str	r3, [r5, #0]
 80073c2:	e7d6      	b.n	8007372 <_free_r+0x22>
 80073c4:	6820      	ldr	r0, [r4, #0]
 80073c6:	1821      	adds	r1, r4, r0
 80073c8:	428b      	cmp	r3, r1
 80073ca:	bf04      	itt	eq
 80073cc:	6819      	ldreq	r1, [r3, #0]
 80073ce:	685b      	ldreq	r3, [r3, #4]
 80073d0:	6063      	str	r3, [r4, #4]
 80073d2:	bf04      	itt	eq
 80073d4:	1809      	addeq	r1, r1, r0
 80073d6:	6021      	streq	r1, [r4, #0]
 80073d8:	6054      	str	r4, [r2, #4]
 80073da:	e7ca      	b.n	8007372 <_free_r+0x22>
 80073dc:	bd38      	pop	{r3, r4, r5, pc}
 80073de:	bf00      	nop
 80073e0:	20000374 	.word	0x20000374

080073e4 <__ssputs_r>:
 80073e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073e8:	688e      	ldr	r6, [r1, #8]
 80073ea:	461f      	mov	r7, r3
 80073ec:	42be      	cmp	r6, r7
 80073ee:	680b      	ldr	r3, [r1, #0]
 80073f0:	4682      	mov	sl, r0
 80073f2:	460c      	mov	r4, r1
 80073f4:	4690      	mov	r8, r2
 80073f6:	d82d      	bhi.n	8007454 <__ssputs_r+0x70>
 80073f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007400:	d026      	beq.n	8007450 <__ssputs_r+0x6c>
 8007402:	6965      	ldr	r5, [r4, #20]
 8007404:	6909      	ldr	r1, [r1, #16]
 8007406:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800740a:	eba3 0901 	sub.w	r9, r3, r1
 800740e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007412:	1c7b      	adds	r3, r7, #1
 8007414:	444b      	add	r3, r9
 8007416:	106d      	asrs	r5, r5, #1
 8007418:	429d      	cmp	r5, r3
 800741a:	bf38      	it	cc
 800741c:	461d      	movcc	r5, r3
 800741e:	0553      	lsls	r3, r2, #21
 8007420:	d527      	bpl.n	8007472 <__ssputs_r+0x8e>
 8007422:	4629      	mov	r1, r5
 8007424:	f7fe fe02 	bl	800602c <_malloc_r>
 8007428:	4606      	mov	r6, r0
 800742a:	b360      	cbz	r0, 8007486 <__ssputs_r+0xa2>
 800742c:	6921      	ldr	r1, [r4, #16]
 800742e:	464a      	mov	r2, r9
 8007430:	f000 fe30 	bl	8008094 <memcpy>
 8007434:	89a3      	ldrh	r3, [r4, #12]
 8007436:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800743a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800743e:	81a3      	strh	r3, [r4, #12]
 8007440:	6126      	str	r6, [r4, #16]
 8007442:	6165      	str	r5, [r4, #20]
 8007444:	444e      	add	r6, r9
 8007446:	eba5 0509 	sub.w	r5, r5, r9
 800744a:	6026      	str	r6, [r4, #0]
 800744c:	60a5      	str	r5, [r4, #8]
 800744e:	463e      	mov	r6, r7
 8007450:	42be      	cmp	r6, r7
 8007452:	d900      	bls.n	8007456 <__ssputs_r+0x72>
 8007454:	463e      	mov	r6, r7
 8007456:	6820      	ldr	r0, [r4, #0]
 8007458:	4632      	mov	r2, r6
 800745a:	4641      	mov	r1, r8
 800745c:	f000 fdb9 	bl	8007fd2 <memmove>
 8007460:	68a3      	ldr	r3, [r4, #8]
 8007462:	1b9b      	subs	r3, r3, r6
 8007464:	60a3      	str	r3, [r4, #8]
 8007466:	6823      	ldr	r3, [r4, #0]
 8007468:	4433      	add	r3, r6
 800746a:	6023      	str	r3, [r4, #0]
 800746c:	2000      	movs	r0, #0
 800746e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007472:	462a      	mov	r2, r5
 8007474:	f000 fd7f 	bl	8007f76 <_realloc_r>
 8007478:	4606      	mov	r6, r0
 800747a:	2800      	cmp	r0, #0
 800747c:	d1e0      	bne.n	8007440 <__ssputs_r+0x5c>
 800747e:	6921      	ldr	r1, [r4, #16]
 8007480:	4650      	mov	r0, sl
 8007482:	f7ff ff65 	bl	8007350 <_free_r>
 8007486:	230c      	movs	r3, #12
 8007488:	f8ca 3000 	str.w	r3, [sl]
 800748c:	89a3      	ldrh	r3, [r4, #12]
 800748e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007492:	81a3      	strh	r3, [r4, #12]
 8007494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007498:	e7e9      	b.n	800746e <__ssputs_r+0x8a>
	...

0800749c <_svfiprintf_r>:
 800749c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a0:	4698      	mov	r8, r3
 80074a2:	898b      	ldrh	r3, [r1, #12]
 80074a4:	061b      	lsls	r3, r3, #24
 80074a6:	b09d      	sub	sp, #116	@ 0x74
 80074a8:	4607      	mov	r7, r0
 80074aa:	460d      	mov	r5, r1
 80074ac:	4614      	mov	r4, r2
 80074ae:	d510      	bpl.n	80074d2 <_svfiprintf_r+0x36>
 80074b0:	690b      	ldr	r3, [r1, #16]
 80074b2:	b973      	cbnz	r3, 80074d2 <_svfiprintf_r+0x36>
 80074b4:	2140      	movs	r1, #64	@ 0x40
 80074b6:	f7fe fdb9 	bl	800602c <_malloc_r>
 80074ba:	6028      	str	r0, [r5, #0]
 80074bc:	6128      	str	r0, [r5, #16]
 80074be:	b930      	cbnz	r0, 80074ce <_svfiprintf_r+0x32>
 80074c0:	230c      	movs	r3, #12
 80074c2:	603b      	str	r3, [r7, #0]
 80074c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074c8:	b01d      	add	sp, #116	@ 0x74
 80074ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ce:	2340      	movs	r3, #64	@ 0x40
 80074d0:	616b      	str	r3, [r5, #20]
 80074d2:	2300      	movs	r3, #0
 80074d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074d6:	2320      	movs	r3, #32
 80074d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80074e0:	2330      	movs	r3, #48	@ 0x30
 80074e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007680 <_svfiprintf_r+0x1e4>
 80074e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80074ea:	f04f 0901 	mov.w	r9, #1
 80074ee:	4623      	mov	r3, r4
 80074f0:	469a      	mov	sl, r3
 80074f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074f6:	b10a      	cbz	r2, 80074fc <_svfiprintf_r+0x60>
 80074f8:	2a25      	cmp	r2, #37	@ 0x25
 80074fa:	d1f9      	bne.n	80074f0 <_svfiprintf_r+0x54>
 80074fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007500:	d00b      	beq.n	800751a <_svfiprintf_r+0x7e>
 8007502:	465b      	mov	r3, fp
 8007504:	4622      	mov	r2, r4
 8007506:	4629      	mov	r1, r5
 8007508:	4638      	mov	r0, r7
 800750a:	f7ff ff6b 	bl	80073e4 <__ssputs_r>
 800750e:	3001      	adds	r0, #1
 8007510:	f000 80a7 	beq.w	8007662 <_svfiprintf_r+0x1c6>
 8007514:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007516:	445a      	add	r2, fp
 8007518:	9209      	str	r2, [sp, #36]	@ 0x24
 800751a:	f89a 3000 	ldrb.w	r3, [sl]
 800751e:	2b00      	cmp	r3, #0
 8007520:	f000 809f 	beq.w	8007662 <_svfiprintf_r+0x1c6>
 8007524:	2300      	movs	r3, #0
 8007526:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800752a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800752e:	f10a 0a01 	add.w	sl, sl, #1
 8007532:	9304      	str	r3, [sp, #16]
 8007534:	9307      	str	r3, [sp, #28]
 8007536:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800753a:	931a      	str	r3, [sp, #104]	@ 0x68
 800753c:	4654      	mov	r4, sl
 800753e:	2205      	movs	r2, #5
 8007540:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007544:	484e      	ldr	r0, [pc, #312]	@ (8007680 <_svfiprintf_r+0x1e4>)
 8007546:	f7f8 fe63 	bl	8000210 <memchr>
 800754a:	9a04      	ldr	r2, [sp, #16]
 800754c:	b9d8      	cbnz	r0, 8007586 <_svfiprintf_r+0xea>
 800754e:	06d0      	lsls	r0, r2, #27
 8007550:	bf44      	itt	mi
 8007552:	2320      	movmi	r3, #32
 8007554:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007558:	0711      	lsls	r1, r2, #28
 800755a:	bf44      	itt	mi
 800755c:	232b      	movmi	r3, #43	@ 0x2b
 800755e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007562:	f89a 3000 	ldrb.w	r3, [sl]
 8007566:	2b2a      	cmp	r3, #42	@ 0x2a
 8007568:	d015      	beq.n	8007596 <_svfiprintf_r+0xfa>
 800756a:	9a07      	ldr	r2, [sp, #28]
 800756c:	4654      	mov	r4, sl
 800756e:	2000      	movs	r0, #0
 8007570:	f04f 0c0a 	mov.w	ip, #10
 8007574:	4621      	mov	r1, r4
 8007576:	f811 3b01 	ldrb.w	r3, [r1], #1
 800757a:	3b30      	subs	r3, #48	@ 0x30
 800757c:	2b09      	cmp	r3, #9
 800757e:	d94b      	bls.n	8007618 <_svfiprintf_r+0x17c>
 8007580:	b1b0      	cbz	r0, 80075b0 <_svfiprintf_r+0x114>
 8007582:	9207      	str	r2, [sp, #28]
 8007584:	e014      	b.n	80075b0 <_svfiprintf_r+0x114>
 8007586:	eba0 0308 	sub.w	r3, r0, r8
 800758a:	fa09 f303 	lsl.w	r3, r9, r3
 800758e:	4313      	orrs	r3, r2
 8007590:	9304      	str	r3, [sp, #16]
 8007592:	46a2      	mov	sl, r4
 8007594:	e7d2      	b.n	800753c <_svfiprintf_r+0xa0>
 8007596:	9b03      	ldr	r3, [sp, #12]
 8007598:	1d19      	adds	r1, r3, #4
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	9103      	str	r1, [sp, #12]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	bfbb      	ittet	lt
 80075a2:	425b      	neglt	r3, r3
 80075a4:	f042 0202 	orrlt.w	r2, r2, #2
 80075a8:	9307      	strge	r3, [sp, #28]
 80075aa:	9307      	strlt	r3, [sp, #28]
 80075ac:	bfb8      	it	lt
 80075ae:	9204      	strlt	r2, [sp, #16]
 80075b0:	7823      	ldrb	r3, [r4, #0]
 80075b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80075b4:	d10a      	bne.n	80075cc <_svfiprintf_r+0x130>
 80075b6:	7863      	ldrb	r3, [r4, #1]
 80075b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80075ba:	d132      	bne.n	8007622 <_svfiprintf_r+0x186>
 80075bc:	9b03      	ldr	r3, [sp, #12]
 80075be:	1d1a      	adds	r2, r3, #4
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	9203      	str	r2, [sp, #12]
 80075c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075c8:	3402      	adds	r4, #2
 80075ca:	9305      	str	r3, [sp, #20]
 80075cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007690 <_svfiprintf_r+0x1f4>
 80075d0:	7821      	ldrb	r1, [r4, #0]
 80075d2:	2203      	movs	r2, #3
 80075d4:	4650      	mov	r0, sl
 80075d6:	f7f8 fe1b 	bl	8000210 <memchr>
 80075da:	b138      	cbz	r0, 80075ec <_svfiprintf_r+0x150>
 80075dc:	9b04      	ldr	r3, [sp, #16]
 80075de:	eba0 000a 	sub.w	r0, r0, sl
 80075e2:	2240      	movs	r2, #64	@ 0x40
 80075e4:	4082      	lsls	r2, r0
 80075e6:	4313      	orrs	r3, r2
 80075e8:	3401      	adds	r4, #1
 80075ea:	9304      	str	r3, [sp, #16]
 80075ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f0:	4824      	ldr	r0, [pc, #144]	@ (8007684 <_svfiprintf_r+0x1e8>)
 80075f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80075f6:	2206      	movs	r2, #6
 80075f8:	f7f8 fe0a 	bl	8000210 <memchr>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d036      	beq.n	800766e <_svfiprintf_r+0x1d2>
 8007600:	4b21      	ldr	r3, [pc, #132]	@ (8007688 <_svfiprintf_r+0x1ec>)
 8007602:	bb1b      	cbnz	r3, 800764c <_svfiprintf_r+0x1b0>
 8007604:	9b03      	ldr	r3, [sp, #12]
 8007606:	3307      	adds	r3, #7
 8007608:	f023 0307 	bic.w	r3, r3, #7
 800760c:	3308      	adds	r3, #8
 800760e:	9303      	str	r3, [sp, #12]
 8007610:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007612:	4433      	add	r3, r6
 8007614:	9309      	str	r3, [sp, #36]	@ 0x24
 8007616:	e76a      	b.n	80074ee <_svfiprintf_r+0x52>
 8007618:	fb0c 3202 	mla	r2, ip, r2, r3
 800761c:	460c      	mov	r4, r1
 800761e:	2001      	movs	r0, #1
 8007620:	e7a8      	b.n	8007574 <_svfiprintf_r+0xd8>
 8007622:	2300      	movs	r3, #0
 8007624:	3401      	adds	r4, #1
 8007626:	9305      	str	r3, [sp, #20]
 8007628:	4619      	mov	r1, r3
 800762a:	f04f 0c0a 	mov.w	ip, #10
 800762e:	4620      	mov	r0, r4
 8007630:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007634:	3a30      	subs	r2, #48	@ 0x30
 8007636:	2a09      	cmp	r2, #9
 8007638:	d903      	bls.n	8007642 <_svfiprintf_r+0x1a6>
 800763a:	2b00      	cmp	r3, #0
 800763c:	d0c6      	beq.n	80075cc <_svfiprintf_r+0x130>
 800763e:	9105      	str	r1, [sp, #20]
 8007640:	e7c4      	b.n	80075cc <_svfiprintf_r+0x130>
 8007642:	fb0c 2101 	mla	r1, ip, r1, r2
 8007646:	4604      	mov	r4, r0
 8007648:	2301      	movs	r3, #1
 800764a:	e7f0      	b.n	800762e <_svfiprintf_r+0x192>
 800764c:	ab03      	add	r3, sp, #12
 800764e:	9300      	str	r3, [sp, #0]
 8007650:	462a      	mov	r2, r5
 8007652:	4b0e      	ldr	r3, [pc, #56]	@ (800768c <_svfiprintf_r+0x1f0>)
 8007654:	a904      	add	r1, sp, #16
 8007656:	4638      	mov	r0, r7
 8007658:	f7fe fa94 	bl	8005b84 <_printf_float>
 800765c:	1c42      	adds	r2, r0, #1
 800765e:	4606      	mov	r6, r0
 8007660:	d1d6      	bne.n	8007610 <_svfiprintf_r+0x174>
 8007662:	89ab      	ldrh	r3, [r5, #12]
 8007664:	065b      	lsls	r3, r3, #25
 8007666:	f53f af2d 	bmi.w	80074c4 <_svfiprintf_r+0x28>
 800766a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800766c:	e72c      	b.n	80074c8 <_svfiprintf_r+0x2c>
 800766e:	ab03      	add	r3, sp, #12
 8007670:	9300      	str	r3, [sp, #0]
 8007672:	462a      	mov	r2, r5
 8007674:	4b05      	ldr	r3, [pc, #20]	@ (800768c <_svfiprintf_r+0x1f0>)
 8007676:	a904      	add	r1, sp, #16
 8007678:	4638      	mov	r0, r7
 800767a:	f7fe fdc5 	bl	8006208 <_printf_i>
 800767e:	e7ed      	b.n	800765c <_svfiprintf_r+0x1c0>
 8007680:	08008911 	.word	0x08008911
 8007684:	0800891b 	.word	0x0800891b
 8007688:	08005b85 	.word	0x08005b85
 800768c:	080073e5 	.word	0x080073e5
 8007690:	08008917 	.word	0x08008917

08007694 <__sflush_r>:
 8007694:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800769c:	0716      	lsls	r6, r2, #28
 800769e:	4605      	mov	r5, r0
 80076a0:	460c      	mov	r4, r1
 80076a2:	d454      	bmi.n	800774e <__sflush_r+0xba>
 80076a4:	684b      	ldr	r3, [r1, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	dc02      	bgt.n	80076b0 <__sflush_r+0x1c>
 80076aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	dd48      	ble.n	8007742 <__sflush_r+0xae>
 80076b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076b2:	2e00      	cmp	r6, #0
 80076b4:	d045      	beq.n	8007742 <__sflush_r+0xae>
 80076b6:	2300      	movs	r3, #0
 80076b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80076bc:	682f      	ldr	r7, [r5, #0]
 80076be:	6a21      	ldr	r1, [r4, #32]
 80076c0:	602b      	str	r3, [r5, #0]
 80076c2:	d030      	beq.n	8007726 <__sflush_r+0x92>
 80076c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80076c6:	89a3      	ldrh	r3, [r4, #12]
 80076c8:	0759      	lsls	r1, r3, #29
 80076ca:	d505      	bpl.n	80076d8 <__sflush_r+0x44>
 80076cc:	6863      	ldr	r3, [r4, #4]
 80076ce:	1ad2      	subs	r2, r2, r3
 80076d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80076d2:	b10b      	cbz	r3, 80076d8 <__sflush_r+0x44>
 80076d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80076d6:	1ad2      	subs	r2, r2, r3
 80076d8:	2300      	movs	r3, #0
 80076da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076dc:	6a21      	ldr	r1, [r4, #32]
 80076de:	4628      	mov	r0, r5
 80076e0:	47b0      	blx	r6
 80076e2:	1c43      	adds	r3, r0, #1
 80076e4:	89a3      	ldrh	r3, [r4, #12]
 80076e6:	d106      	bne.n	80076f6 <__sflush_r+0x62>
 80076e8:	6829      	ldr	r1, [r5, #0]
 80076ea:	291d      	cmp	r1, #29
 80076ec:	d82b      	bhi.n	8007746 <__sflush_r+0xb2>
 80076ee:	4a2a      	ldr	r2, [pc, #168]	@ (8007798 <__sflush_r+0x104>)
 80076f0:	410a      	asrs	r2, r1
 80076f2:	07d6      	lsls	r6, r2, #31
 80076f4:	d427      	bmi.n	8007746 <__sflush_r+0xb2>
 80076f6:	2200      	movs	r2, #0
 80076f8:	6062      	str	r2, [r4, #4]
 80076fa:	04d9      	lsls	r1, r3, #19
 80076fc:	6922      	ldr	r2, [r4, #16]
 80076fe:	6022      	str	r2, [r4, #0]
 8007700:	d504      	bpl.n	800770c <__sflush_r+0x78>
 8007702:	1c42      	adds	r2, r0, #1
 8007704:	d101      	bne.n	800770a <__sflush_r+0x76>
 8007706:	682b      	ldr	r3, [r5, #0]
 8007708:	b903      	cbnz	r3, 800770c <__sflush_r+0x78>
 800770a:	6560      	str	r0, [r4, #84]	@ 0x54
 800770c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800770e:	602f      	str	r7, [r5, #0]
 8007710:	b1b9      	cbz	r1, 8007742 <__sflush_r+0xae>
 8007712:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007716:	4299      	cmp	r1, r3
 8007718:	d002      	beq.n	8007720 <__sflush_r+0x8c>
 800771a:	4628      	mov	r0, r5
 800771c:	f7ff fe18 	bl	8007350 <_free_r>
 8007720:	2300      	movs	r3, #0
 8007722:	6363      	str	r3, [r4, #52]	@ 0x34
 8007724:	e00d      	b.n	8007742 <__sflush_r+0xae>
 8007726:	2301      	movs	r3, #1
 8007728:	4628      	mov	r0, r5
 800772a:	47b0      	blx	r6
 800772c:	4602      	mov	r2, r0
 800772e:	1c50      	adds	r0, r2, #1
 8007730:	d1c9      	bne.n	80076c6 <__sflush_r+0x32>
 8007732:	682b      	ldr	r3, [r5, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d0c6      	beq.n	80076c6 <__sflush_r+0x32>
 8007738:	2b1d      	cmp	r3, #29
 800773a:	d001      	beq.n	8007740 <__sflush_r+0xac>
 800773c:	2b16      	cmp	r3, #22
 800773e:	d11e      	bne.n	800777e <__sflush_r+0xea>
 8007740:	602f      	str	r7, [r5, #0]
 8007742:	2000      	movs	r0, #0
 8007744:	e022      	b.n	800778c <__sflush_r+0xf8>
 8007746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800774a:	b21b      	sxth	r3, r3
 800774c:	e01b      	b.n	8007786 <__sflush_r+0xf2>
 800774e:	690f      	ldr	r7, [r1, #16]
 8007750:	2f00      	cmp	r7, #0
 8007752:	d0f6      	beq.n	8007742 <__sflush_r+0xae>
 8007754:	0793      	lsls	r3, r2, #30
 8007756:	680e      	ldr	r6, [r1, #0]
 8007758:	bf08      	it	eq
 800775a:	694b      	ldreq	r3, [r1, #20]
 800775c:	600f      	str	r7, [r1, #0]
 800775e:	bf18      	it	ne
 8007760:	2300      	movne	r3, #0
 8007762:	eba6 0807 	sub.w	r8, r6, r7
 8007766:	608b      	str	r3, [r1, #8]
 8007768:	f1b8 0f00 	cmp.w	r8, #0
 800776c:	dde9      	ble.n	8007742 <__sflush_r+0xae>
 800776e:	6a21      	ldr	r1, [r4, #32]
 8007770:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007772:	4643      	mov	r3, r8
 8007774:	463a      	mov	r2, r7
 8007776:	4628      	mov	r0, r5
 8007778:	47b0      	blx	r6
 800777a:	2800      	cmp	r0, #0
 800777c:	dc08      	bgt.n	8007790 <__sflush_r+0xfc>
 800777e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007786:	81a3      	strh	r3, [r4, #12]
 8007788:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800778c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007790:	4407      	add	r7, r0
 8007792:	eba8 0800 	sub.w	r8, r8, r0
 8007796:	e7e7      	b.n	8007768 <__sflush_r+0xd4>
 8007798:	dfbffffe 	.word	0xdfbffffe

0800779c <_fflush_r>:
 800779c:	b538      	push	{r3, r4, r5, lr}
 800779e:	690b      	ldr	r3, [r1, #16]
 80077a0:	4605      	mov	r5, r0
 80077a2:	460c      	mov	r4, r1
 80077a4:	b913      	cbnz	r3, 80077ac <_fflush_r+0x10>
 80077a6:	2500      	movs	r5, #0
 80077a8:	4628      	mov	r0, r5
 80077aa:	bd38      	pop	{r3, r4, r5, pc}
 80077ac:	b118      	cbz	r0, 80077b6 <_fflush_r+0x1a>
 80077ae:	6a03      	ldr	r3, [r0, #32]
 80077b0:	b90b      	cbnz	r3, 80077b6 <_fflush_r+0x1a>
 80077b2:	f7fe ff01 	bl	80065b8 <__sinit>
 80077b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d0f3      	beq.n	80077a6 <_fflush_r+0xa>
 80077be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80077c0:	07d0      	lsls	r0, r2, #31
 80077c2:	d404      	bmi.n	80077ce <_fflush_r+0x32>
 80077c4:	0599      	lsls	r1, r3, #22
 80077c6:	d402      	bmi.n	80077ce <_fflush_r+0x32>
 80077c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077ca:	f7fe ff72 	bl	80066b2 <__retarget_lock_acquire_recursive>
 80077ce:	4628      	mov	r0, r5
 80077d0:	4621      	mov	r1, r4
 80077d2:	f7ff ff5f 	bl	8007694 <__sflush_r>
 80077d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077d8:	07da      	lsls	r2, r3, #31
 80077da:	4605      	mov	r5, r0
 80077dc:	d4e4      	bmi.n	80077a8 <_fflush_r+0xc>
 80077de:	89a3      	ldrh	r3, [r4, #12]
 80077e0:	059b      	lsls	r3, r3, #22
 80077e2:	d4e1      	bmi.n	80077a8 <_fflush_r+0xc>
 80077e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077e6:	f7fe ff65 	bl	80066b4 <__retarget_lock_release_recursive>
 80077ea:	e7dd      	b.n	80077a8 <_fflush_r+0xc>

080077ec <_Balloc>:
 80077ec:	b570      	push	{r4, r5, r6, lr}
 80077ee:	69c6      	ldr	r6, [r0, #28]
 80077f0:	4604      	mov	r4, r0
 80077f2:	460d      	mov	r5, r1
 80077f4:	b976      	cbnz	r6, 8007814 <_Balloc+0x28>
 80077f6:	2010      	movs	r0, #16
 80077f8:	f7fe fbee 	bl	8005fd8 <malloc>
 80077fc:	4602      	mov	r2, r0
 80077fe:	61e0      	str	r0, [r4, #28]
 8007800:	b920      	cbnz	r0, 800780c <_Balloc+0x20>
 8007802:	4b18      	ldr	r3, [pc, #96]	@ (8007864 <_Balloc+0x78>)
 8007804:	4818      	ldr	r0, [pc, #96]	@ (8007868 <_Balloc+0x7c>)
 8007806:	216b      	movs	r1, #107	@ 0x6b
 8007808:	f000 fc52 	bl	80080b0 <__assert_func>
 800780c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007810:	6006      	str	r6, [r0, #0]
 8007812:	60c6      	str	r6, [r0, #12]
 8007814:	69e6      	ldr	r6, [r4, #28]
 8007816:	68f3      	ldr	r3, [r6, #12]
 8007818:	b183      	cbz	r3, 800783c <_Balloc+0x50>
 800781a:	69e3      	ldr	r3, [r4, #28]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007822:	b9b8      	cbnz	r0, 8007854 <_Balloc+0x68>
 8007824:	2101      	movs	r1, #1
 8007826:	fa01 f605 	lsl.w	r6, r1, r5
 800782a:	1d72      	adds	r2, r6, #5
 800782c:	0092      	lsls	r2, r2, #2
 800782e:	4620      	mov	r0, r4
 8007830:	f7fe f8f4 	bl	8005a1c <_calloc_r>
 8007834:	b160      	cbz	r0, 8007850 <_Balloc+0x64>
 8007836:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800783a:	e00e      	b.n	800785a <_Balloc+0x6e>
 800783c:	2221      	movs	r2, #33	@ 0x21
 800783e:	2104      	movs	r1, #4
 8007840:	4620      	mov	r0, r4
 8007842:	f7fe f8eb 	bl	8005a1c <_calloc_r>
 8007846:	69e3      	ldr	r3, [r4, #28]
 8007848:	60f0      	str	r0, [r6, #12]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e4      	bne.n	800781a <_Balloc+0x2e>
 8007850:	2000      	movs	r0, #0
 8007852:	bd70      	pop	{r4, r5, r6, pc}
 8007854:	6802      	ldr	r2, [r0, #0]
 8007856:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800785a:	2300      	movs	r3, #0
 800785c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007860:	e7f7      	b.n	8007852 <_Balloc+0x66>
 8007862:	bf00      	nop
 8007864:	08008891 	.word	0x08008891
 8007868:	08008922 	.word	0x08008922

0800786c <_Bfree>:
 800786c:	b570      	push	{r4, r5, r6, lr}
 800786e:	69c6      	ldr	r6, [r0, #28]
 8007870:	4605      	mov	r5, r0
 8007872:	460c      	mov	r4, r1
 8007874:	b976      	cbnz	r6, 8007894 <_Bfree+0x28>
 8007876:	2010      	movs	r0, #16
 8007878:	f7fe fbae 	bl	8005fd8 <malloc>
 800787c:	4602      	mov	r2, r0
 800787e:	61e8      	str	r0, [r5, #28]
 8007880:	b920      	cbnz	r0, 800788c <_Bfree+0x20>
 8007882:	4b09      	ldr	r3, [pc, #36]	@ (80078a8 <_Bfree+0x3c>)
 8007884:	4809      	ldr	r0, [pc, #36]	@ (80078ac <_Bfree+0x40>)
 8007886:	218f      	movs	r1, #143	@ 0x8f
 8007888:	f000 fc12 	bl	80080b0 <__assert_func>
 800788c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007890:	6006      	str	r6, [r0, #0]
 8007892:	60c6      	str	r6, [r0, #12]
 8007894:	b13c      	cbz	r4, 80078a6 <_Bfree+0x3a>
 8007896:	69eb      	ldr	r3, [r5, #28]
 8007898:	6862      	ldr	r2, [r4, #4]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078a0:	6021      	str	r1, [r4, #0]
 80078a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078a6:	bd70      	pop	{r4, r5, r6, pc}
 80078a8:	08008891 	.word	0x08008891
 80078ac:	08008922 	.word	0x08008922

080078b0 <__multadd>:
 80078b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078b4:	690d      	ldr	r5, [r1, #16]
 80078b6:	4607      	mov	r7, r0
 80078b8:	460c      	mov	r4, r1
 80078ba:	461e      	mov	r6, r3
 80078bc:	f101 0c14 	add.w	ip, r1, #20
 80078c0:	2000      	movs	r0, #0
 80078c2:	f8dc 3000 	ldr.w	r3, [ip]
 80078c6:	b299      	uxth	r1, r3
 80078c8:	fb02 6101 	mla	r1, r2, r1, r6
 80078cc:	0c1e      	lsrs	r6, r3, #16
 80078ce:	0c0b      	lsrs	r3, r1, #16
 80078d0:	fb02 3306 	mla	r3, r2, r6, r3
 80078d4:	b289      	uxth	r1, r1
 80078d6:	3001      	adds	r0, #1
 80078d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078dc:	4285      	cmp	r5, r0
 80078de:	f84c 1b04 	str.w	r1, [ip], #4
 80078e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078e6:	dcec      	bgt.n	80078c2 <__multadd+0x12>
 80078e8:	b30e      	cbz	r6, 800792e <__multadd+0x7e>
 80078ea:	68a3      	ldr	r3, [r4, #8]
 80078ec:	42ab      	cmp	r3, r5
 80078ee:	dc19      	bgt.n	8007924 <__multadd+0x74>
 80078f0:	6861      	ldr	r1, [r4, #4]
 80078f2:	4638      	mov	r0, r7
 80078f4:	3101      	adds	r1, #1
 80078f6:	f7ff ff79 	bl	80077ec <_Balloc>
 80078fa:	4680      	mov	r8, r0
 80078fc:	b928      	cbnz	r0, 800790a <__multadd+0x5a>
 80078fe:	4602      	mov	r2, r0
 8007900:	4b0c      	ldr	r3, [pc, #48]	@ (8007934 <__multadd+0x84>)
 8007902:	480d      	ldr	r0, [pc, #52]	@ (8007938 <__multadd+0x88>)
 8007904:	21ba      	movs	r1, #186	@ 0xba
 8007906:	f000 fbd3 	bl	80080b0 <__assert_func>
 800790a:	6922      	ldr	r2, [r4, #16]
 800790c:	3202      	adds	r2, #2
 800790e:	f104 010c 	add.w	r1, r4, #12
 8007912:	0092      	lsls	r2, r2, #2
 8007914:	300c      	adds	r0, #12
 8007916:	f000 fbbd 	bl	8008094 <memcpy>
 800791a:	4621      	mov	r1, r4
 800791c:	4638      	mov	r0, r7
 800791e:	f7ff ffa5 	bl	800786c <_Bfree>
 8007922:	4644      	mov	r4, r8
 8007924:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007928:	3501      	adds	r5, #1
 800792a:	615e      	str	r6, [r3, #20]
 800792c:	6125      	str	r5, [r4, #16]
 800792e:	4620      	mov	r0, r4
 8007930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007934:	08008900 	.word	0x08008900
 8007938:	08008922 	.word	0x08008922

0800793c <__hi0bits>:
 800793c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007940:	4603      	mov	r3, r0
 8007942:	bf36      	itet	cc
 8007944:	0403      	lslcc	r3, r0, #16
 8007946:	2000      	movcs	r0, #0
 8007948:	2010      	movcc	r0, #16
 800794a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800794e:	bf3c      	itt	cc
 8007950:	021b      	lslcc	r3, r3, #8
 8007952:	3008      	addcc	r0, #8
 8007954:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007958:	bf3c      	itt	cc
 800795a:	011b      	lslcc	r3, r3, #4
 800795c:	3004      	addcc	r0, #4
 800795e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007962:	bf3c      	itt	cc
 8007964:	009b      	lslcc	r3, r3, #2
 8007966:	3002      	addcc	r0, #2
 8007968:	2b00      	cmp	r3, #0
 800796a:	db05      	blt.n	8007978 <__hi0bits+0x3c>
 800796c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007970:	f100 0001 	add.w	r0, r0, #1
 8007974:	bf08      	it	eq
 8007976:	2020      	moveq	r0, #32
 8007978:	4770      	bx	lr

0800797a <__lo0bits>:
 800797a:	6803      	ldr	r3, [r0, #0]
 800797c:	4602      	mov	r2, r0
 800797e:	f013 0007 	ands.w	r0, r3, #7
 8007982:	d00b      	beq.n	800799c <__lo0bits+0x22>
 8007984:	07d9      	lsls	r1, r3, #31
 8007986:	d421      	bmi.n	80079cc <__lo0bits+0x52>
 8007988:	0798      	lsls	r0, r3, #30
 800798a:	bf49      	itett	mi
 800798c:	085b      	lsrmi	r3, r3, #1
 800798e:	089b      	lsrpl	r3, r3, #2
 8007990:	2001      	movmi	r0, #1
 8007992:	6013      	strmi	r3, [r2, #0]
 8007994:	bf5c      	itt	pl
 8007996:	6013      	strpl	r3, [r2, #0]
 8007998:	2002      	movpl	r0, #2
 800799a:	4770      	bx	lr
 800799c:	b299      	uxth	r1, r3
 800799e:	b909      	cbnz	r1, 80079a4 <__lo0bits+0x2a>
 80079a0:	0c1b      	lsrs	r3, r3, #16
 80079a2:	2010      	movs	r0, #16
 80079a4:	b2d9      	uxtb	r1, r3
 80079a6:	b909      	cbnz	r1, 80079ac <__lo0bits+0x32>
 80079a8:	3008      	adds	r0, #8
 80079aa:	0a1b      	lsrs	r3, r3, #8
 80079ac:	0719      	lsls	r1, r3, #28
 80079ae:	bf04      	itt	eq
 80079b0:	091b      	lsreq	r3, r3, #4
 80079b2:	3004      	addeq	r0, #4
 80079b4:	0799      	lsls	r1, r3, #30
 80079b6:	bf04      	itt	eq
 80079b8:	089b      	lsreq	r3, r3, #2
 80079ba:	3002      	addeq	r0, #2
 80079bc:	07d9      	lsls	r1, r3, #31
 80079be:	d403      	bmi.n	80079c8 <__lo0bits+0x4e>
 80079c0:	085b      	lsrs	r3, r3, #1
 80079c2:	f100 0001 	add.w	r0, r0, #1
 80079c6:	d003      	beq.n	80079d0 <__lo0bits+0x56>
 80079c8:	6013      	str	r3, [r2, #0]
 80079ca:	4770      	bx	lr
 80079cc:	2000      	movs	r0, #0
 80079ce:	4770      	bx	lr
 80079d0:	2020      	movs	r0, #32
 80079d2:	4770      	bx	lr

080079d4 <__i2b>:
 80079d4:	b510      	push	{r4, lr}
 80079d6:	460c      	mov	r4, r1
 80079d8:	2101      	movs	r1, #1
 80079da:	f7ff ff07 	bl	80077ec <_Balloc>
 80079de:	4602      	mov	r2, r0
 80079e0:	b928      	cbnz	r0, 80079ee <__i2b+0x1a>
 80079e2:	4b05      	ldr	r3, [pc, #20]	@ (80079f8 <__i2b+0x24>)
 80079e4:	4805      	ldr	r0, [pc, #20]	@ (80079fc <__i2b+0x28>)
 80079e6:	f240 1145 	movw	r1, #325	@ 0x145
 80079ea:	f000 fb61 	bl	80080b0 <__assert_func>
 80079ee:	2301      	movs	r3, #1
 80079f0:	6144      	str	r4, [r0, #20]
 80079f2:	6103      	str	r3, [r0, #16]
 80079f4:	bd10      	pop	{r4, pc}
 80079f6:	bf00      	nop
 80079f8:	08008900 	.word	0x08008900
 80079fc:	08008922 	.word	0x08008922

08007a00 <__multiply>:
 8007a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a04:	4614      	mov	r4, r2
 8007a06:	690a      	ldr	r2, [r1, #16]
 8007a08:	6923      	ldr	r3, [r4, #16]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	bfa8      	it	ge
 8007a0e:	4623      	movge	r3, r4
 8007a10:	460f      	mov	r7, r1
 8007a12:	bfa4      	itt	ge
 8007a14:	460c      	movge	r4, r1
 8007a16:	461f      	movge	r7, r3
 8007a18:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007a1c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007a20:	68a3      	ldr	r3, [r4, #8]
 8007a22:	6861      	ldr	r1, [r4, #4]
 8007a24:	eb0a 0609 	add.w	r6, sl, r9
 8007a28:	42b3      	cmp	r3, r6
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	bfb8      	it	lt
 8007a2e:	3101      	addlt	r1, #1
 8007a30:	f7ff fedc 	bl	80077ec <_Balloc>
 8007a34:	b930      	cbnz	r0, 8007a44 <__multiply+0x44>
 8007a36:	4602      	mov	r2, r0
 8007a38:	4b44      	ldr	r3, [pc, #272]	@ (8007b4c <__multiply+0x14c>)
 8007a3a:	4845      	ldr	r0, [pc, #276]	@ (8007b50 <__multiply+0x150>)
 8007a3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a40:	f000 fb36 	bl	80080b0 <__assert_func>
 8007a44:	f100 0514 	add.w	r5, r0, #20
 8007a48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a4c:	462b      	mov	r3, r5
 8007a4e:	2200      	movs	r2, #0
 8007a50:	4543      	cmp	r3, r8
 8007a52:	d321      	bcc.n	8007a98 <__multiply+0x98>
 8007a54:	f107 0114 	add.w	r1, r7, #20
 8007a58:	f104 0214 	add.w	r2, r4, #20
 8007a5c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007a60:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007a64:	9302      	str	r3, [sp, #8]
 8007a66:	1b13      	subs	r3, r2, r4
 8007a68:	3b15      	subs	r3, #21
 8007a6a:	f023 0303 	bic.w	r3, r3, #3
 8007a6e:	3304      	adds	r3, #4
 8007a70:	f104 0715 	add.w	r7, r4, #21
 8007a74:	42ba      	cmp	r2, r7
 8007a76:	bf38      	it	cc
 8007a78:	2304      	movcc	r3, #4
 8007a7a:	9301      	str	r3, [sp, #4]
 8007a7c:	9b02      	ldr	r3, [sp, #8]
 8007a7e:	9103      	str	r1, [sp, #12]
 8007a80:	428b      	cmp	r3, r1
 8007a82:	d80c      	bhi.n	8007a9e <__multiply+0x9e>
 8007a84:	2e00      	cmp	r6, #0
 8007a86:	dd03      	ble.n	8007a90 <__multiply+0x90>
 8007a88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d05b      	beq.n	8007b48 <__multiply+0x148>
 8007a90:	6106      	str	r6, [r0, #16]
 8007a92:	b005      	add	sp, #20
 8007a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a98:	f843 2b04 	str.w	r2, [r3], #4
 8007a9c:	e7d8      	b.n	8007a50 <__multiply+0x50>
 8007a9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007aa2:	f1ba 0f00 	cmp.w	sl, #0
 8007aa6:	d024      	beq.n	8007af2 <__multiply+0xf2>
 8007aa8:	f104 0e14 	add.w	lr, r4, #20
 8007aac:	46a9      	mov	r9, r5
 8007aae:	f04f 0c00 	mov.w	ip, #0
 8007ab2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007ab6:	f8d9 3000 	ldr.w	r3, [r9]
 8007aba:	fa1f fb87 	uxth.w	fp, r7
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ac4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007ac8:	f8d9 7000 	ldr.w	r7, [r9]
 8007acc:	4463      	add	r3, ip
 8007ace:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ad2:	fb0a c70b 	mla	r7, sl, fp, ip
 8007ad6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ae0:	4572      	cmp	r2, lr
 8007ae2:	f849 3b04 	str.w	r3, [r9], #4
 8007ae6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007aea:	d8e2      	bhi.n	8007ab2 <__multiply+0xb2>
 8007aec:	9b01      	ldr	r3, [sp, #4]
 8007aee:	f845 c003 	str.w	ip, [r5, r3]
 8007af2:	9b03      	ldr	r3, [sp, #12]
 8007af4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007af8:	3104      	adds	r1, #4
 8007afa:	f1b9 0f00 	cmp.w	r9, #0
 8007afe:	d021      	beq.n	8007b44 <__multiply+0x144>
 8007b00:	682b      	ldr	r3, [r5, #0]
 8007b02:	f104 0c14 	add.w	ip, r4, #20
 8007b06:	46ae      	mov	lr, r5
 8007b08:	f04f 0a00 	mov.w	sl, #0
 8007b0c:	f8bc b000 	ldrh.w	fp, [ip]
 8007b10:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007b14:	fb09 770b 	mla	r7, r9, fp, r7
 8007b18:	4457      	add	r7, sl
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b20:	f84e 3b04 	str.w	r3, [lr], #4
 8007b24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b2c:	f8be 3000 	ldrh.w	r3, [lr]
 8007b30:	fb09 330a 	mla	r3, r9, sl, r3
 8007b34:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b38:	4562      	cmp	r2, ip
 8007b3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b3e:	d8e5      	bhi.n	8007b0c <__multiply+0x10c>
 8007b40:	9f01      	ldr	r7, [sp, #4]
 8007b42:	51eb      	str	r3, [r5, r7]
 8007b44:	3504      	adds	r5, #4
 8007b46:	e799      	b.n	8007a7c <__multiply+0x7c>
 8007b48:	3e01      	subs	r6, #1
 8007b4a:	e79b      	b.n	8007a84 <__multiply+0x84>
 8007b4c:	08008900 	.word	0x08008900
 8007b50:	08008922 	.word	0x08008922

08007b54 <__pow5mult>:
 8007b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b58:	4615      	mov	r5, r2
 8007b5a:	f012 0203 	ands.w	r2, r2, #3
 8007b5e:	4607      	mov	r7, r0
 8007b60:	460e      	mov	r6, r1
 8007b62:	d007      	beq.n	8007b74 <__pow5mult+0x20>
 8007b64:	4c25      	ldr	r4, [pc, #148]	@ (8007bfc <__pow5mult+0xa8>)
 8007b66:	3a01      	subs	r2, #1
 8007b68:	2300      	movs	r3, #0
 8007b6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b6e:	f7ff fe9f 	bl	80078b0 <__multadd>
 8007b72:	4606      	mov	r6, r0
 8007b74:	10ad      	asrs	r5, r5, #2
 8007b76:	d03d      	beq.n	8007bf4 <__pow5mult+0xa0>
 8007b78:	69fc      	ldr	r4, [r7, #28]
 8007b7a:	b97c      	cbnz	r4, 8007b9c <__pow5mult+0x48>
 8007b7c:	2010      	movs	r0, #16
 8007b7e:	f7fe fa2b 	bl	8005fd8 <malloc>
 8007b82:	4602      	mov	r2, r0
 8007b84:	61f8      	str	r0, [r7, #28]
 8007b86:	b928      	cbnz	r0, 8007b94 <__pow5mult+0x40>
 8007b88:	4b1d      	ldr	r3, [pc, #116]	@ (8007c00 <__pow5mult+0xac>)
 8007b8a:	481e      	ldr	r0, [pc, #120]	@ (8007c04 <__pow5mult+0xb0>)
 8007b8c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b90:	f000 fa8e 	bl	80080b0 <__assert_func>
 8007b94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b98:	6004      	str	r4, [r0, #0]
 8007b9a:	60c4      	str	r4, [r0, #12]
 8007b9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007ba0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ba4:	b94c      	cbnz	r4, 8007bba <__pow5mult+0x66>
 8007ba6:	f240 2171 	movw	r1, #625	@ 0x271
 8007baa:	4638      	mov	r0, r7
 8007bac:	f7ff ff12 	bl	80079d4 <__i2b>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	6003      	str	r3, [r0, #0]
 8007bba:	f04f 0900 	mov.w	r9, #0
 8007bbe:	07eb      	lsls	r3, r5, #31
 8007bc0:	d50a      	bpl.n	8007bd8 <__pow5mult+0x84>
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4622      	mov	r2, r4
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	f7ff ff1a 	bl	8007a00 <__multiply>
 8007bcc:	4631      	mov	r1, r6
 8007bce:	4680      	mov	r8, r0
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7ff fe4b 	bl	800786c <_Bfree>
 8007bd6:	4646      	mov	r6, r8
 8007bd8:	106d      	asrs	r5, r5, #1
 8007bda:	d00b      	beq.n	8007bf4 <__pow5mult+0xa0>
 8007bdc:	6820      	ldr	r0, [r4, #0]
 8007bde:	b938      	cbnz	r0, 8007bf0 <__pow5mult+0x9c>
 8007be0:	4622      	mov	r2, r4
 8007be2:	4621      	mov	r1, r4
 8007be4:	4638      	mov	r0, r7
 8007be6:	f7ff ff0b 	bl	8007a00 <__multiply>
 8007bea:	6020      	str	r0, [r4, #0]
 8007bec:	f8c0 9000 	str.w	r9, [r0]
 8007bf0:	4604      	mov	r4, r0
 8007bf2:	e7e4      	b.n	8007bbe <__pow5mult+0x6a>
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bfa:	bf00      	nop
 8007bfc:	0800897c 	.word	0x0800897c
 8007c00:	08008891 	.word	0x08008891
 8007c04:	08008922 	.word	0x08008922

08007c08 <__lshift>:
 8007c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c0c:	460c      	mov	r4, r1
 8007c0e:	6849      	ldr	r1, [r1, #4]
 8007c10:	6923      	ldr	r3, [r4, #16]
 8007c12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c16:	68a3      	ldr	r3, [r4, #8]
 8007c18:	4607      	mov	r7, r0
 8007c1a:	4691      	mov	r9, r2
 8007c1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c20:	f108 0601 	add.w	r6, r8, #1
 8007c24:	42b3      	cmp	r3, r6
 8007c26:	db0b      	blt.n	8007c40 <__lshift+0x38>
 8007c28:	4638      	mov	r0, r7
 8007c2a:	f7ff fddf 	bl	80077ec <_Balloc>
 8007c2e:	4605      	mov	r5, r0
 8007c30:	b948      	cbnz	r0, 8007c46 <__lshift+0x3e>
 8007c32:	4602      	mov	r2, r0
 8007c34:	4b28      	ldr	r3, [pc, #160]	@ (8007cd8 <__lshift+0xd0>)
 8007c36:	4829      	ldr	r0, [pc, #164]	@ (8007cdc <__lshift+0xd4>)
 8007c38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c3c:	f000 fa38 	bl	80080b0 <__assert_func>
 8007c40:	3101      	adds	r1, #1
 8007c42:	005b      	lsls	r3, r3, #1
 8007c44:	e7ee      	b.n	8007c24 <__lshift+0x1c>
 8007c46:	2300      	movs	r3, #0
 8007c48:	f100 0114 	add.w	r1, r0, #20
 8007c4c:	f100 0210 	add.w	r2, r0, #16
 8007c50:	4618      	mov	r0, r3
 8007c52:	4553      	cmp	r3, sl
 8007c54:	db33      	blt.n	8007cbe <__lshift+0xb6>
 8007c56:	6920      	ldr	r0, [r4, #16]
 8007c58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c5c:	f104 0314 	add.w	r3, r4, #20
 8007c60:	f019 091f 	ands.w	r9, r9, #31
 8007c64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c6c:	d02b      	beq.n	8007cc6 <__lshift+0xbe>
 8007c6e:	f1c9 0e20 	rsb	lr, r9, #32
 8007c72:	468a      	mov	sl, r1
 8007c74:	2200      	movs	r2, #0
 8007c76:	6818      	ldr	r0, [r3, #0]
 8007c78:	fa00 f009 	lsl.w	r0, r0, r9
 8007c7c:	4310      	orrs	r0, r2
 8007c7e:	f84a 0b04 	str.w	r0, [sl], #4
 8007c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c86:	459c      	cmp	ip, r3
 8007c88:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c8c:	d8f3      	bhi.n	8007c76 <__lshift+0x6e>
 8007c8e:	ebac 0304 	sub.w	r3, ip, r4
 8007c92:	3b15      	subs	r3, #21
 8007c94:	f023 0303 	bic.w	r3, r3, #3
 8007c98:	3304      	adds	r3, #4
 8007c9a:	f104 0015 	add.w	r0, r4, #21
 8007c9e:	4584      	cmp	ip, r0
 8007ca0:	bf38      	it	cc
 8007ca2:	2304      	movcc	r3, #4
 8007ca4:	50ca      	str	r2, [r1, r3]
 8007ca6:	b10a      	cbz	r2, 8007cac <__lshift+0xa4>
 8007ca8:	f108 0602 	add.w	r6, r8, #2
 8007cac:	3e01      	subs	r6, #1
 8007cae:	4638      	mov	r0, r7
 8007cb0:	612e      	str	r6, [r5, #16]
 8007cb2:	4621      	mov	r1, r4
 8007cb4:	f7ff fdda 	bl	800786c <_Bfree>
 8007cb8:	4628      	mov	r0, r5
 8007cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	e7c5      	b.n	8007c52 <__lshift+0x4a>
 8007cc6:	3904      	subs	r1, #4
 8007cc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ccc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cd0:	459c      	cmp	ip, r3
 8007cd2:	d8f9      	bhi.n	8007cc8 <__lshift+0xc0>
 8007cd4:	e7ea      	b.n	8007cac <__lshift+0xa4>
 8007cd6:	bf00      	nop
 8007cd8:	08008900 	.word	0x08008900
 8007cdc:	08008922 	.word	0x08008922

08007ce0 <__mcmp>:
 8007ce0:	690a      	ldr	r2, [r1, #16]
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	6900      	ldr	r0, [r0, #16]
 8007ce6:	1a80      	subs	r0, r0, r2
 8007ce8:	b530      	push	{r4, r5, lr}
 8007cea:	d10e      	bne.n	8007d0a <__mcmp+0x2a>
 8007cec:	3314      	adds	r3, #20
 8007cee:	3114      	adds	r1, #20
 8007cf0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007cf4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007cf8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d00:	4295      	cmp	r5, r2
 8007d02:	d003      	beq.n	8007d0c <__mcmp+0x2c>
 8007d04:	d205      	bcs.n	8007d12 <__mcmp+0x32>
 8007d06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d0a:	bd30      	pop	{r4, r5, pc}
 8007d0c:	42a3      	cmp	r3, r4
 8007d0e:	d3f3      	bcc.n	8007cf8 <__mcmp+0x18>
 8007d10:	e7fb      	b.n	8007d0a <__mcmp+0x2a>
 8007d12:	2001      	movs	r0, #1
 8007d14:	e7f9      	b.n	8007d0a <__mcmp+0x2a>
	...

08007d18 <__mdiff>:
 8007d18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d1c:	4689      	mov	r9, r1
 8007d1e:	4606      	mov	r6, r0
 8007d20:	4611      	mov	r1, r2
 8007d22:	4648      	mov	r0, r9
 8007d24:	4614      	mov	r4, r2
 8007d26:	f7ff ffdb 	bl	8007ce0 <__mcmp>
 8007d2a:	1e05      	subs	r5, r0, #0
 8007d2c:	d112      	bne.n	8007d54 <__mdiff+0x3c>
 8007d2e:	4629      	mov	r1, r5
 8007d30:	4630      	mov	r0, r6
 8007d32:	f7ff fd5b 	bl	80077ec <_Balloc>
 8007d36:	4602      	mov	r2, r0
 8007d38:	b928      	cbnz	r0, 8007d46 <__mdiff+0x2e>
 8007d3a:	4b3f      	ldr	r3, [pc, #252]	@ (8007e38 <__mdiff+0x120>)
 8007d3c:	f240 2137 	movw	r1, #567	@ 0x237
 8007d40:	483e      	ldr	r0, [pc, #248]	@ (8007e3c <__mdiff+0x124>)
 8007d42:	f000 f9b5 	bl	80080b0 <__assert_func>
 8007d46:	2301      	movs	r3, #1
 8007d48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	b003      	add	sp, #12
 8007d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d54:	bfbc      	itt	lt
 8007d56:	464b      	movlt	r3, r9
 8007d58:	46a1      	movlt	r9, r4
 8007d5a:	4630      	mov	r0, r6
 8007d5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d60:	bfba      	itte	lt
 8007d62:	461c      	movlt	r4, r3
 8007d64:	2501      	movlt	r5, #1
 8007d66:	2500      	movge	r5, #0
 8007d68:	f7ff fd40 	bl	80077ec <_Balloc>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	b918      	cbnz	r0, 8007d78 <__mdiff+0x60>
 8007d70:	4b31      	ldr	r3, [pc, #196]	@ (8007e38 <__mdiff+0x120>)
 8007d72:	f240 2145 	movw	r1, #581	@ 0x245
 8007d76:	e7e3      	b.n	8007d40 <__mdiff+0x28>
 8007d78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d7c:	6926      	ldr	r6, [r4, #16]
 8007d7e:	60c5      	str	r5, [r0, #12]
 8007d80:	f109 0310 	add.w	r3, r9, #16
 8007d84:	f109 0514 	add.w	r5, r9, #20
 8007d88:	f104 0e14 	add.w	lr, r4, #20
 8007d8c:	f100 0b14 	add.w	fp, r0, #20
 8007d90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d98:	9301      	str	r3, [sp, #4]
 8007d9a:	46d9      	mov	r9, fp
 8007d9c:	f04f 0c00 	mov.w	ip, #0
 8007da0:	9b01      	ldr	r3, [sp, #4]
 8007da2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007da6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007daa:	9301      	str	r3, [sp, #4]
 8007dac:	fa1f f38a 	uxth.w	r3, sl
 8007db0:	4619      	mov	r1, r3
 8007db2:	b283      	uxth	r3, r0
 8007db4:	1acb      	subs	r3, r1, r3
 8007db6:	0c00      	lsrs	r0, r0, #16
 8007db8:	4463      	add	r3, ip
 8007dba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007dbe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007dc8:	4576      	cmp	r6, lr
 8007dca:	f849 3b04 	str.w	r3, [r9], #4
 8007dce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007dd2:	d8e5      	bhi.n	8007da0 <__mdiff+0x88>
 8007dd4:	1b33      	subs	r3, r6, r4
 8007dd6:	3b15      	subs	r3, #21
 8007dd8:	f023 0303 	bic.w	r3, r3, #3
 8007ddc:	3415      	adds	r4, #21
 8007dde:	3304      	adds	r3, #4
 8007de0:	42a6      	cmp	r6, r4
 8007de2:	bf38      	it	cc
 8007de4:	2304      	movcc	r3, #4
 8007de6:	441d      	add	r5, r3
 8007de8:	445b      	add	r3, fp
 8007dea:	461e      	mov	r6, r3
 8007dec:	462c      	mov	r4, r5
 8007dee:	4544      	cmp	r4, r8
 8007df0:	d30e      	bcc.n	8007e10 <__mdiff+0xf8>
 8007df2:	f108 0103 	add.w	r1, r8, #3
 8007df6:	1b49      	subs	r1, r1, r5
 8007df8:	f021 0103 	bic.w	r1, r1, #3
 8007dfc:	3d03      	subs	r5, #3
 8007dfe:	45a8      	cmp	r8, r5
 8007e00:	bf38      	it	cc
 8007e02:	2100      	movcc	r1, #0
 8007e04:	440b      	add	r3, r1
 8007e06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e0a:	b191      	cbz	r1, 8007e32 <__mdiff+0x11a>
 8007e0c:	6117      	str	r7, [r2, #16]
 8007e0e:	e79d      	b.n	8007d4c <__mdiff+0x34>
 8007e10:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e14:	46e6      	mov	lr, ip
 8007e16:	0c08      	lsrs	r0, r1, #16
 8007e18:	fa1c fc81 	uxtah	ip, ip, r1
 8007e1c:	4471      	add	r1, lr
 8007e1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e22:	b289      	uxth	r1, r1
 8007e24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e28:	f846 1b04 	str.w	r1, [r6], #4
 8007e2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e30:	e7dd      	b.n	8007dee <__mdiff+0xd6>
 8007e32:	3f01      	subs	r7, #1
 8007e34:	e7e7      	b.n	8007e06 <__mdiff+0xee>
 8007e36:	bf00      	nop
 8007e38:	08008900 	.word	0x08008900
 8007e3c:	08008922 	.word	0x08008922

08007e40 <__d2b>:
 8007e40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e44:	460f      	mov	r7, r1
 8007e46:	2101      	movs	r1, #1
 8007e48:	ec59 8b10 	vmov	r8, r9, d0
 8007e4c:	4616      	mov	r6, r2
 8007e4e:	f7ff fccd 	bl	80077ec <_Balloc>
 8007e52:	4604      	mov	r4, r0
 8007e54:	b930      	cbnz	r0, 8007e64 <__d2b+0x24>
 8007e56:	4602      	mov	r2, r0
 8007e58:	4b23      	ldr	r3, [pc, #140]	@ (8007ee8 <__d2b+0xa8>)
 8007e5a:	4824      	ldr	r0, [pc, #144]	@ (8007eec <__d2b+0xac>)
 8007e5c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007e60:	f000 f926 	bl	80080b0 <__assert_func>
 8007e64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e6c:	b10d      	cbz	r5, 8007e72 <__d2b+0x32>
 8007e6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e72:	9301      	str	r3, [sp, #4]
 8007e74:	f1b8 0300 	subs.w	r3, r8, #0
 8007e78:	d023      	beq.n	8007ec2 <__d2b+0x82>
 8007e7a:	4668      	mov	r0, sp
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	f7ff fd7c 	bl	800797a <__lo0bits>
 8007e82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e86:	b1d0      	cbz	r0, 8007ebe <__d2b+0x7e>
 8007e88:	f1c0 0320 	rsb	r3, r0, #32
 8007e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e90:	430b      	orrs	r3, r1
 8007e92:	40c2      	lsrs	r2, r0
 8007e94:	6163      	str	r3, [r4, #20]
 8007e96:	9201      	str	r2, [sp, #4]
 8007e98:	9b01      	ldr	r3, [sp, #4]
 8007e9a:	61a3      	str	r3, [r4, #24]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2201      	moveq	r2, #1
 8007ea2:	2202      	movne	r2, #2
 8007ea4:	6122      	str	r2, [r4, #16]
 8007ea6:	b1a5      	cbz	r5, 8007ed2 <__d2b+0x92>
 8007ea8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007eac:	4405      	add	r5, r0
 8007eae:	603d      	str	r5, [r7, #0]
 8007eb0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007eb4:	6030      	str	r0, [r6, #0]
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	b003      	add	sp, #12
 8007eba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ebe:	6161      	str	r1, [r4, #20]
 8007ec0:	e7ea      	b.n	8007e98 <__d2b+0x58>
 8007ec2:	a801      	add	r0, sp, #4
 8007ec4:	f7ff fd59 	bl	800797a <__lo0bits>
 8007ec8:	9b01      	ldr	r3, [sp, #4]
 8007eca:	6163      	str	r3, [r4, #20]
 8007ecc:	3020      	adds	r0, #32
 8007ece:	2201      	movs	r2, #1
 8007ed0:	e7e8      	b.n	8007ea4 <__d2b+0x64>
 8007ed2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ed6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007eda:	6038      	str	r0, [r7, #0]
 8007edc:	6918      	ldr	r0, [r3, #16]
 8007ede:	f7ff fd2d 	bl	800793c <__hi0bits>
 8007ee2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ee6:	e7e5      	b.n	8007eb4 <__d2b+0x74>
 8007ee8:	08008900 	.word	0x08008900
 8007eec:	08008922 	.word	0x08008922

08007ef0 <__sread>:
 8007ef0:	b510      	push	{r4, lr}
 8007ef2:	460c      	mov	r4, r1
 8007ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ef8:	f000 f8a8 	bl	800804c <_read_r>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	bfab      	itete	ge
 8007f00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f02:	89a3      	ldrhlt	r3, [r4, #12]
 8007f04:	181b      	addge	r3, r3, r0
 8007f06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f0a:	bfac      	ite	ge
 8007f0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f0e:	81a3      	strhlt	r3, [r4, #12]
 8007f10:	bd10      	pop	{r4, pc}

08007f12 <__swrite>:
 8007f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f16:	461f      	mov	r7, r3
 8007f18:	898b      	ldrh	r3, [r1, #12]
 8007f1a:	05db      	lsls	r3, r3, #23
 8007f1c:	4605      	mov	r5, r0
 8007f1e:	460c      	mov	r4, r1
 8007f20:	4616      	mov	r6, r2
 8007f22:	d505      	bpl.n	8007f30 <__swrite+0x1e>
 8007f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f28:	2302      	movs	r3, #2
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f000 f87c 	bl	8008028 <_lseek_r>
 8007f30:	89a3      	ldrh	r3, [r4, #12]
 8007f32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f3a:	81a3      	strh	r3, [r4, #12]
 8007f3c:	4632      	mov	r2, r6
 8007f3e:	463b      	mov	r3, r7
 8007f40:	4628      	mov	r0, r5
 8007f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f46:	f000 b893 	b.w	8008070 <_write_r>

08007f4a <__sseek>:
 8007f4a:	b510      	push	{r4, lr}
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f52:	f000 f869 	bl	8008028 <_lseek_r>
 8007f56:	1c43      	adds	r3, r0, #1
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	bf15      	itete	ne
 8007f5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f66:	81a3      	strheq	r3, [r4, #12]
 8007f68:	bf18      	it	ne
 8007f6a:	81a3      	strhne	r3, [r4, #12]
 8007f6c:	bd10      	pop	{r4, pc}

08007f6e <__sclose>:
 8007f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f72:	f000 b849 	b.w	8008008 <_close_r>

08007f76 <_realloc_r>:
 8007f76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f7a:	4680      	mov	r8, r0
 8007f7c:	4615      	mov	r5, r2
 8007f7e:	460c      	mov	r4, r1
 8007f80:	b921      	cbnz	r1, 8007f8c <_realloc_r+0x16>
 8007f82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f86:	4611      	mov	r1, r2
 8007f88:	f7fe b850 	b.w	800602c <_malloc_r>
 8007f8c:	b92a      	cbnz	r2, 8007f9a <_realloc_r+0x24>
 8007f8e:	f7ff f9df 	bl	8007350 <_free_r>
 8007f92:	2400      	movs	r4, #0
 8007f94:	4620      	mov	r0, r4
 8007f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f9a:	f000 f8b9 	bl	8008110 <_malloc_usable_size_r>
 8007f9e:	4285      	cmp	r5, r0
 8007fa0:	4606      	mov	r6, r0
 8007fa2:	d802      	bhi.n	8007faa <_realloc_r+0x34>
 8007fa4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007fa8:	d8f4      	bhi.n	8007f94 <_realloc_r+0x1e>
 8007faa:	4629      	mov	r1, r5
 8007fac:	4640      	mov	r0, r8
 8007fae:	f7fe f83d 	bl	800602c <_malloc_r>
 8007fb2:	4607      	mov	r7, r0
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	d0ec      	beq.n	8007f92 <_realloc_r+0x1c>
 8007fb8:	42b5      	cmp	r5, r6
 8007fba:	462a      	mov	r2, r5
 8007fbc:	4621      	mov	r1, r4
 8007fbe:	bf28      	it	cs
 8007fc0:	4632      	movcs	r2, r6
 8007fc2:	f000 f867 	bl	8008094 <memcpy>
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4640      	mov	r0, r8
 8007fca:	f7ff f9c1 	bl	8007350 <_free_r>
 8007fce:	463c      	mov	r4, r7
 8007fd0:	e7e0      	b.n	8007f94 <_realloc_r+0x1e>

08007fd2 <memmove>:
 8007fd2:	4288      	cmp	r0, r1
 8007fd4:	b510      	push	{r4, lr}
 8007fd6:	eb01 0402 	add.w	r4, r1, r2
 8007fda:	d902      	bls.n	8007fe2 <memmove+0x10>
 8007fdc:	4284      	cmp	r4, r0
 8007fde:	4623      	mov	r3, r4
 8007fe0:	d807      	bhi.n	8007ff2 <memmove+0x20>
 8007fe2:	1e43      	subs	r3, r0, #1
 8007fe4:	42a1      	cmp	r1, r4
 8007fe6:	d008      	beq.n	8007ffa <memmove+0x28>
 8007fe8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fec:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ff0:	e7f8      	b.n	8007fe4 <memmove+0x12>
 8007ff2:	4402      	add	r2, r0
 8007ff4:	4601      	mov	r1, r0
 8007ff6:	428a      	cmp	r2, r1
 8007ff8:	d100      	bne.n	8007ffc <memmove+0x2a>
 8007ffa:	bd10      	pop	{r4, pc}
 8007ffc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008000:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008004:	e7f7      	b.n	8007ff6 <memmove+0x24>
	...

08008008 <_close_r>:
 8008008:	b538      	push	{r3, r4, r5, lr}
 800800a:	4d06      	ldr	r5, [pc, #24]	@ (8008024 <_close_r+0x1c>)
 800800c:	2300      	movs	r3, #0
 800800e:	4604      	mov	r4, r0
 8008010:	4608      	mov	r0, r1
 8008012:	602b      	str	r3, [r5, #0]
 8008014:	f7fa fa3c 	bl	8002490 <_close>
 8008018:	1c43      	adds	r3, r0, #1
 800801a:	d102      	bne.n	8008022 <_close_r+0x1a>
 800801c:	682b      	ldr	r3, [r5, #0]
 800801e:	b103      	cbz	r3, 8008022 <_close_r+0x1a>
 8008020:	6023      	str	r3, [r4, #0]
 8008022:	bd38      	pop	{r3, r4, r5, pc}
 8008024:	200004b8 	.word	0x200004b8

08008028 <_lseek_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	4d07      	ldr	r5, [pc, #28]	@ (8008048 <_lseek_r+0x20>)
 800802c:	4604      	mov	r4, r0
 800802e:	4608      	mov	r0, r1
 8008030:	4611      	mov	r1, r2
 8008032:	2200      	movs	r2, #0
 8008034:	602a      	str	r2, [r5, #0]
 8008036:	461a      	mov	r2, r3
 8008038:	f7fa fa51 	bl	80024de <_lseek>
 800803c:	1c43      	adds	r3, r0, #1
 800803e:	d102      	bne.n	8008046 <_lseek_r+0x1e>
 8008040:	682b      	ldr	r3, [r5, #0]
 8008042:	b103      	cbz	r3, 8008046 <_lseek_r+0x1e>
 8008044:	6023      	str	r3, [r4, #0]
 8008046:	bd38      	pop	{r3, r4, r5, pc}
 8008048:	200004b8 	.word	0x200004b8

0800804c <_read_r>:
 800804c:	b538      	push	{r3, r4, r5, lr}
 800804e:	4d07      	ldr	r5, [pc, #28]	@ (800806c <_read_r+0x20>)
 8008050:	4604      	mov	r4, r0
 8008052:	4608      	mov	r0, r1
 8008054:	4611      	mov	r1, r2
 8008056:	2200      	movs	r2, #0
 8008058:	602a      	str	r2, [r5, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	f7fa f9df 	bl	800241e <_read>
 8008060:	1c43      	adds	r3, r0, #1
 8008062:	d102      	bne.n	800806a <_read_r+0x1e>
 8008064:	682b      	ldr	r3, [r5, #0]
 8008066:	b103      	cbz	r3, 800806a <_read_r+0x1e>
 8008068:	6023      	str	r3, [r4, #0]
 800806a:	bd38      	pop	{r3, r4, r5, pc}
 800806c:	200004b8 	.word	0x200004b8

08008070 <_write_r>:
 8008070:	b538      	push	{r3, r4, r5, lr}
 8008072:	4d07      	ldr	r5, [pc, #28]	@ (8008090 <_write_r+0x20>)
 8008074:	4604      	mov	r4, r0
 8008076:	4608      	mov	r0, r1
 8008078:	4611      	mov	r1, r2
 800807a:	2200      	movs	r2, #0
 800807c:	602a      	str	r2, [r5, #0]
 800807e:	461a      	mov	r2, r3
 8008080:	f7fa f9ea 	bl	8002458 <_write>
 8008084:	1c43      	adds	r3, r0, #1
 8008086:	d102      	bne.n	800808e <_write_r+0x1e>
 8008088:	682b      	ldr	r3, [r5, #0]
 800808a:	b103      	cbz	r3, 800808e <_write_r+0x1e>
 800808c:	6023      	str	r3, [r4, #0]
 800808e:	bd38      	pop	{r3, r4, r5, pc}
 8008090:	200004b8 	.word	0x200004b8

08008094 <memcpy>:
 8008094:	440a      	add	r2, r1
 8008096:	4291      	cmp	r1, r2
 8008098:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800809c:	d100      	bne.n	80080a0 <memcpy+0xc>
 800809e:	4770      	bx	lr
 80080a0:	b510      	push	{r4, lr}
 80080a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080aa:	4291      	cmp	r1, r2
 80080ac:	d1f9      	bne.n	80080a2 <memcpy+0xe>
 80080ae:	bd10      	pop	{r4, pc}

080080b0 <__assert_func>:
 80080b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080b2:	4614      	mov	r4, r2
 80080b4:	461a      	mov	r2, r3
 80080b6:	4b09      	ldr	r3, [pc, #36]	@ (80080dc <__assert_func+0x2c>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4605      	mov	r5, r0
 80080bc:	68d8      	ldr	r0, [r3, #12]
 80080be:	b954      	cbnz	r4, 80080d6 <__assert_func+0x26>
 80080c0:	4b07      	ldr	r3, [pc, #28]	@ (80080e0 <__assert_func+0x30>)
 80080c2:	461c      	mov	r4, r3
 80080c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080c8:	9100      	str	r1, [sp, #0]
 80080ca:	462b      	mov	r3, r5
 80080cc:	4905      	ldr	r1, [pc, #20]	@ (80080e4 <__assert_func+0x34>)
 80080ce:	f000 f827 	bl	8008120 <fiprintf>
 80080d2:	f000 f844 	bl	800815e <abort>
 80080d6:	4b04      	ldr	r3, [pc, #16]	@ (80080e8 <__assert_func+0x38>)
 80080d8:	e7f4      	b.n	80080c4 <__assert_func+0x14>
 80080da:	bf00      	nop
 80080dc:	20000018 	.word	0x20000018
 80080e0:	08008bbe 	.word	0x08008bbe
 80080e4:	08008b90 	.word	0x08008b90
 80080e8:	08008b83 	.word	0x08008b83

080080ec <__ascii_mbtowc>:
 80080ec:	b082      	sub	sp, #8
 80080ee:	b901      	cbnz	r1, 80080f2 <__ascii_mbtowc+0x6>
 80080f0:	a901      	add	r1, sp, #4
 80080f2:	b142      	cbz	r2, 8008106 <__ascii_mbtowc+0x1a>
 80080f4:	b14b      	cbz	r3, 800810a <__ascii_mbtowc+0x1e>
 80080f6:	7813      	ldrb	r3, [r2, #0]
 80080f8:	600b      	str	r3, [r1, #0]
 80080fa:	7812      	ldrb	r2, [r2, #0]
 80080fc:	1e10      	subs	r0, r2, #0
 80080fe:	bf18      	it	ne
 8008100:	2001      	movne	r0, #1
 8008102:	b002      	add	sp, #8
 8008104:	4770      	bx	lr
 8008106:	4610      	mov	r0, r2
 8008108:	e7fb      	b.n	8008102 <__ascii_mbtowc+0x16>
 800810a:	f06f 0001 	mvn.w	r0, #1
 800810e:	e7f8      	b.n	8008102 <__ascii_mbtowc+0x16>

08008110 <_malloc_usable_size_r>:
 8008110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008114:	1f18      	subs	r0, r3, #4
 8008116:	2b00      	cmp	r3, #0
 8008118:	bfbc      	itt	lt
 800811a:	580b      	ldrlt	r3, [r1, r0]
 800811c:	18c0      	addlt	r0, r0, r3
 800811e:	4770      	bx	lr

08008120 <fiprintf>:
 8008120:	b40e      	push	{r1, r2, r3}
 8008122:	b503      	push	{r0, r1, lr}
 8008124:	4601      	mov	r1, r0
 8008126:	ab03      	add	r3, sp, #12
 8008128:	4805      	ldr	r0, [pc, #20]	@ (8008140 <fiprintf+0x20>)
 800812a:	f853 2b04 	ldr.w	r2, [r3], #4
 800812e:	6800      	ldr	r0, [r0, #0]
 8008130:	9301      	str	r3, [sp, #4]
 8008132:	f000 f845 	bl	80081c0 <_vfiprintf_r>
 8008136:	b002      	add	sp, #8
 8008138:	f85d eb04 	ldr.w	lr, [sp], #4
 800813c:	b003      	add	sp, #12
 800813e:	4770      	bx	lr
 8008140:	20000018 	.word	0x20000018

08008144 <__ascii_wctomb>:
 8008144:	4603      	mov	r3, r0
 8008146:	4608      	mov	r0, r1
 8008148:	b141      	cbz	r1, 800815c <__ascii_wctomb+0x18>
 800814a:	2aff      	cmp	r2, #255	@ 0xff
 800814c:	d904      	bls.n	8008158 <__ascii_wctomb+0x14>
 800814e:	228a      	movs	r2, #138	@ 0x8a
 8008150:	601a      	str	r2, [r3, #0]
 8008152:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008156:	4770      	bx	lr
 8008158:	700a      	strb	r2, [r1, #0]
 800815a:	2001      	movs	r0, #1
 800815c:	4770      	bx	lr

0800815e <abort>:
 800815e:	b508      	push	{r3, lr}
 8008160:	2006      	movs	r0, #6
 8008162:	f000 fa85 	bl	8008670 <raise>
 8008166:	2001      	movs	r0, #1
 8008168:	f7fa f94e 	bl	8002408 <_exit>

0800816c <__sfputc_r>:
 800816c:	6893      	ldr	r3, [r2, #8]
 800816e:	3b01      	subs	r3, #1
 8008170:	2b00      	cmp	r3, #0
 8008172:	b410      	push	{r4}
 8008174:	6093      	str	r3, [r2, #8]
 8008176:	da08      	bge.n	800818a <__sfputc_r+0x1e>
 8008178:	6994      	ldr	r4, [r2, #24]
 800817a:	42a3      	cmp	r3, r4
 800817c:	db01      	blt.n	8008182 <__sfputc_r+0x16>
 800817e:	290a      	cmp	r1, #10
 8008180:	d103      	bne.n	800818a <__sfputc_r+0x1e>
 8008182:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008186:	f000 b933 	b.w	80083f0 <__swbuf_r>
 800818a:	6813      	ldr	r3, [r2, #0]
 800818c:	1c58      	adds	r0, r3, #1
 800818e:	6010      	str	r0, [r2, #0]
 8008190:	7019      	strb	r1, [r3, #0]
 8008192:	4608      	mov	r0, r1
 8008194:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008198:	4770      	bx	lr

0800819a <__sfputs_r>:
 800819a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819c:	4606      	mov	r6, r0
 800819e:	460f      	mov	r7, r1
 80081a0:	4614      	mov	r4, r2
 80081a2:	18d5      	adds	r5, r2, r3
 80081a4:	42ac      	cmp	r4, r5
 80081a6:	d101      	bne.n	80081ac <__sfputs_r+0x12>
 80081a8:	2000      	movs	r0, #0
 80081aa:	e007      	b.n	80081bc <__sfputs_r+0x22>
 80081ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081b0:	463a      	mov	r2, r7
 80081b2:	4630      	mov	r0, r6
 80081b4:	f7ff ffda 	bl	800816c <__sfputc_r>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d1f3      	bne.n	80081a4 <__sfputs_r+0xa>
 80081bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080081c0 <_vfiprintf_r>:
 80081c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c4:	460d      	mov	r5, r1
 80081c6:	b09d      	sub	sp, #116	@ 0x74
 80081c8:	4614      	mov	r4, r2
 80081ca:	4698      	mov	r8, r3
 80081cc:	4606      	mov	r6, r0
 80081ce:	b118      	cbz	r0, 80081d8 <_vfiprintf_r+0x18>
 80081d0:	6a03      	ldr	r3, [r0, #32]
 80081d2:	b90b      	cbnz	r3, 80081d8 <_vfiprintf_r+0x18>
 80081d4:	f7fe f9f0 	bl	80065b8 <__sinit>
 80081d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081da:	07d9      	lsls	r1, r3, #31
 80081dc:	d405      	bmi.n	80081ea <_vfiprintf_r+0x2a>
 80081de:	89ab      	ldrh	r3, [r5, #12]
 80081e0:	059a      	lsls	r2, r3, #22
 80081e2:	d402      	bmi.n	80081ea <_vfiprintf_r+0x2a>
 80081e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081e6:	f7fe fa64 	bl	80066b2 <__retarget_lock_acquire_recursive>
 80081ea:	89ab      	ldrh	r3, [r5, #12]
 80081ec:	071b      	lsls	r3, r3, #28
 80081ee:	d501      	bpl.n	80081f4 <_vfiprintf_r+0x34>
 80081f0:	692b      	ldr	r3, [r5, #16]
 80081f2:	b99b      	cbnz	r3, 800821c <_vfiprintf_r+0x5c>
 80081f4:	4629      	mov	r1, r5
 80081f6:	4630      	mov	r0, r6
 80081f8:	f000 f938 	bl	800846c <__swsetup_r>
 80081fc:	b170      	cbz	r0, 800821c <_vfiprintf_r+0x5c>
 80081fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008200:	07dc      	lsls	r4, r3, #31
 8008202:	d504      	bpl.n	800820e <_vfiprintf_r+0x4e>
 8008204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008208:	b01d      	add	sp, #116	@ 0x74
 800820a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800820e:	89ab      	ldrh	r3, [r5, #12]
 8008210:	0598      	lsls	r0, r3, #22
 8008212:	d4f7      	bmi.n	8008204 <_vfiprintf_r+0x44>
 8008214:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008216:	f7fe fa4d 	bl	80066b4 <__retarget_lock_release_recursive>
 800821a:	e7f3      	b.n	8008204 <_vfiprintf_r+0x44>
 800821c:	2300      	movs	r3, #0
 800821e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008220:	2320      	movs	r3, #32
 8008222:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008226:	f8cd 800c 	str.w	r8, [sp, #12]
 800822a:	2330      	movs	r3, #48	@ 0x30
 800822c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80083dc <_vfiprintf_r+0x21c>
 8008230:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008234:	f04f 0901 	mov.w	r9, #1
 8008238:	4623      	mov	r3, r4
 800823a:	469a      	mov	sl, r3
 800823c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008240:	b10a      	cbz	r2, 8008246 <_vfiprintf_r+0x86>
 8008242:	2a25      	cmp	r2, #37	@ 0x25
 8008244:	d1f9      	bne.n	800823a <_vfiprintf_r+0x7a>
 8008246:	ebba 0b04 	subs.w	fp, sl, r4
 800824a:	d00b      	beq.n	8008264 <_vfiprintf_r+0xa4>
 800824c:	465b      	mov	r3, fp
 800824e:	4622      	mov	r2, r4
 8008250:	4629      	mov	r1, r5
 8008252:	4630      	mov	r0, r6
 8008254:	f7ff ffa1 	bl	800819a <__sfputs_r>
 8008258:	3001      	adds	r0, #1
 800825a:	f000 80a7 	beq.w	80083ac <_vfiprintf_r+0x1ec>
 800825e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008260:	445a      	add	r2, fp
 8008262:	9209      	str	r2, [sp, #36]	@ 0x24
 8008264:	f89a 3000 	ldrb.w	r3, [sl]
 8008268:	2b00      	cmp	r3, #0
 800826a:	f000 809f 	beq.w	80083ac <_vfiprintf_r+0x1ec>
 800826e:	2300      	movs	r3, #0
 8008270:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008274:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008278:	f10a 0a01 	add.w	sl, sl, #1
 800827c:	9304      	str	r3, [sp, #16]
 800827e:	9307      	str	r3, [sp, #28]
 8008280:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008284:	931a      	str	r3, [sp, #104]	@ 0x68
 8008286:	4654      	mov	r4, sl
 8008288:	2205      	movs	r2, #5
 800828a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800828e:	4853      	ldr	r0, [pc, #332]	@ (80083dc <_vfiprintf_r+0x21c>)
 8008290:	f7f7 ffbe 	bl	8000210 <memchr>
 8008294:	9a04      	ldr	r2, [sp, #16]
 8008296:	b9d8      	cbnz	r0, 80082d0 <_vfiprintf_r+0x110>
 8008298:	06d1      	lsls	r1, r2, #27
 800829a:	bf44      	itt	mi
 800829c:	2320      	movmi	r3, #32
 800829e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082a2:	0713      	lsls	r3, r2, #28
 80082a4:	bf44      	itt	mi
 80082a6:	232b      	movmi	r3, #43	@ 0x2b
 80082a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082ac:	f89a 3000 	ldrb.w	r3, [sl]
 80082b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80082b2:	d015      	beq.n	80082e0 <_vfiprintf_r+0x120>
 80082b4:	9a07      	ldr	r2, [sp, #28]
 80082b6:	4654      	mov	r4, sl
 80082b8:	2000      	movs	r0, #0
 80082ba:	f04f 0c0a 	mov.w	ip, #10
 80082be:	4621      	mov	r1, r4
 80082c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082c4:	3b30      	subs	r3, #48	@ 0x30
 80082c6:	2b09      	cmp	r3, #9
 80082c8:	d94b      	bls.n	8008362 <_vfiprintf_r+0x1a2>
 80082ca:	b1b0      	cbz	r0, 80082fa <_vfiprintf_r+0x13a>
 80082cc:	9207      	str	r2, [sp, #28]
 80082ce:	e014      	b.n	80082fa <_vfiprintf_r+0x13a>
 80082d0:	eba0 0308 	sub.w	r3, r0, r8
 80082d4:	fa09 f303 	lsl.w	r3, r9, r3
 80082d8:	4313      	orrs	r3, r2
 80082da:	9304      	str	r3, [sp, #16]
 80082dc:	46a2      	mov	sl, r4
 80082de:	e7d2      	b.n	8008286 <_vfiprintf_r+0xc6>
 80082e0:	9b03      	ldr	r3, [sp, #12]
 80082e2:	1d19      	adds	r1, r3, #4
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	9103      	str	r1, [sp, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	bfbb      	ittet	lt
 80082ec:	425b      	neglt	r3, r3
 80082ee:	f042 0202 	orrlt.w	r2, r2, #2
 80082f2:	9307      	strge	r3, [sp, #28]
 80082f4:	9307      	strlt	r3, [sp, #28]
 80082f6:	bfb8      	it	lt
 80082f8:	9204      	strlt	r2, [sp, #16]
 80082fa:	7823      	ldrb	r3, [r4, #0]
 80082fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80082fe:	d10a      	bne.n	8008316 <_vfiprintf_r+0x156>
 8008300:	7863      	ldrb	r3, [r4, #1]
 8008302:	2b2a      	cmp	r3, #42	@ 0x2a
 8008304:	d132      	bne.n	800836c <_vfiprintf_r+0x1ac>
 8008306:	9b03      	ldr	r3, [sp, #12]
 8008308:	1d1a      	adds	r2, r3, #4
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	9203      	str	r2, [sp, #12]
 800830e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008312:	3402      	adds	r4, #2
 8008314:	9305      	str	r3, [sp, #20]
 8008316:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80083ec <_vfiprintf_r+0x22c>
 800831a:	7821      	ldrb	r1, [r4, #0]
 800831c:	2203      	movs	r2, #3
 800831e:	4650      	mov	r0, sl
 8008320:	f7f7 ff76 	bl	8000210 <memchr>
 8008324:	b138      	cbz	r0, 8008336 <_vfiprintf_r+0x176>
 8008326:	9b04      	ldr	r3, [sp, #16]
 8008328:	eba0 000a 	sub.w	r0, r0, sl
 800832c:	2240      	movs	r2, #64	@ 0x40
 800832e:	4082      	lsls	r2, r0
 8008330:	4313      	orrs	r3, r2
 8008332:	3401      	adds	r4, #1
 8008334:	9304      	str	r3, [sp, #16]
 8008336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800833a:	4829      	ldr	r0, [pc, #164]	@ (80083e0 <_vfiprintf_r+0x220>)
 800833c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008340:	2206      	movs	r2, #6
 8008342:	f7f7 ff65 	bl	8000210 <memchr>
 8008346:	2800      	cmp	r0, #0
 8008348:	d03f      	beq.n	80083ca <_vfiprintf_r+0x20a>
 800834a:	4b26      	ldr	r3, [pc, #152]	@ (80083e4 <_vfiprintf_r+0x224>)
 800834c:	bb1b      	cbnz	r3, 8008396 <_vfiprintf_r+0x1d6>
 800834e:	9b03      	ldr	r3, [sp, #12]
 8008350:	3307      	adds	r3, #7
 8008352:	f023 0307 	bic.w	r3, r3, #7
 8008356:	3308      	adds	r3, #8
 8008358:	9303      	str	r3, [sp, #12]
 800835a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800835c:	443b      	add	r3, r7
 800835e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008360:	e76a      	b.n	8008238 <_vfiprintf_r+0x78>
 8008362:	fb0c 3202 	mla	r2, ip, r2, r3
 8008366:	460c      	mov	r4, r1
 8008368:	2001      	movs	r0, #1
 800836a:	e7a8      	b.n	80082be <_vfiprintf_r+0xfe>
 800836c:	2300      	movs	r3, #0
 800836e:	3401      	adds	r4, #1
 8008370:	9305      	str	r3, [sp, #20]
 8008372:	4619      	mov	r1, r3
 8008374:	f04f 0c0a 	mov.w	ip, #10
 8008378:	4620      	mov	r0, r4
 800837a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800837e:	3a30      	subs	r2, #48	@ 0x30
 8008380:	2a09      	cmp	r2, #9
 8008382:	d903      	bls.n	800838c <_vfiprintf_r+0x1cc>
 8008384:	2b00      	cmp	r3, #0
 8008386:	d0c6      	beq.n	8008316 <_vfiprintf_r+0x156>
 8008388:	9105      	str	r1, [sp, #20]
 800838a:	e7c4      	b.n	8008316 <_vfiprintf_r+0x156>
 800838c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008390:	4604      	mov	r4, r0
 8008392:	2301      	movs	r3, #1
 8008394:	e7f0      	b.n	8008378 <_vfiprintf_r+0x1b8>
 8008396:	ab03      	add	r3, sp, #12
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	462a      	mov	r2, r5
 800839c:	4b12      	ldr	r3, [pc, #72]	@ (80083e8 <_vfiprintf_r+0x228>)
 800839e:	a904      	add	r1, sp, #16
 80083a0:	4630      	mov	r0, r6
 80083a2:	f7fd fbef 	bl	8005b84 <_printf_float>
 80083a6:	4607      	mov	r7, r0
 80083a8:	1c78      	adds	r0, r7, #1
 80083aa:	d1d6      	bne.n	800835a <_vfiprintf_r+0x19a>
 80083ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083ae:	07d9      	lsls	r1, r3, #31
 80083b0:	d405      	bmi.n	80083be <_vfiprintf_r+0x1fe>
 80083b2:	89ab      	ldrh	r3, [r5, #12]
 80083b4:	059a      	lsls	r2, r3, #22
 80083b6:	d402      	bmi.n	80083be <_vfiprintf_r+0x1fe>
 80083b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083ba:	f7fe f97b 	bl	80066b4 <__retarget_lock_release_recursive>
 80083be:	89ab      	ldrh	r3, [r5, #12]
 80083c0:	065b      	lsls	r3, r3, #25
 80083c2:	f53f af1f 	bmi.w	8008204 <_vfiprintf_r+0x44>
 80083c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083c8:	e71e      	b.n	8008208 <_vfiprintf_r+0x48>
 80083ca:	ab03      	add	r3, sp, #12
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	462a      	mov	r2, r5
 80083d0:	4b05      	ldr	r3, [pc, #20]	@ (80083e8 <_vfiprintf_r+0x228>)
 80083d2:	a904      	add	r1, sp, #16
 80083d4:	4630      	mov	r0, r6
 80083d6:	f7fd ff17 	bl	8006208 <_printf_i>
 80083da:	e7e4      	b.n	80083a6 <_vfiprintf_r+0x1e6>
 80083dc:	08008911 	.word	0x08008911
 80083e0:	0800891b 	.word	0x0800891b
 80083e4:	08005b85 	.word	0x08005b85
 80083e8:	0800819b 	.word	0x0800819b
 80083ec:	08008917 	.word	0x08008917

080083f0 <__swbuf_r>:
 80083f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f2:	460e      	mov	r6, r1
 80083f4:	4614      	mov	r4, r2
 80083f6:	4605      	mov	r5, r0
 80083f8:	b118      	cbz	r0, 8008402 <__swbuf_r+0x12>
 80083fa:	6a03      	ldr	r3, [r0, #32]
 80083fc:	b90b      	cbnz	r3, 8008402 <__swbuf_r+0x12>
 80083fe:	f7fe f8db 	bl	80065b8 <__sinit>
 8008402:	69a3      	ldr	r3, [r4, #24]
 8008404:	60a3      	str	r3, [r4, #8]
 8008406:	89a3      	ldrh	r3, [r4, #12]
 8008408:	071a      	lsls	r2, r3, #28
 800840a:	d501      	bpl.n	8008410 <__swbuf_r+0x20>
 800840c:	6923      	ldr	r3, [r4, #16]
 800840e:	b943      	cbnz	r3, 8008422 <__swbuf_r+0x32>
 8008410:	4621      	mov	r1, r4
 8008412:	4628      	mov	r0, r5
 8008414:	f000 f82a 	bl	800846c <__swsetup_r>
 8008418:	b118      	cbz	r0, 8008422 <__swbuf_r+0x32>
 800841a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800841e:	4638      	mov	r0, r7
 8008420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008422:	6823      	ldr	r3, [r4, #0]
 8008424:	6922      	ldr	r2, [r4, #16]
 8008426:	1a98      	subs	r0, r3, r2
 8008428:	6963      	ldr	r3, [r4, #20]
 800842a:	b2f6      	uxtb	r6, r6
 800842c:	4283      	cmp	r3, r0
 800842e:	4637      	mov	r7, r6
 8008430:	dc05      	bgt.n	800843e <__swbuf_r+0x4e>
 8008432:	4621      	mov	r1, r4
 8008434:	4628      	mov	r0, r5
 8008436:	f7ff f9b1 	bl	800779c <_fflush_r>
 800843a:	2800      	cmp	r0, #0
 800843c:	d1ed      	bne.n	800841a <__swbuf_r+0x2a>
 800843e:	68a3      	ldr	r3, [r4, #8]
 8008440:	3b01      	subs	r3, #1
 8008442:	60a3      	str	r3, [r4, #8]
 8008444:	6823      	ldr	r3, [r4, #0]
 8008446:	1c5a      	adds	r2, r3, #1
 8008448:	6022      	str	r2, [r4, #0]
 800844a:	701e      	strb	r6, [r3, #0]
 800844c:	6962      	ldr	r2, [r4, #20]
 800844e:	1c43      	adds	r3, r0, #1
 8008450:	429a      	cmp	r2, r3
 8008452:	d004      	beq.n	800845e <__swbuf_r+0x6e>
 8008454:	89a3      	ldrh	r3, [r4, #12]
 8008456:	07db      	lsls	r3, r3, #31
 8008458:	d5e1      	bpl.n	800841e <__swbuf_r+0x2e>
 800845a:	2e0a      	cmp	r6, #10
 800845c:	d1df      	bne.n	800841e <__swbuf_r+0x2e>
 800845e:	4621      	mov	r1, r4
 8008460:	4628      	mov	r0, r5
 8008462:	f7ff f99b 	bl	800779c <_fflush_r>
 8008466:	2800      	cmp	r0, #0
 8008468:	d0d9      	beq.n	800841e <__swbuf_r+0x2e>
 800846a:	e7d6      	b.n	800841a <__swbuf_r+0x2a>

0800846c <__swsetup_r>:
 800846c:	b538      	push	{r3, r4, r5, lr}
 800846e:	4b29      	ldr	r3, [pc, #164]	@ (8008514 <__swsetup_r+0xa8>)
 8008470:	4605      	mov	r5, r0
 8008472:	6818      	ldr	r0, [r3, #0]
 8008474:	460c      	mov	r4, r1
 8008476:	b118      	cbz	r0, 8008480 <__swsetup_r+0x14>
 8008478:	6a03      	ldr	r3, [r0, #32]
 800847a:	b90b      	cbnz	r3, 8008480 <__swsetup_r+0x14>
 800847c:	f7fe f89c 	bl	80065b8 <__sinit>
 8008480:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008484:	0719      	lsls	r1, r3, #28
 8008486:	d422      	bmi.n	80084ce <__swsetup_r+0x62>
 8008488:	06da      	lsls	r2, r3, #27
 800848a:	d407      	bmi.n	800849c <__swsetup_r+0x30>
 800848c:	2209      	movs	r2, #9
 800848e:	602a      	str	r2, [r5, #0]
 8008490:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008494:	81a3      	strh	r3, [r4, #12]
 8008496:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800849a:	e033      	b.n	8008504 <__swsetup_r+0x98>
 800849c:	0758      	lsls	r0, r3, #29
 800849e:	d512      	bpl.n	80084c6 <__swsetup_r+0x5a>
 80084a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084a2:	b141      	cbz	r1, 80084b6 <__swsetup_r+0x4a>
 80084a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084a8:	4299      	cmp	r1, r3
 80084aa:	d002      	beq.n	80084b2 <__swsetup_r+0x46>
 80084ac:	4628      	mov	r0, r5
 80084ae:	f7fe ff4f 	bl	8007350 <_free_r>
 80084b2:	2300      	movs	r3, #0
 80084b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80084b6:	89a3      	ldrh	r3, [r4, #12]
 80084b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80084bc:	81a3      	strh	r3, [r4, #12]
 80084be:	2300      	movs	r3, #0
 80084c0:	6063      	str	r3, [r4, #4]
 80084c2:	6923      	ldr	r3, [r4, #16]
 80084c4:	6023      	str	r3, [r4, #0]
 80084c6:	89a3      	ldrh	r3, [r4, #12]
 80084c8:	f043 0308 	orr.w	r3, r3, #8
 80084cc:	81a3      	strh	r3, [r4, #12]
 80084ce:	6923      	ldr	r3, [r4, #16]
 80084d0:	b94b      	cbnz	r3, 80084e6 <__swsetup_r+0x7a>
 80084d2:	89a3      	ldrh	r3, [r4, #12]
 80084d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80084d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084dc:	d003      	beq.n	80084e6 <__swsetup_r+0x7a>
 80084de:	4621      	mov	r1, r4
 80084e0:	4628      	mov	r0, r5
 80084e2:	f000 f83f 	bl	8008564 <__smakebuf_r>
 80084e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084ea:	f013 0201 	ands.w	r2, r3, #1
 80084ee:	d00a      	beq.n	8008506 <__swsetup_r+0x9a>
 80084f0:	2200      	movs	r2, #0
 80084f2:	60a2      	str	r2, [r4, #8]
 80084f4:	6962      	ldr	r2, [r4, #20]
 80084f6:	4252      	negs	r2, r2
 80084f8:	61a2      	str	r2, [r4, #24]
 80084fa:	6922      	ldr	r2, [r4, #16]
 80084fc:	b942      	cbnz	r2, 8008510 <__swsetup_r+0xa4>
 80084fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008502:	d1c5      	bne.n	8008490 <__swsetup_r+0x24>
 8008504:	bd38      	pop	{r3, r4, r5, pc}
 8008506:	0799      	lsls	r1, r3, #30
 8008508:	bf58      	it	pl
 800850a:	6962      	ldrpl	r2, [r4, #20]
 800850c:	60a2      	str	r2, [r4, #8]
 800850e:	e7f4      	b.n	80084fa <__swsetup_r+0x8e>
 8008510:	2000      	movs	r0, #0
 8008512:	e7f7      	b.n	8008504 <__swsetup_r+0x98>
 8008514:	20000018 	.word	0x20000018

08008518 <__swhatbuf_r>:
 8008518:	b570      	push	{r4, r5, r6, lr}
 800851a:	460c      	mov	r4, r1
 800851c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008520:	2900      	cmp	r1, #0
 8008522:	b096      	sub	sp, #88	@ 0x58
 8008524:	4615      	mov	r5, r2
 8008526:	461e      	mov	r6, r3
 8008528:	da0d      	bge.n	8008546 <__swhatbuf_r+0x2e>
 800852a:	89a3      	ldrh	r3, [r4, #12]
 800852c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008530:	f04f 0100 	mov.w	r1, #0
 8008534:	bf14      	ite	ne
 8008536:	2340      	movne	r3, #64	@ 0x40
 8008538:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800853c:	2000      	movs	r0, #0
 800853e:	6031      	str	r1, [r6, #0]
 8008540:	602b      	str	r3, [r5, #0]
 8008542:	b016      	add	sp, #88	@ 0x58
 8008544:	bd70      	pop	{r4, r5, r6, pc}
 8008546:	466a      	mov	r2, sp
 8008548:	f000 f848 	bl	80085dc <_fstat_r>
 800854c:	2800      	cmp	r0, #0
 800854e:	dbec      	blt.n	800852a <__swhatbuf_r+0x12>
 8008550:	9901      	ldr	r1, [sp, #4]
 8008552:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008556:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800855a:	4259      	negs	r1, r3
 800855c:	4159      	adcs	r1, r3
 800855e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008562:	e7eb      	b.n	800853c <__swhatbuf_r+0x24>

08008564 <__smakebuf_r>:
 8008564:	898b      	ldrh	r3, [r1, #12]
 8008566:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008568:	079d      	lsls	r5, r3, #30
 800856a:	4606      	mov	r6, r0
 800856c:	460c      	mov	r4, r1
 800856e:	d507      	bpl.n	8008580 <__smakebuf_r+0x1c>
 8008570:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008574:	6023      	str	r3, [r4, #0]
 8008576:	6123      	str	r3, [r4, #16]
 8008578:	2301      	movs	r3, #1
 800857a:	6163      	str	r3, [r4, #20]
 800857c:	b003      	add	sp, #12
 800857e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008580:	ab01      	add	r3, sp, #4
 8008582:	466a      	mov	r2, sp
 8008584:	f7ff ffc8 	bl	8008518 <__swhatbuf_r>
 8008588:	9f00      	ldr	r7, [sp, #0]
 800858a:	4605      	mov	r5, r0
 800858c:	4639      	mov	r1, r7
 800858e:	4630      	mov	r0, r6
 8008590:	f7fd fd4c 	bl	800602c <_malloc_r>
 8008594:	b948      	cbnz	r0, 80085aa <__smakebuf_r+0x46>
 8008596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800859a:	059a      	lsls	r2, r3, #22
 800859c:	d4ee      	bmi.n	800857c <__smakebuf_r+0x18>
 800859e:	f023 0303 	bic.w	r3, r3, #3
 80085a2:	f043 0302 	orr.w	r3, r3, #2
 80085a6:	81a3      	strh	r3, [r4, #12]
 80085a8:	e7e2      	b.n	8008570 <__smakebuf_r+0xc>
 80085aa:	89a3      	ldrh	r3, [r4, #12]
 80085ac:	6020      	str	r0, [r4, #0]
 80085ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085b2:	81a3      	strh	r3, [r4, #12]
 80085b4:	9b01      	ldr	r3, [sp, #4]
 80085b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80085ba:	b15b      	cbz	r3, 80085d4 <__smakebuf_r+0x70>
 80085bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085c0:	4630      	mov	r0, r6
 80085c2:	f000 f81d 	bl	8008600 <_isatty_r>
 80085c6:	b128      	cbz	r0, 80085d4 <__smakebuf_r+0x70>
 80085c8:	89a3      	ldrh	r3, [r4, #12]
 80085ca:	f023 0303 	bic.w	r3, r3, #3
 80085ce:	f043 0301 	orr.w	r3, r3, #1
 80085d2:	81a3      	strh	r3, [r4, #12]
 80085d4:	89a3      	ldrh	r3, [r4, #12]
 80085d6:	431d      	orrs	r5, r3
 80085d8:	81a5      	strh	r5, [r4, #12]
 80085da:	e7cf      	b.n	800857c <__smakebuf_r+0x18>

080085dc <_fstat_r>:
 80085dc:	b538      	push	{r3, r4, r5, lr}
 80085de:	4d07      	ldr	r5, [pc, #28]	@ (80085fc <_fstat_r+0x20>)
 80085e0:	2300      	movs	r3, #0
 80085e2:	4604      	mov	r4, r0
 80085e4:	4608      	mov	r0, r1
 80085e6:	4611      	mov	r1, r2
 80085e8:	602b      	str	r3, [r5, #0]
 80085ea:	f7f9 ff5d 	bl	80024a8 <_fstat>
 80085ee:	1c43      	adds	r3, r0, #1
 80085f0:	d102      	bne.n	80085f8 <_fstat_r+0x1c>
 80085f2:	682b      	ldr	r3, [r5, #0]
 80085f4:	b103      	cbz	r3, 80085f8 <_fstat_r+0x1c>
 80085f6:	6023      	str	r3, [r4, #0]
 80085f8:	bd38      	pop	{r3, r4, r5, pc}
 80085fa:	bf00      	nop
 80085fc:	200004b8 	.word	0x200004b8

08008600 <_isatty_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	4d06      	ldr	r5, [pc, #24]	@ (800861c <_isatty_r+0x1c>)
 8008604:	2300      	movs	r3, #0
 8008606:	4604      	mov	r4, r0
 8008608:	4608      	mov	r0, r1
 800860a:	602b      	str	r3, [r5, #0]
 800860c:	f7f9 ff5c 	bl	80024c8 <_isatty>
 8008610:	1c43      	adds	r3, r0, #1
 8008612:	d102      	bne.n	800861a <_isatty_r+0x1a>
 8008614:	682b      	ldr	r3, [r5, #0]
 8008616:	b103      	cbz	r3, 800861a <_isatty_r+0x1a>
 8008618:	6023      	str	r3, [r4, #0]
 800861a:	bd38      	pop	{r3, r4, r5, pc}
 800861c:	200004b8 	.word	0x200004b8

08008620 <_raise_r>:
 8008620:	291f      	cmp	r1, #31
 8008622:	b538      	push	{r3, r4, r5, lr}
 8008624:	4605      	mov	r5, r0
 8008626:	460c      	mov	r4, r1
 8008628:	d904      	bls.n	8008634 <_raise_r+0x14>
 800862a:	2316      	movs	r3, #22
 800862c:	6003      	str	r3, [r0, #0]
 800862e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008632:	bd38      	pop	{r3, r4, r5, pc}
 8008634:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008636:	b112      	cbz	r2, 800863e <_raise_r+0x1e>
 8008638:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800863c:	b94b      	cbnz	r3, 8008652 <_raise_r+0x32>
 800863e:	4628      	mov	r0, r5
 8008640:	f000 f830 	bl	80086a4 <_getpid_r>
 8008644:	4622      	mov	r2, r4
 8008646:	4601      	mov	r1, r0
 8008648:	4628      	mov	r0, r5
 800864a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800864e:	f000 b817 	b.w	8008680 <_kill_r>
 8008652:	2b01      	cmp	r3, #1
 8008654:	d00a      	beq.n	800866c <_raise_r+0x4c>
 8008656:	1c59      	adds	r1, r3, #1
 8008658:	d103      	bne.n	8008662 <_raise_r+0x42>
 800865a:	2316      	movs	r3, #22
 800865c:	6003      	str	r3, [r0, #0]
 800865e:	2001      	movs	r0, #1
 8008660:	e7e7      	b.n	8008632 <_raise_r+0x12>
 8008662:	2100      	movs	r1, #0
 8008664:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008668:	4620      	mov	r0, r4
 800866a:	4798      	blx	r3
 800866c:	2000      	movs	r0, #0
 800866e:	e7e0      	b.n	8008632 <_raise_r+0x12>

08008670 <raise>:
 8008670:	4b02      	ldr	r3, [pc, #8]	@ (800867c <raise+0xc>)
 8008672:	4601      	mov	r1, r0
 8008674:	6818      	ldr	r0, [r3, #0]
 8008676:	f7ff bfd3 	b.w	8008620 <_raise_r>
 800867a:	bf00      	nop
 800867c:	20000018 	.word	0x20000018

08008680 <_kill_r>:
 8008680:	b538      	push	{r3, r4, r5, lr}
 8008682:	4d07      	ldr	r5, [pc, #28]	@ (80086a0 <_kill_r+0x20>)
 8008684:	2300      	movs	r3, #0
 8008686:	4604      	mov	r4, r0
 8008688:	4608      	mov	r0, r1
 800868a:	4611      	mov	r1, r2
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	f7f9 feab 	bl	80023e8 <_kill>
 8008692:	1c43      	adds	r3, r0, #1
 8008694:	d102      	bne.n	800869c <_kill_r+0x1c>
 8008696:	682b      	ldr	r3, [r5, #0]
 8008698:	b103      	cbz	r3, 800869c <_kill_r+0x1c>
 800869a:	6023      	str	r3, [r4, #0]
 800869c:	bd38      	pop	{r3, r4, r5, pc}
 800869e:	bf00      	nop
 80086a0:	200004b8 	.word	0x200004b8

080086a4 <_getpid_r>:
 80086a4:	f7f9 be98 	b.w	80023d8 <_getpid>

080086a8 <_init>:
 80086a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086aa:	bf00      	nop
 80086ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ae:	bc08      	pop	{r3}
 80086b0:	469e      	mov	lr, r3
 80086b2:	4770      	bx	lr

080086b4 <_fini>:
 80086b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b6:	bf00      	nop
 80086b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ba:	bc08      	pop	{r3}
 80086bc:	469e      	mov	lr, r3
 80086be:	4770      	bx	lr
