[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3677222 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3677222 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3677222 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12736448 heartbeat IPC: 1.104 cumulative IPC: 1.104 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22769927 heartbeat IPC: 0.9967 cumulative IPC: 1.048 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33889523 heartbeat IPC: 0.8993 cumulative IPC: 0.993 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 39127775 cumulative IPC: 1.022 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 39127775 cumulative IPC: 1.022 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.022 instructions: 40000001 cycles: 39127775
CPU 0 Branch Prediction Accuracy: 96.07% MPKI: 10.97 Average ROB Occupancy at Mispredict: 37.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.425
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457630 HIT:     419905 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457630 HIT:     419905 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685218 HIT:     467468 MISS:     217750 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359613 HIT:     291949 MISS:      67664 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96884 HIT:       6370 MISS:      90514 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142870 HIT:     142553 MISS:        317 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85851 HIT:      26596 MISS:      59255 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6108793 HIT:    6024096 MISS:      84697 MSHR_MERGE:      27577
cpu0->cpu0_L1I LOAD         ACCESS:    6108793 HIT:    6024096 MISS:      84697 MSHR_MERGE:      27577
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13170743 HIT:   12156821 MISS:    1013922 MSHR_MERGE:     528688
cpu0->cpu0_L1D LOAD         ACCESS:    8084586 HIT:    7554564 MISS:     530022 MSHR_MERGE:     227525
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992491 HIT:    4595986 MISS:     396505 MSHR_MERGE:     299619
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93666 HIT:       6271 MISS:      87395 MSHR_MERGE:       1544
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5266532 HIT:    5154675 MISS:     111857 MSHR_MERGE:      50685
cpu0->cpu0_ITLB LOAD         ACCESS:    5266532 HIT:    5154675 MISS:     111857 MSHR_MERGE:      50685
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.394 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12473820 HIT:   11752847 MISS:     720973 MSHR_MERGE:     324515
cpu0->cpu0_DTLB LOAD         ACCESS:   12473820 HIT:   11752847 MISS:     720973 MSHR_MERGE:     324515
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.04 cycles
cpu0->LLC TOTAL        ACCESS:     335494 HIT:     194442 MISS:     141052 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67664 HIT:      36614 MISS:      31050 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90514 HIT:      10961 MISS:      79553 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118061 HIT:     117974 MISS:         87 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59255 HIT:      28893 MISS:      30362 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1342
  ROW_BUFFER_MISS:     139615
  AVG DBUS CONGESTED CYCLE: 11.34
Channel 0 WQ ROW_BUFFER_HIT:      11597
  ROW_BUFFER_MISS:      73230
  FULL:          0
Channel 0 REFRESHES ISSUED:       3261
