*$
* TPS54623
*****************************************************************************
* (C) Copyright 2011 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: TPS54623
* Date: 9/23/2011
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2
* EVM Order Number: TPS54623EVM-012
* EVM Users Guide: SLVU504 September 2011
* Datasheet: SLVSB09 SEPTEMBER 2011
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS54623_TRANS PWPD EN V_SNS RT PWRGD PH_0
+ PH_1 COMP VIN BOOT PVIN_0 PVIN_1 SS_TR GND_0 GND_1
V_U1_V1         U1_N16623980 0 0.04Vdc
D_U1_D9         EN VIN d_d1 
X_U1_U2         EN U1_N16623972 U1_N16623980 ENAB COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
D_U1_D8         EN U1_N7335522 d_d1 
E_U1_ABM173         U1_N7335522 0 VALUE { {IF(V(VIN) > 4,3,0)}    }
V_U1_V2         U1_N16623972 0 1.21Vdc
R_U1_R256         EN U1_N7335522  100MEG  
G_U1_ABMII1         VIN EN VALUE { {1.15u+ 3.3u*V(ENAB)}    }
V_U10_V3         U10_N16748025 0 16400
D_U10_D11         U10_N16747961 U10_N16748025 d_d1 
X_U10_U28         HICCUP SYSCLK U10_N16747819 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U10_R4         0 U10_N16778348  1e8  
V_U10_V1         U10_N16743145 0 520
X_U10_U612         U10_N16747961 U10_N16747969 U10_N16747937 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U613         SDWN U10_H_END U10_N16753229 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U30         U10_N16741497 U10_N16753229 HICCUP U10_HICCUP_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U10_ABM9         U10_N16793081 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
X_U10_U26         U10_N16793081 U10_N16787205 U10_N16778348 MONONEG_PS PARAMS:
+  PW=10e-6
G_U10_G4         0 U10_N16747961 U10_N16748095 0 1
X_U10_U27         U10_N16747819 U10_N16748095 U10_N16748133 MONONEG_PS PARAMS:
+  PW=500e-9
C_U10_C4         0 U10_N16747883  1n  
C_U10_C3         0 U10_N16747961  500n IC=0 
X_U10_U615         U10_N16787205 U10_N47452 U10_N16735952 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U10_R2         U10_N51695 HICCUP  1  
R_U10_R3         U10_N16747883 U10_N16747937  1  
X_U10_U611         U10_N16747883 U10_N16747875 U10_H_END AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_S3    U10_H_END 0 U10_N16747961 0 Hiccup_U10_S3 
R_U10_R6         0 U10_N180928  1e8  
X_U10_U25         U10_N16770690 U10_N179884 U10_N180928 MONONEG_PS PARAMS:
+  PW=500e-9
C_U10_C2         0 U10_N51695  1n  
G_U10_G3         0 U10_N09606 U10_N179884 0 1
X_U10_U610         U10_N16747883 U10_N16747875 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
V_U10_V2         U10_N16742499 0 512.5
X_U10_S2    U10_N16735952 0 U10_N09606 0 Hiccup_U10_S2 
V_U10_V4         U10_N16747969 0 16384.5
X_U10_U614         U10_N16764636 SYSCLK U10_HICCUP_N U10_N16770690
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U607         U10_N51695 U10_N16740659 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
D_U10_D10         U10_N09606 U10_N16743145 d_d1 
C_U10_C1         0 U10_N09606  500n IC=0 
X_U10_U608         U10_N51695 U10_N16740659 U10_N47452 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U609         U10_N09606 U10_N16742499 U10_N16741497 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U10_R7         0 U10_N16748133  1e8  
E_U10_ABM8         U10_N16764636 0 VALUE { {IF(V(COMP) > 1.35,1,0)}    }
R_R2         PH_0 PH_1  1m  
R_R1         GND_1 GND_0  1m  
V_V47         SET0 GND_0 0Vdc
X_U7_U616         U7_LDRVIN U7_N16831569 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U7_C140         0 BOOT_UVLO  1n  
X_U7_U613         SDWN U7_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U7_C144         PH_0 U7_N16831494  10p  
X_U7_U619         U7_SDWN_N PWM_FINAL U7_N16831621 U7_HDRVIN AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U622         U7_SDWN_N U7_N16831633 OCLOWLIMIT U7_N16831628 U7_N16776702
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U7_R144         U7_N16831630 U7_N16831628  1  
X_U7_U614         U7_LDRVIN U7_N16831565 U7_N16831584 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U618         U7_N16831571 U7_N16831569 U7_N16831587 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C143         0 PH_0  10p  
X_U7_U610         U7_HDRVIN U7_N16831511 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U7_D14         0 PH_0 d_d1 
R_U7_R143         U7_N16831622 U7_N16831621  1  
X_U7_S30    HDRV PH_0 U7_N16831494 PH_0 Driver_U7_S30 
X_U7_S31    LDRV 0 PH_0 U7_N16831607 Driver_U7_S31 
X_U7_S4    U7_N16831584 0 U7_N16831601 LDRV Driver_U7_S4 
C_U7_C77         U7_N16831621 0  18n  
X_U7_S2    U7_N16831496 0 BOOT HDRV Driver_U7_S2 
X_U7_U617         U7_N16831569 U7_N16831571 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
C_U7_C78         U7_N16831628 0  18n  
R_U7_R244         U7_N16831519 BOOT_UVLO  1  
X_U7_S5    U7_N16831587 0 LDRV 0 Driver_U7_S5 
X_U7_U615         U7_LDRVIN U7_N16831565 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_U7_U611         U7_HDRVIN U7_N16831549 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_U7_H2    U7_N16831607 0 OCLOW 0 Driver_U7_H2 
E_U7_ABM170         U7_N16831622 0 VALUE { {IF(V(LDRV) > 1.1,0,1)}    }
X_U7_H1    PVIN_0 U7_N16831494 ISW 0 Driver_U7_H1 
X_U7_U612         U7_N16831511 U7_N16831555 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_U7_U608         U7_HDRVIN U7_N16831549 U7_N16831496 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U7_R245         0 BOOT  10MEG  
E_U7_ABM167         U7_N16831519 0 VALUE { {IF((V(BOOT) - V(PH_0)) < 2.1,0,1)} 
+    }
X_U7_U609         U7_N16831555 U7_N16831511 U7_N16831498 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U621         PWM_FINAL U7_N16831633 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V49         U7_N16831601 0 5
X_U7_S34    U7_BOOT_ON 0 BOOT VIN Driver_U7_S34 
X_U7_U624         U7_N16778181 U7_SDWN_N U7_BOOT_ON AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U7_D13         PH_0 U7_N16831494 d_d1 
E_U7_ABM79         U7_N16831630 0 VALUE { {IF((V(HDRV) - V(PH_0)) > 1.1  
+ ,0,1)}   }
X_U7_U623         U7_N16776702 VIN LDRV_MASK U7_LDRVIN AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_S3    U7_N16831498 0 HDRV PH_0 Driver_U7_S3 
X_U7_U625         U7_HDRVIN U7_N16778181 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U3_ABMI5         SS_TR 0 VALUE { {IF(V(SS_DISCH) > 0.5, 1.25e-3,0)}    }
C_U3_C12         0 U3_N7413540  1n  
D_U3_D63         0 SS_TR d_d1 
C_U3_C15         0 U3_N7411100  1n  
C_U3_C8         0 SS_TR  0.1p  
E_U3_ABM174         U3_N7413534 0 VALUE { IF(V(SS_TR) < 400m, V(SS_TR) - 20m,  
+ IF(V(SS_TR) > 1400m, 0.6,  
+ V(SS_TR) - ((0.4331*V(SS_TR)*V(SS_TR)) -(0.02511*V(SS_TR)) - 0.03816)))  }
C_U3_C14         0 VREF_GM  1n  
R_U3_R15         U3_N7411094 U3_N7411100  1  
V_U3_V70         U3_N7397984 0 1.7
D_U3_D62         SS_TR U3_N7397984 d_d1 
G_U3_ABMII1         U3_N7397984 SS_TR VALUE { {IF(V(SDWN) > 0.5,0,2.3u)}    }
E_U3_ABM180         U3_N7411094 0 VALUE { IF(V(OCB) > 0.5,1,0)    }
E_U3_ABM178         U3_N7398284 0 VALUE { IF(V(U3_N7413540) < 0.6,
+  V(U3_N7413540),0.6)    }
R_U3_R13         U3_N7413534 U3_N7413540  1  
X_U3_S68    U3_N7411100 0 SS_TR 0 SoftStart_U3_S68 
R_U3_R14         U3_N7398284 VREF_GM  1  
R_U11_R272         U11_N16721310 U11_N16721160  14.4k  
X_U11_U615         N16735875 OCLOWLIMIT U11_N16721200 SET1 U11_N16725776 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U11_D59         U11_N16721160 U11_N16721310 d_d1 
X_U11_U617         SYSCLK U11_N16726116 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
X_U11_U616         U11_N16721150 U11_N16721260 U11_N16721200 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U11_V67         U11_N16721260 0 125m
X_U11_U609         ENAB U11_N16726116 U11_N16725776 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U11_C154         0 U11_N16721160  10p  
E_U11_ABM158         U11_N16721310 0 VALUE { {IF(V(LDRV) > 0.5, 1,0)}    }
E_U11_ABM157         U11_N16721150 0 VALUE { {IF(V(U11_N16721160) > 0.5,   
+ V(OCLOW),0)}   }
X_U2_U136         SDWN SYSCLK U2_N16664960 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U131         U2_RAMP U2_N16664744 SYSCLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_S26    U2_N16665088 0 U2_RAMP 0 Oscillator_U2_S26 
C_U2_C79         U2_RAMP 0  5.1377p  
R_U2_R278         I_RT 0  1  
X_U2_U134         SDWN U2_N16664740 U2_N16665088 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_F1    RT U2_N16664868 U2_N16664888 U2_N16674024 Oscillator_U2_F1 
X_U2_S27    U2_N16664960 0 U2_N16664880 0 Oscillator_U2_S27 
D_U2_D11         U2_RAMP U2_N16664888 d_d1 
X_U2_F2    U2_N16664868 U2_N16664858 U2_N16664888 U2_N16664880 Oscillator_U2_F2
+  
V_U2_V45         U2_N16664888 0 5
V_U2_V46         U2_N16664744 0 2
V_U2_V44         U2_N16664858 0 0.5
X_U2_H1    U2_N16674024 U2_RAMP I_RT 0 Oscillator_U2_H1 
D_U2_D12         U2_N16664880 U2_N16664888 d_d1 
X_U2_U135         SYSCLK U2_N16664740 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_U2_C80         U2_N16664880 0  5.1377p  
E_U2_ABM4         ISLOPE 0 VALUE { MAX(V(U2_N16664880)-0.4,0)*1.875u    }
V_U9_V1         U9_N16624965 0 0.15Vdc
X_U9_U608         U9_N16670765 U9_N16670657 U9_S AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U9_U603         SDWN U9_N16670765 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U2         U9_N16624961 VIN U9_N16624965 U9_UVLO COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U9_U605         U9_S U9_R SS_DISCH N16665795 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U9_U607         U9_N16670765 U9_N16670657 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20n
V_U9_V2         U9_N16624961 0 3.85Vdc
X_U9_U604         ENAB U9_N16500007 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U9_V47         U9_N16667740 0 0.02
X_U9_U606         U9_N16667740 SS_TR U9_R COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U9_U601         U9_N16500007 U9_UVLO SDWN OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U613         U8_N16630346 U8_N16630695 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U8_R282         U8_N16621864 VSENSEINT  1  
V_U8_V5         U8_N16633294 0 0.6Vdc
X_U8_U614         VIN U8_N16633294 U8_N16633723 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U8_V4         U8_N16625450 0 0.012Vdc
X_U8_U611         SDWN U8_N16557840 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U8_V2         U8_N16624483 0 0.564Vdc
V_U8_V1         U8_N16624491 0 0.012Vdc
X_U8_U3         U8_N16625442 VSENSEINT U8_N16625450 OVP COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U8_ABM164         U8_N16621864 0 VALUE { V(V_SNS)    }
V_U8_V3         U8_N16625442 0 0.624Vdc
X_U8_S19    U8_N16634012 0 PWRGD 0 PGOOD_U8_S19 
R_U8_R284         U8_N16630509 U8_N16630346  14k  
C_U8_C159         0 VSENSEINT  1n  
X_U8_U615         U8_N16630695 U8_N16633723 U8_N16634012 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U2         VSENSEINT U8_N16624483 U8_N16624491 U8_UVP COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U612         U8_UVP OVP U8_N16557840 U8_N16630509 NAND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U8_C160         0 U8_N16630346  2n  
V_V46         SET1 GND_0 1
R_R3         PVIN_1 PVIN_0  1m  
G_U20_G1         U20_N16664896 U20_RAMP I_RT 0 -1
X_U20_S26    U20_N16665088 0 U20_RAMP 0 Clock_U20_S26 
D_U20_D11         U20_RAMP U20_N16664896 d_d1 
X_U20_U131         U20_RAMP U20_N16664744 CLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U20_V45         U20_N16664896 0 5
C_U20_C79         U20_RAMP 0  5.1377p  
X_U20_U134         SDWN U20_N16664740 U20_N16665088 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U20_V46         U20_N16664744 0 2
X_U20_U135         CLK U20_N16664740 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
G_U4_ABM2I1         0 COMP VALUE { {LIMIT((V(U4_N7406901) - V(0))*1300u,
+  -110u,110u)}    }
C_U4_C15         0 U4_N16768064  1n  
D_U4_D10         COMP U4_N7407271 d_d1 
R_U4_R15         U4_N16768058 U4_N16768064  1  
G_U4_ABM2I3         0 U4_N7406901 VALUE { {V(VREF_GM) - V(VSENSEINT)}    }
E_U4_ABM8         U4_N7414368 0 VALUE { {IF(V(COMP) > 1.5,1,0)}    }
R_U4_R4         0 COMP  2.384MEG  
C_U4_C5         0 COMP  20.64p  
X_U4_S68    U4_N16768064 0 COMP 0 ErrorAmp_U4_S68 
E_U4_ABM9         U4_N16779469 0 VALUE { {IF(V(SDWN) > 0.5,62m,0.29)}    }
R_U4_R11         U4_N7414368 U4_N7414364  1  
X_U4_U614         U4_N7414364 U4_SDWN_N OCB AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C9         0 U4_N7414364  1n  
D_U4_D9         U4_N16779469 COMP d_d1 
X_U4_U624         SDWN U4_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V6         U4_N7407271 0 1.5
E_U4_ABM180         U4_N16768058 0 VALUE { IF(V(SDWN) > 0.5,1,0)    }
R_U4_R7         0 U4_N7406901  1  
C_U4_C10         0 U4_N7406901  79.6n  
X_U6_U823         U6_N16497188 PWM_CLK U6_N16489522 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U827         U6_N16509390 PWM_CLK U6_N16509288 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R272         U6_N16489522 U6_INDELAYED1  13.68k  
C_U6_C172         0 U6_INDELAYED1  10p  
X_U6_U822         PWM_CLK U6_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_U6_U824         U6_N16489522 U6_INDELAYED1 PWM_CLK U6_OR2OUT1 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C177         0 U6_INDELAYED2  10p  
C_U6_C171         0 U6_N16490100  1n  
R_U6_R273         U6_N16489586 U6_N16490100  1  
X_U6_U6         U6_OR2OUT1 U6_OR2OUT2 U6_N16490100 PWM_FINAL MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R276         U6_N16509288 U6_INDELAYED2  18k  
X_U6_U825         U6_N16509288 U6_INDELAYED2 PWM_CLK U6_OR2OUT2 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U826         PWM_CLK U6_N16509390 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_U6_U621         U6_N16509288 U6_INDELAYED2 d_d PARAMS:
E_U6_ABM13         U6_N16489586 0 VALUE { IF(V(COMP) <0.55 ,1,0)    }
X_U6_U620         U6_N16489522 U6_INDELAYED1 d_d PARAMS:
X_U5_U630         U5_CTRL U5_SLEEP_N U5_SKIP_N AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U628         VREF_GM VSENSEINT U5_HIGH COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U5_D58         U5_N16489275 U5_N16489395 d_d1 
X_U5_U610         U5_N16591585 HDRV U5_VALLEY_ILIMIT OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U638         SYSCLK U5_CLK N16775582 MONONEG_PS PARAMS: PW=200n
X_U5_U624         U5_2 U5_N16645498 U5_CLK2 U5_1 SDWN SET0 DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V83         U5_N16778074 0 1.4
V_U5_V81         U5_N16589086 0 10
X_U5_U622         U5_1 N16861891 U5_CLK1 PH_0 SDWN SET0 DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U618         SDWN U5_N16778058 N16778061 U5_PBIAS SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U608         U5_N16589086 ISW U5_N16591585 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_U640         U5_CLK U5_CLK2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=120n
X_U5_U604         U5_N16589002 ISW U5_CBC_ILIMIT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_U619         SS_TR U5_N16778074 U5_N16778058 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_U606         COMP U5_N16744471 U5_N16864392 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U5_ABM152         U5_ISWF 0 VALUE { {IF(V(U5_N16489275) > 0.5,  
+ V(ISW),-50)}   }
X_U5_U603         PWM_CLK N16528816 SYSCLK SET1 U5_CLK_LOW SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U5_ABM154         U5_SLEEP_N 0 VALUE { {IF(V(SS_TR) > 1.2,  
+ V(U5_N16864392),V(U5_N16848187))}   }
V_U5_V85         U5_N16801909 VSENSEINT 0.01
E_U5_ABM151         U5_N16489395 0 VALUE { {IF(V(HDRV) > 0.5, 1,0)}    }
X_U5_U623         HDRV U5_N16778124 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM164         U5_ICTRL 0 VALUE { ((((V(COMP)
+  -0.25)/62.5k)+1u)-V(ISLOPE))*1MEG    }
X_U5_U600         U5_ICTRL U5_ISWF U5_CTRL COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_U625         SDWN U5_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U632         U5_2 U5_S_HIGH U5_N16650498 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U609         U5_SKIP_N U5_ILIM OVP BOOT_UVLO U5_CLK_LOW AND4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U626         LDRV_MASK N16778131 U5_N16778124 U5_PBIAS U5_N16778124
+  U5_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U643         U5_N16864392 U5_N16846021 U5_N16650498 U5_N16848187
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V80         U5_N16589002 0 11
X_U5_U621         U5_CBC_ILIMIT U5_VALLEY_ILIMIT U5_N16621792 U5_ILIM
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U5_C146         0 U5_N16489275  5p  
X_U5_U629         VREF_GM U5_N16801909 U5_S_HIGH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U5_V84         U5_N16744471 0 0.25
X_U5_U620         HICCUP U5_N16621792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R255         U5_N16489395 U5_N16489275  14.4k  
X_U5_U639         U5_CLK U5_CLK1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=150n
X_U5_U631         U5_HIGH U5_N16645498 U5_N16846021 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
.IC         V(SS_TR )=0
.ENDS TPS54623_TRANS
*$
.subckt Hiccup_U10_S3 1 2 3 4  
S_U10_S3         3 4 1 2 _U10_S3
RS_U10_S3         1 2 1G
.MODEL         _U10_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U10_S3
*$
.subckt Hiccup_U10_S2 1 2 3 4  
S_U10_S2         3 4 1 2 _U10_S2
RS_U10_S2         1 2 1G
.MODEL         _U10_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U10_S2
*$
.subckt Driver_U7_S30 1 2 3 4  
S_U7_S30         3 4 1 2 _U7_S30
RS_U7_S30         1 2 1G
.MODEL         _U7_S30 VSWITCH Roff=10e6 Ron=32m Voff=0.4 Von=1.4
.ends Driver_U7_S30
*$
.subckt Driver_U7_S31 1 2 3 4  
S_U7_S31         3 4 1 2 _U7_S31
RS_U7_S31         1 2 1G
.MODEL         _U7_S31 VSWITCH Roff=10e6 Ron=19m Voff=0.4 Von=1.4
.ends Driver_U7_S31
*$
.subckt Driver_U7_S4 1 2 3 4  
S_U7_S4         3 4 1 2 _U7_S4
RS_U7_S4         1 2 1G
.MODEL         _U7_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U7_S4
*$
.subckt Driver_U7_S2 1 2 3 4  
S_U7_S2         3 4 1 2 _U7_S2
RS_U7_S2         1 2 1G
.MODEL         _U7_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U7_S2
*$
.subckt Driver_U7_S5 1 2 3 4  
S_U7_S5         3 4 1 2 _U7_S5
RS_U7_S5         1 2 1G
.MODEL         _U7_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U7_S5
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt Driver_U7_S34 1 2 3 4  
S_U7_S34         3 4 1 2 _U7_S34
RS_U7_S34         1 2 1G
.MODEL         _U7_S34 VSWITCH Roff=1000e6 Ron=15 Voff=0.2 Von=0.8
.ends Driver_U7_S34
*$
.subckt Driver_U7_S3 1 2 3 4  
S_U7_S3         3 4 1 2 _U7_S3
RS_U7_S3         1 2 1G
.MODEL         _U7_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U7_S3
*$
.subckt SoftStart_U3_S68 1 2 3 4  
S_U3_S68         3 4 1 2 _U3_S68
RS_U3_S68         1 2 1G
.MODEL         _U3_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends SoftStart_U3_S68
*$
.subckt Oscillator_U2_S26 1 2 3 4  
S_U2_S26         3 4 1 2 _U2_S26
RS_U2_S26         1 2 1G
.MODEL         _U2_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U2_S26
*$
.subckt Oscillator_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 -1
VF_U2_F1         1 2 0V
.ends Oscillator_U2_F1
*$
.subckt Oscillator_U2_S27 1 2 3 4  
S_U2_S27         3 4 1 2 _U2_S27
RS_U2_S27         1 2 1G
.MODEL         _U2_S27 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U2_S27
*$
.subckt Oscillator_U2_F2 1 2 3 4  
F_U2_F2         3 4 VF_U2_F2 -1
VF_U2_F2         1 2 0V
.ends Oscillator_U2_F2
*$
.subckt Oscillator_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 -1
VH_U2_H1         1 2 0V
.ends Oscillator_U2_H1
*$
.subckt PGOOD_U8_S19 1 2 3 4  
S_U8_S19         3 4 1 2 _U8_S19
RS_U8_S19         1 2 1G
.MODEL         _U8_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.2 Von=0.8
.ends PGOOD_U8_S19
*$
.subckt Clock_U20_S26 1 2 3 4  
S_U20_S26         3 4 1 2 _U20_S26
RS_U20_S26         1 2 1G
.MODEL         _U20_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Clock_U20_S26
*$
.subckt ErrorAmp_U4_S68 1 2 3 4  
S_U4_S68         3 4 1 2 _U4_S68
RS_U4_S68         1 2 1G
.MODEL         _U4_S68 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends ErrorAmp_U4_S68
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
* PSpice Model Editor - Version 16.0.0
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
* PSpice Model Editor - Version 16.0.0
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT MONONEG_PS in Q Qn PARAMS: PW=1u 
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)<0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)<0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 0, 1)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(YTD)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p IC=0
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONONEG_PS
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$


