Analysis & Synthesis report for proj_ludo
Sun Feb 16 17:25:06 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|i2c_master:DUT|current_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: sampler:pll_0|sampler_0002:sampler_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: clock_divider:i2c_clock
 18. Parameter Settings for User Entity Instance: clock_divider:clk25
 19. Parameter Settings for User Entity Instance: vga_driver:TV_OUT
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Port Connectivity Checks: "vga_driver:TV_OUT"
 22. Port Connectivity Checks: "sampler:pll_0"
 23. Port Connectivity Checks: "bt656_decoder:decoder|divide_by_9:div9"
 24. Port Connectivity Checks: "bt656_decoder:decoder"
 25. Signal Tap Logic Analyzer Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Feb 16 17:25:06 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; proj_ludo                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 746                                         ;
; Total pins                      ; 101                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,441,792                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; proj_ludo          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processors 8-16        ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; verilog/divide_by_9.sv                                             ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/divide_by_9.sv                                             ;             ;
; verilog/bt656_decoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv                                           ;             ;
; verilog/vga_driver.sv                                              ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv                                              ;             ;
; verilog/top.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/top.sv                                                     ;             ;
; verilog/i2cinput.sv                                                ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/i2cinput.sv                                                ;             ;
; verilog/i2c_master.sv                                              ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv                                              ;             ;
; verilog/clock_divider.sv                                           ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/clock_divider.sv                                           ;             ;
; verilog/byte2ledhex.sv                                             ; yes             ; User SystemVerilog HDL File                  ; E:/Personal_Project/FPGA_UART/verilog/byte2ledhex.sv                                             ;             ;
; sampler.v                                                          ; yes             ; User Wizard-Generated File                   ; E:/Personal_Project/FPGA_UART/sampler.v                                                          ; sampler     ;
; sampler/sampler_0002.v                                             ; yes             ; User Verilog HDL File                        ; E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v                                             ; sampler     ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altera_pll.v                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_constant.inc                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/dffeea.inc                             ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/aglobal181.inc                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                          ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf           ;             ;
; db/sld_ela_trigger_flow_sel_us31.tdf                               ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/sld_ela_trigger_flow_sel_us31.tdf                               ;             ;
; db/sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c.v         ; yes             ; Encrypted Auto-Generated Megafunction        ; E:/Personal_Project/FPGA_UART/db/sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c.v         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altsyncram.tdf                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_mux.inc                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altrom.inc                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altram.inc                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altdpram.inc                           ;             ;
; db/altsyncram_jn84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/altsyncram_jn84.tdf                                             ;             ;
; db/decode_tma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/decode_tma.tdf                                                  ;             ;
; db/mux_qib.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/mux_qib.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altdpram.tdf                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/others/maxplus2/memmodes.inc                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/a_hdffe.inc                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altsyncram.inc                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/muxlut.inc                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/bypassff.inc                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/altshift.inc                           ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/declut.inc                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_compare.inc                        ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/cmpconst.inc                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/lpm_counter.inc                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                ;             ;
; db/cntr_s8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/cntr_s8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_85j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/cntr_85j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Personal_Project/FPGA_UART/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_hub.vhd                            ; altera_sld  ;
; db/ip/sldcbc818cf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/school/cpen412/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 473                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 590                      ;
;     -- 7 input functions                    ; 4                        ;
;     -- 6 input functions                    ; 131                      ;
;     -- 5 input functions                    ; 84                       ;
;     -- 4 input functions                    ; 112                      ;
;     -- <=3 input functions                  ; 259                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 746                      ;
;                                             ;                          ;
; I/O pins                                    ; 101                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1441792                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 574                      ;
; Total fan-out                               ; 10579                    ;
; Average fan-out                             ; 6.13                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |top                                                                                                                                    ; 590 (1)             ; 746 (0)                   ; 1441792           ; 0          ; 101  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                                                   ; work         ;
;    |byte2ledhex:OUT|                                                                                                                    ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|byte2ledhex:OUT                                                                                                                                                                                                                                                                                                                            ; byte2ledhex                                           ; work         ;
;       |nibble2hex:fifthNibble|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|byte2ledhex:OUT|nibble2hex:fifthNibble                                                                                                                                                                                                                                                                                                     ; nibble2hex                                            ; work         ;
;       |nibble2hex:firstNibble|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|byte2ledhex:OUT|nibble2hex:firstNibble                                                                                                                                                                                                                                                                                                     ; nibble2hex                                            ; work         ;
;       |nibble2hex:fourthNibble|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|byte2ledhex:OUT|nibble2hex:fourthNibble                                                                                                                                                                                                                                                                                                    ; nibble2hex                                            ; work         ;
;       |nibble2hex:secondNibble|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|byte2ledhex:OUT|nibble2hex:secondNibble                                                                                                                                                                                                                                                                                                    ; nibble2hex                                            ; work         ;
;       |nibble2hex:sixthNibble|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|byte2ledhex:OUT|nibble2hex:sixthNibble                                                                                                                                                                                                                                                                                                     ; nibble2hex                                            ; work         ;
;       |nibble2hex:thirdNibble|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|byte2ledhex:OUT|nibble2hex:thirdNibble                                                                                                                                                                                                                                                                                                     ; nibble2hex                                            ; work         ;
;    |clock_divider:clk25|                                                                                                                ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|clock_divider:clk25                                                                                                                                                                                                                                                                                                                        ; clock_divider                                         ; work         ;
;    |clock_divider:i2c_clock|                                                                                                            ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|clock_divider:i2c_clock                                                                                                                                                                                                                                                                                                                    ; clock_divider                                         ; work         ;
;    |i2c_master:DUT|                                                                                                                     ; 54 (54)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top|i2c_master:DUT                                                                                                                                                                                                                                                                                                                             ; i2c_master                                            ; work         ;
;    |i2cinput:IN|                                                                                                                        ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|i2cinput:IN                                                                                                                                                                                                                                                                                                                                ; i2cinput                                              ; work         ;
;    |sampler:pll_0|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sampler:pll_0                                                                                                                                                                                                                                                                                                                              ; sampler                                               ; sampler      ;
;       |sampler_0002:sampler_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sampler:pll_0|sampler_0002:sampler_inst                                                                                                                                                                                                                                                                                                    ; sampler_0002                                          ; sampler      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sampler:pll_0|sampler_0002:sampler_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 337 (2)             ; 559 (22)                  ; 1441792           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 335 (0)             ; 537 (0)                   ; 1441792           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 335 (67)            ; 537 (138)                 ; 1441792           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                            ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 21 (0)              ; 4 (0)                     ; 1441792           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                            ; work         ;
;                |altsyncram_jn84:auto_generated|                                                                                         ; 21 (0)              ; 4 (4)                     ; 1441792           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jn84:auto_generated                                                                                                                                                 ; altsyncram_jn84                                       ; work         ;
;                   |decode_tma:decode2|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jn84:auto_generated|decode_tma:decode2                                                                                                                              ; decode_tma                                            ; work         ;
;                   |mux_qib:mux3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jn84:auto_generated|mux_qib:mux3                                                                                                                                    ; mux_qib                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 113 (113)           ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 41 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                     ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                              ; work         ;
;                   |sld_ela_trigger_flow_sel_us31:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_us31:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_us31                         ; work         ;
;                      |sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                                  ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_us31:auto_generated|sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                       ; sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (11)             ; 109 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                           ; work         ;
;                   |cntr_s8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_s8i:auto_generated                                                             ; cntr_s8i                                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                           ; work         ;
;                   |cntr_85j:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                      ; cntr_85j                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                           ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                           ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 51 (51)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                            ; work         ;
;    |vga_driver:TV_OUT|                                                                                                                  ; 35 (35)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_driver:TV_OUT                                                                                                                                                                                                                                                                                                                          ; vga_driver                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jn84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 11           ; 131072       ; 11           ; 1441792 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_us31:auto_generated|sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |top|sampler:pll_0                                                                                                                                                                                                                                                                                                        ; sampler.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_master:DUT|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------+------------------------------+-------------------------------+----------------------------+-------------------------+-------------------------+------------------------------+--------------------------------+------------------------------------------+-----------------------------+-------------------------------+-------------------------------+-------------------------+---------------------+--------------------+---------------------+--------------------+
; Name                                     ; current_state.STOP ; current_state.REPEATED_START ; current_state.READ_DATA_START ; current_state.RECEIVE_NACK ; current_state.READ_DATA ; current_state.SEND_DATA ; current_state.SEND_ADDR_READ ; current_state.SEND_REG_ADDRESS ; current_state.RECEIVE_WACK_SEND_REG_ADDR ; current_state.RECEIVE_WACK2 ; current_state.RECEIVE_WACK_RD ; current_state.RECEIVE_WACK_WR ; current_state.SEND_ADDR ; current_state.WRITE ; current_state.READ ; current_state.START ; current_state.IDLE ;
+------------------------------------------+--------------------+------------------------------+-------------------------------+----------------------------+-------------------------+-------------------------+------------------------------+--------------------------------+------------------------------------------+-----------------------------+-------------------------------+-------------------------------+-------------------------+---------------------+--------------------+---------------------+--------------------+
; current_state.IDLE                       ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 0                  ;
; current_state.START                      ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 1                   ; 1                  ;
; current_state.READ                       ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 1                  ; 0                   ; 1                  ;
; current_state.WRITE                      ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 1                   ; 0                  ; 0                   ; 1                  ;
; current_state.SEND_ADDR                  ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 1                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.RECEIVE_WACK_WR            ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 1                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.RECEIVE_WACK_RD            ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 1                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.RECEIVE_WACK2              ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 1                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.RECEIVE_WACK_SEND_REG_ADDR ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 1                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.SEND_REG_ADDRESS           ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 1                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.SEND_ADDR_READ             ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 1                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.SEND_DATA                  ; 0                  ; 0                            ; 0                             ; 0                          ; 0                       ; 1                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.READ_DATA                  ; 0                  ; 0                            ; 0                             ; 0                          ; 1                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.RECEIVE_NACK               ; 0                  ; 0                            ; 0                             ; 1                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.READ_DATA_START            ; 0                  ; 0                            ; 1                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.REPEATED_START             ; 0                  ; 1                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
; current_state.STOP                       ; 1                  ; 0                            ; 0                             ; 0                          ; 0                       ; 0                       ; 0                            ; 0                              ; 0                                        ; 0                           ; 0                             ; 0                             ; 0                       ; 0                   ; 0                  ; 0                   ; 1                  ;
+------------------------------------------+--------------------+------------------------------+-------------------------------+----------------------------+-------------------------+-------------------------+------------------------------+--------------------------------+------------------------------------------+-----------------------------+-------------------------------+-------------------------------+-------------------------+---------------------+--------------------+---------------------+--------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; i2c_master:DUT|current_state~2        ; Lost fanout        ;
; i2c_master:DUT|current_state~3        ; Lost fanout        ;
; i2c_master:DUT|current_state~4        ; Lost fanout        ;
; i2c_master:DUT|current_state~5        ; Lost fanout        ;
; i2c_master:DUT|current_state~6        ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 746   ;
; Number of registers using Synchronous Clear  ; 216   ;
; Number of registers using Synchronous Load   ; 188   ;
; Number of registers using Asynchronous Clear ; 279   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 441   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_driver:TV_OUT|H_sync                                                                                                                                                                                                                                                                                                        ; 2       ;
; vga_driver:TV_OUT|V_sync                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|i2cinput:IN|reg_dest[0]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|clock_divider:i2c_clock|count[1] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|clock_divider:clk25|count[5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|i2cinput:IN|data_to_send[3]      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; No         ; |top|i2c_master:DUT|current_state     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sampler:pll_0|sampler_0002:sampler_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:i2c_clock ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DELAY          ; 500   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk25 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DELAY          ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:TV_OUT ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                        ;
; H_SYNC         ; 96    ; Signed Integer                        ;
; H_BACK         ; 48    ; Signed Integer                        ;
; H_ACT          ; 640   ; Signed Integer                        ;
; H_BLANK        ; 160   ; Signed Integer                        ;
; H_TOTAL        ; 800   ; Signed Integer                        ;
; V_FRONT        ; 11    ; Signed Integer                        ;
; V_SYNC         ; 2     ; Signed Integer                        ;
; V_BACK         ; 33    ; Signed Integer                        ;
; V_ACT          ; 480   ; Signed Integer                        ;
; V_BLANK        ; 46    ; Signed Integer                        ;
; V_TOTAL        ; 526   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 11                                                     ; Untyped        ;
; sld_trigger_bits                                ; 11                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 131072                                                 ; Untyped        ;
; sld_segment_size                                ; 131072                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 2                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 54                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c  ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                      ; Untyped        ;
; sld_current_resource_width                      ; 0                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 11                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; Port Connectivity Checks: "vga_driver:TV_OUT" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; r[7]    ; Input ; Info     ; Stuck at VCC     ;
; r[6]    ; Input ; Info     ; Stuck at GND     ;
; r[5]    ; Input ; Info     ; Stuck at VCC     ;
; r[4]    ; Input ; Info     ; Stuck at GND     ;
; r[3]    ; Input ; Info     ; Stuck at VCC     ;
; r[2]    ; Input ; Info     ; Stuck at GND     ;
; r[1]    ; Input ; Info     ; Stuck at VCC     ;
; r[0]    ; Input ; Info     ; Stuck at GND     ;
; g[5..3] ; Input ; Info     ; Stuck at VCC     ;
; g[1..0] ; Input ; Info     ; Stuck at VCC     ;
; g[7]    ; Input ; Info     ; Stuck at VCC     ;
; g[6]    ; Input ; Info     ; Stuck at GND     ;
; g[2]    ; Input ; Info     ; Stuck at GND     ;
; b[7..6] ; Input ; Info     ; Stuck at VCC     ;
; b[3..2] ; Input ; Info     ; Stuck at VCC     ;
; b[5..4] ; Input ; Info     ; Stuck at GND     ;
; b[1..0] ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sampler:pll_0"                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bt656_decoder:decoder|divide_by_9:div9"                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bt656_decoder:decoder"                                                                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; YCbCr        ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "YCbCr[15..8]" have no fanouts ;
; YCbCr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; field        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; active_video ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; Data_Valid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 11                  ; 11               ; 131072       ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     CLR               ; 2                           ;
;     CLR SCLR          ; 11                          ;
;     ENA CLR SCLR      ; 11                          ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 29                          ;
;     SLD               ; 8                           ;
;     plain             ; 19                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 172                         ;
;     arith             ; 50                          ;
;         1 data inputs ; 50                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 118                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 21                          ;
;         6 data inputs ; 13                          ;
; boundary_port         ; 101                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                   ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; CLK_100              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sampler:pll_0|sampler_0002:sampler_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; TD_CLK_27            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TD_CLK_27                                                                      ; N/A     ;
; TD_CLK_27            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TD_CLK_27                                                                      ; N/A     ;
; TD_H_SYNC            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TD_H_SYNC                                                                      ; N/A     ;
; TD_H_SYNC            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TD_H_SYNC                                                                      ; N/A     ;
; TD_V_SYNC            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TD_V_SYNC                                                                      ; N/A     ;
; TD_V_SYNC            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TD_V_SYNC                                                                      ; N/A     ;
; TV_DATA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[0]                                                                     ; N/A     ;
; TV_DATA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[0]                                                                     ; N/A     ;
; TV_DATA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[1]                                                                     ; N/A     ;
; TV_DATA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[1]                                                                     ; N/A     ;
; TV_DATA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[2]                                                                     ; N/A     ;
; TV_DATA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[2]                                                                     ; N/A     ;
; TV_DATA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[3]                                                                     ; N/A     ;
; TV_DATA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[3]                                                                     ; N/A     ;
; TV_DATA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[4]                                                                     ; N/A     ;
; TV_DATA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[4]                                                                     ; N/A     ;
; TV_DATA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[5]                                                                     ; N/A     ;
; TV_DATA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[5]                                                                     ; N/A     ;
; TV_DATA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[6]                                                                     ; N/A     ;
; TV_DATA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[6]                                                                     ; N/A     ;
; TV_DATA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[7]                                                                     ; N/A     ;
; TV_DATA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TV_DATA[7]                                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Feb 16 17:24:44 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj_ludo -c proj_ludo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog/divide_by_9.sv
    Info (12023): Found entity 1: divide_by_9 File: E:/Personal_Project/FPGA_UART/verilog/divide_by_9.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file verilog/bt656_decoder.sv
    Info (12023): Found entity 1: bt656_decoder File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 1
    Info (12023): Found entity 2: ITU_656_Decoder File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga_driver.sv
    Info (12023): Found entity 1: vga_driver File: E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/top.sv
    Info (12023): Found entity 1: top File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/proj_ludo.sv
    Info (12023): Found entity 1: i2c_master_tb File: E:/Personal_Project/FPGA_UART/verilog/proj_ludo.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/i2cinput.sv
    Info (12023): Found entity 1: i2cinput File: E:/Personal_Project/FPGA_UART/verilog/i2cinput.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/i2c_master.sv
    Info (12023): Found entity 1: i2c_master File: E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: E:/Personal_Project/FPGA_UART/verilog/clock_divider.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file verilog/byte2ledhex.sv
    Info (12023): Found entity 1: byte2ledhex File: E:/Personal_Project/FPGA_UART/verilog/byte2ledhex.sv Line: 1
    Info (12023): Found entity 2: nibble2hex File: E:/Personal_Project/FPGA_UART/verilog/byte2ledhex.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file sampler.v
    Info (12023): Found entity 1: sampler File: E:/Personal_Project/FPGA_UART/sampler.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sampler/sampler_0002.v
    Info (12023): Found entity 1: sampler_0002 File: E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sampler_tb.sv
    Info (12023): Found entity 1: sampler_tb File: E:/Personal_Project/FPGA_UART/sampler_tb.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "bt656_decoder" for hierarchy "bt656_decoder:decoder" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 32
Warning (10230): Verilog HDL assignment warning at bt656_decoder.sv(12): truncated value with size 32 to match size of target (16) File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 12
Warning (10230): Verilog HDL assignment warning at bt656_decoder.sv(77): truncated value with size 32 to match size of target (16) File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 77
Warning (10240): Verilog HDL Always Construct warning at bt656_decoder.sv(17): inferring latch(es) for variable "active_video", which holds its previous value in one or more paths through the always construct File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 17
Warning (10034): Output port "field" at bt656_decoder.sv(1) has no driver File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 1
Info (10041): Inferred latch for "active_video" at bt656_decoder.sv(17) File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 17
Info (12128): Elaborating entity "divide_by_9" for hierarchy "bt656_decoder:decoder|divide_by_9:div9" File: E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv Line: 15
Info (12128): Elaborating entity "sampler" for hierarchy "sampler:pll_0" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 34
Info (12128): Elaborating entity "sampler_0002" for hierarchy "sampler:pll_0|sampler_0002:sampler_inst" File: E:/Personal_Project/FPGA_UART/sampler.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "sampler:pll_0|sampler_0002:sampler_inst|altera_pll:altera_pll_i" File: E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sampler:pll_0|sampler_0002:sampler_inst|altera_pll:altera_pll_i" File: E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v Line: 85
Info (12133): Instantiated megafunction "sampler:pll_0|sampler_0002:sampler_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:i2c_clock" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 36
Warning (10230): Verilog HDL assignment warning at clock_divider.sv(14): truncated value with size 32 to match size of target (10) File: E:/Personal_Project/FPGA_UART/verilog/clock_divider.sv Line: 14
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk25" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 37
Warning (10230): Verilog HDL assignment warning at clock_divider.sv(14): truncated value with size 32 to match size of target (10) File: E:/Personal_Project/FPGA_UART/verilog/clock_divider.sv Line: 14
Info (12128): Elaborating entity "i2cinput" for hierarchy "i2cinput:IN" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 40
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:DUT" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 43
Warning (10036): Verilog HDL or VHDL warning at i2c_master.sv(36): object "sda_reg" assigned a value but never read File: E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv Line: 36
Warning (10230): Verilog HDL assignment warning at i2c_master.sv(44): truncated value with size 32 to match size of target (8) File: E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv Line: 44
Info (10264): Verilog HDL Case Statement information at i2c_master.sv(75): all case item expressions in this case statement are onehot File: E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv Line: 75
Info (12128): Elaborating entity "byte2ledhex" for hierarchy "byte2ledhex:OUT" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 44
Info (12128): Elaborating entity "nibble2hex" for hierarchy "byte2ledhex:OUT|nibble2hex:firstNibble" File: E:/Personal_Project/FPGA_UART/verilog/byte2ledhex.sv Line: 3
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:TV_OUT" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 45
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(48): truncated value with size 32 to match size of target (11) File: E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv Line: 48
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(64): truncated value with size 32 to match size of target (11) File: E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_us31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_us31 File: E:/Personal_Project/FPGA_UART/db/sld_ela_trigger_flow_sel_us31.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c File: E:/Personal_Project/FPGA_UART/db/sld_reserved_proj_ludo_auto_signaltap_0_flow_mgr_c90c.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jn84.tdf
    Info (12023): Found entity 1: altsyncram_jn84 File: E:/Personal_Project/FPGA_UART/db/altsyncram_jn84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: E:/Personal_Project/FPGA_UART/db/decode_tma.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qib.tdf
    Info (12023): Found entity 1: mux_qib File: E:/Personal_Project/FPGA_UART/db/mux_qib.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: E:/Personal_Project/FPGA_UART/db/mux_glc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/Personal_Project/FPGA_UART/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf
    Info (12023): Found entity 1: cntr_s8i File: E:/Personal_Project/FPGA_UART/db/cntr_s8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: E:/Personal_Project/FPGA_UART/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j File: E:/Personal_Project/FPGA_UART/db/cntr_85j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: E:/Personal_Project/FPGA_UART/db/cntr_49i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: E:/Personal_Project/FPGA_UART/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/Personal_Project/FPGA_UART/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/Personal_Project/FPGA_UART/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.02.16.17:24:57 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Personal_Project/FPGA_UART/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "red[0]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "red[1]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "red[2]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "red[3]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "red[4]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "red[5]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "red[6]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "red[7]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 12
    Warning (13410): Pin "green[0]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "green[1]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "green[2]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "green[3]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "green[4]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "green[5]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "green[6]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "green[7]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 13
    Warning (13410): Pin "blue[0]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "blue[1]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "blue[2]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "blue[3]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "blue[4]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "blue[5]" is stuck at GND File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "blue[6]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "blue[7]" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 14
    Warning (13410): Pin "vga_sync" is stuck at VCC File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Personal_Project/FPGA_UART/output_files/proj_ludo.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/Personal_Project/FPGA_UART/verilog/top.sv Line: 2
Info (21057): Implemented 1346 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1063 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Sun Feb 16 17:25:06 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Personal_Project/FPGA_UART/output_files/proj_ludo.map.smsg.


