INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/pixel_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-2458] undeclared symbol ball_left, assumed default net type wire [C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/pixel_gen.v:71]
INFO: [VRFC 10-2458] undeclared symbol ball_right, assumed default net type wire [C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/pixel_gen.v:72]
INFO: [VRFC 10-2458] undeclared symbol ball_top, assumed default net type wire [C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/pixel_gen.v:73]
INFO: [VRFC 10-2458] undeclared symbol ball_bot, assumed default net type wire [C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/pixel_gen.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sources_1/new/AISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sim_1/new/vga_sync_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
