# Study Plan — Getting started with Verification

This is a small study plan to help you get started with functional verification.

![study plan diagram](./images/plan.svg)

## Week 1 — Basics

- Learn SystemVerilog syntax and simulation basics.
- Read about assertions and simple monitors.

## Week 2 — Testbench

- Learn UVM components and a basic agent architecture.

## Week 3 — Coverage & Debugging

- Practice writing covergroups and simple debug strategies.
