EDA Netlist Writer report for practica4
<<<<<<< HEAD
Fri Mar 31 08:06:19 2023
=======
Fri Mar 24 10:52:28 2023
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
<<<<<<< HEAD
; EDA Netlist Writer Status ; Successful - Fri Mar 31 08:06:18 2023 ;
=======
; EDA Netlist Writer Status ; Successful - Fri Mar 24 10:52:28 2023 ;
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
; Revision Name             ; practica4                             ;
; Top-level Entity Name     ; practica4                             ;
; Family                    ; MAX 10                                ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
<<<<<<< HEAD
; Generate functional simulation netlist                                                            ; On                     ;
=======
; Generate functional simulation netlist                                                            ; Off                    ;
; Time scale                                                                                        ; 1 ps                   ;
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


<<<<<<< HEAD
+---------------------------------------------------------------------+
; Simulation Generated Files                                          ;
+---------------------------------------------------------------------+
; Generated Files                                                     ;
+---------------------------------------------------------------------+
; C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim//practica4.vho ;
+---------------------------------------------------------------------+
=======
+------------------------------------------------------------------------+
; Simulation Generated Files                                             ;
+------------------------------------------------------------------------+
; Generated Files                                                        ;
+------------------------------------------------------------------------+
; C:/intelFPGA_lite/18.0/oac/practica4/simulation/modelsim/practica4.vho ;
+------------------------------------------------------------------------+
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
<<<<<<< HEAD
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Mar 31 08:06:17 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file practica4.vho in folder "C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4632 megabytes
    Info: Processing ended: Fri Mar 31 08:06:19 2023
    Info: Elapsed time: 00:00:02
=======
    Info: Processing started: Fri Mar 24 10:52:27 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off practica4 -c practica4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file practica4.vho in folder "C:/intelFPGA_lite/18.0/oac/practica4/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Fri Mar 24 10:52:28 2023
    Info: Elapsed time: 00:00:01
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
    Info: Total CPU time (on all processors): 00:00:01


