{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 12 16:39:51 2012 " "Info: Processing started: Thu Jul 12 16:39:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c MainController " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c MainController" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../packages/filter_masks.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../packages/filter_masks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_masks " "Info: Found design unit 1: filter_masks" {  } { { "../packages/filter_masks.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/packages/filter_masks.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../packages/matrix_types.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../packages/matrix_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_types " "Info: Found design unit 1: matrix_types" {  } { { "../packages/matrix_types.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/packages/matrix_types.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../packages/mem_size.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../packages/mem_size.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_size " "Info: Found design unit 1: mem_size" {  } { { "../packages/mem_size.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/packages/mem_size.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/ConvolutionHV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/ConvolutionHV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionHV-rtl " "Info: Found design unit 1: ConvolutionHV-rtl" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionHV " "Info: Found entity 1: ConvolutionHV" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/ConvolutionN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/ConvolutionN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionN-rtl " "Info: Found design unit 1: ConvolutionN-rtl" {  } { { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionN " "Info: Found entity 1: ConvolutionN" {  } { { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/MAC_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/MAC_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC_signed-rtl " "Info: Found design unit 1: MAC_signed-rtl" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAC_signed " "Info: Found entity 1: MAC_signed" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/MainController.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/MainController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainController-rtl " "Info: Found design unit 1: MainController-rtl" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MainController " "Info: Found entity 1: MainController" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/MemImgROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/MemImgROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemImgROM-rtl " "Info: Found design unit 1: MemImgROM-rtl" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MemImgROM " "Info: Found entity 1: MemImgROM" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/Saturator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/Saturator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturator-sature " "Info: Found design unit 1: Saturator-sature" {  } { { "../vhdl/Saturator.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/Saturator.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Saturator " "Info: Found entity 1: Saturator" {  } { { "../vhdl/Saturator.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/Saturator.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/SelectAC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/SelectAC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectAC-conv " "Info: Found design unit 1: SelectAC-conv" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SelectAC " "Info: Found entity 1: SelectAC" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainController " "Info: Elaborating entity \"MainController\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init MainController.vhd(120) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(120): signal \"init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count MainController.vhd(121) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(121): signal \"sig_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count_i MainController.vhd(121) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(121): signal \"sig_count_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count_i MainController.vhd(122) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(122): signal \"sig_count_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count MainController.vhd(124) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(124): signal \"sig_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "si_q MainController.vhd(125) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(125): signal \"si_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "si_addr_i MainController.vhd(118) " "Warning (10631): VHDL Process Statement warning at MainController.vhd(118): inferring latch(es) for signal or variable \"si_addr_i\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "si_addr_j MainController.vhd(118) " "Warning (10631): VHDL Process Statement warning at MainController.vhd(118): inferring latch(es) for signal or variable \"si_addr_j\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sc_img_in MainController.vhd(118) " "Warning (10631): VHDL Process Statement warning at MainController.vhd(118): inferring latch(es) for signal or variable \"sc_img_in\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[9\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[9\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[8\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[8\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[7\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[7\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[6\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[6\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[9\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[9\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[8\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[8\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[7\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[7\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[6\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[6\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[6\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[6\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[7\] MainController.vhd(118) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[7\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_j\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_j\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_j\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_j\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_j\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_j\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[0\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_i\[0\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[1\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_i\[1\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[2\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_i\[2\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[3\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_i\[3\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[4\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_i\[4\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[5\] MainController.vhd(118) " "Info (10041): Inferred latch for \"si_addr_i\[5\]\" at MainController.vhd(118)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "si_q " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"si_q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sc_img_in " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sc_img_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sc_img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sc_img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemImgROM MemImgROM:imgROM " "Info: Elaborating entity \"MemImgROM\" for hierarchy \"MemImgROM:imgROM\"" {  } { { "../vhdl/MainController.vhd" "imgROM" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom MemImgROM.vhd(1803) " "Warning (10540): VHDL Signal Declaration warning at MemImgROM.vhd(1803): used explicit default value for signal \"rom\" because signal was never assigned a value" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1803 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom MemImgROM.vhd(1810) " "Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal \"rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_i MemImgROM.vhd(1810) " "Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal \"addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_j MemImgROM.vhd(1810) " "Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal \"addr_j\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "q " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "t " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"t\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "q " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConvolutionN ConvolutionN:convN " "Info: Elaborating entity \"ConvolutionN\" for hierarchy \"ConvolutionN:convN\"" {  } { { "../vhdl/MainController.vhd" "convN" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_in " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sig_img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sig_img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_in " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConvolutionHV ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con " "Info: Elaborating entity \"ConvolutionHV\" for hierarchy \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\"" {  } { { "../vhdl/ConvolutionN.vhd" "\\gen_lin:1:gen_col:1:con" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[0\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[0\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[1\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[1\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[2\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[2\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[3\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[3\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[4\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[4\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[5\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[5\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[6\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[6\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[7\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"pixel_out\[7\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[0\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[0\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[1\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[1\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[2\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[2\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[3\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[3\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[4\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[4\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[5\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[5\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[6\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[6\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[7\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[7\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[8\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[8\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[9\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[9\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[10\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[10\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[11\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[11\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[12\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[12\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[13\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[13\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[14\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[14\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[15\] ConvolutionHV.vhd(184) " "Info (10041): Inferred latch for \"sig_s\[15\]\" at ConvolutionHV.vhd(184)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectAC ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH " "Info: Elaborating entity \"SelectAC\" for hierarchy \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\"" {  } { { "../vhdl/ConvolutionHV.vhd" "macH" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saturator ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|Saturator:sat " "Info: Elaborating entity \"Saturator\" for hierarchy \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|Saturator:sat\"" {  } { { "../vhdl/ConvolutionHV.vhd" "sat" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sig_count_j\[0\] data_in GND " "Warning (14130): Reduced register \"sig_count_j\[0\]\" with stuck data_in port to stuck value GND" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sig_count_j\[1\] data_in GND " "Warning (14130): Reduced register \"sig_count_j\[1\]\" with stuck data_in port to stuck value GND" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sig_count_j\[2\] data_in GND " "Warning (14130): Reduced register \"sig_count_j\[2\]\" with stuck data_in port to stuck value GND" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|sload_reg\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 140 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 140 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[0\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[2\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|SelectAC:macV\|a_reg\[7\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[3\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:8:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:7:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 140 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macV\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|SelectAC:macV\|a_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[4\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|SelectAC:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|SelectAC:macH\|b_reg\[1\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[6\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|SelectAC:macV\|a_reg\[5\]\"" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "MemImgROM:imgROM\|q\[6\]\[8\]\[7\] MemImgROM:imgROM\|q\[7\]\[8\]\[7\] " "Info: Duplicate register \"MemImgROM:imgROM\|q\[6\]\[8\]\[7\]\" merged to single register \"MemImgROM:imgROM\|q\[7\]\[8\]\[7\]\"" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MemImgROM:imgROM\|q\[6\]\[6\]\[7\] MemImgROM:imgROM\|q\[7\]\[6\]\[7\] " "Info: Duplicate register \"MemImgROM:imgROM\|q\[6\]\[6\]\[7\]\" merged to single register \"MemImgROM:imgROM\|q\[7\]\[6\]\[7\]\"" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MemImgROM:imgROM\|q\[6\]\[0\]\[7\] MemImgROM:imgROM\|q\[7\]\[0\]\[7\] " "Info: Duplicate register \"MemImgROM:imgROM\|q\[6\]\[0\]\[7\]\" merged to single register \"MemImgROM:imgROM\|q\[7\]\[0\]\[7\]\"" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MemImgROM:imgROM\|q\[3\]\[9\]\[6\] MemImgROM:imgROM\|q\[4\]\[9\]\[6\] " "Info: Duplicate register \"MemImgROM:imgROM\|q\[3\]\[9\]\[6\]\" merged to single register \"MemImgROM:imgROM\|q\[4\]\[9\]\[6\]\"" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MemImgROM:imgROM\|q\[3\]\[6\]\[7\] MemImgROM:imgROM\|q\[4\]\[6\]\[7\] " "Info: Duplicate register \"MemImgROM:imgROM\|q\[3\]\[6\]\[7\]\" merged to single register \"MemImgROM:imgROM\|q\[4\]\[6\]\[7\]\"" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MemImgROM:imgROM\|q\[3\]\[1\]\[6\] MemImgROM:imgROM\|q\[4\]\[1\]\[6\] " "Info: Duplicate register \"MemImgROM:imgROM\|q\[3\]\[1\]\[6\]\" merged to single register \"MemImgROM:imgROM\|q\[4\]\[1\]\[6\]\"" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sc_img_in\[6\]\[8\]\[7\] sc_img_in\[7\]\[8\]\[7\] " "Info: Duplicate LATCH primitive \"sc_img_in\[6\]\[8\]\[7\]\" merged with LATCH primitive \"sc_img_in\[7\]\[8\]\[7\]\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sc_img_in\[6\]\[6\]\[7\] sc_img_in\[7\]\[6\]\[7\] " "Info: Duplicate LATCH primitive \"sc_img_in\[6\]\[6\]\[7\]\" merged with LATCH primitive \"sc_img_in\[7\]\[6\]\[7\]\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sc_img_in\[6\]\[0\]\[7\] sc_img_in\[7\]\[0\]\[7\] " "Info: Duplicate LATCH primitive \"sc_img_in\[6\]\[0\]\[7\]\" merged with LATCH primitive \"sc_img_in\[7\]\[0\]\[7\]\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sc_img_in\[3\]\[9\]\[6\] sc_img_in\[4\]\[9\]\[6\] " "Info: Duplicate LATCH primitive \"sc_img_in\[3\]\[9\]\[6\]\" merged with LATCH primitive \"sc_img_in\[4\]\[9\]\[6\]\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sc_img_in\[3\]\[6\]\[7\] sc_img_in\[4\]\[6\]\[7\] " "Info: Duplicate LATCH primitive \"sc_img_in\[3\]\[6\]\[7\]\" merged with LATCH primitive \"sc_img_in\[4\]\[6\]\[7\]\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sc_img_in\[3\]\[1\]\[6\] sc_img_in\[4\]\[1\]\[6\] " "Info: Duplicate LATCH primitive \"sc_img_in\[3\]\[1\]\[6\]\" merged with LATCH primitive \"sc_img_in\[4\]\[1\]\[6\]\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[4\] " "Warning: Latch si_addr_i\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[4\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[3\] " "Warning: Latch si_addr_j\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[3\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[3\] " "Warning: Latch si_addr_i\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[3\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[5\] " "Warning: Latch si_addr_j\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[5\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[4\] " "Warning: Latch si_addr_j\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[4\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[5\] " "Warning: Latch si_addr_i\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[5\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "MemImgROM:imgROM\|q\[3\]\[4\]\[7\] MemImgROM:imgROM\|q\[4\]\[4\]\[7\] " "Info: Duplicate register \"MemImgROM:imgROM\|q\[3\]\[4\]\[7\]\" merged to single register \"MemImgROM:imgROM\|q\[4\]\[4\]\[7\]\"" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sc_img_in\[3\]\[4\]\[7\] sc_img_in\[4\]\[4\]\[7\] " "Info: Duplicate LATCH primitive \"sc_img_in\[3\]\[4\]\[7\]\" merged with LATCH primitive \"sc_img_in\[4\]\[4\]\[7\]\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "373 100 " "Info: 373 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:8:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:7:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:6:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:5:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:4:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:3:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:2:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:8:gen_col:1:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:8:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:7:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:6:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:5:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:4:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:3:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:2:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:7:gen_col:1:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bH\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bH\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bV\[2\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:8:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sload " "Warning (15610): No output dependent on input pin \"sload\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17601 " "Info: Implemented 17601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "512 " "Info: Implemented 512 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "17086 " "Info: Implemented 17086 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Info: Allocated 354 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 12 16:41:45 2012 " "Info: Processing ended: Thu Jul 12 16:41:45 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Info: Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 12 16:41:47 2012 " "Info: Processing started: Thu Jul 12 16:41:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off quartus -c MainController " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off quartus -c MainController" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MainController EP2C70F896C6 " "Info: Automatically selected device EP2C70F896C6 for design MainController" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "20959 Top " "Info: Previous placement does not exist for 20959 of 20959 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "515 515 " "Warning: No exact pin location assignment(s) for 515 pins of 515 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sload " "Info: Pin sload not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { sload } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sload } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sload } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[0\] " "Info: Pin o\[8\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[1\] " "Info: Pin o\[8\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[2\] " "Info: Pin o\[8\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[3\] " "Info: Pin o\[8\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[4\] " "Info: Pin o\[8\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[5\] " "Info: Pin o\[8\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[6\] " "Info: Pin o\[8\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[8\]\[7\] " "Info: Pin o\[8\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[0\] " "Info: Pin o\[8\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[1\] " "Info: Pin o\[8\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[2\] " "Info: Pin o\[8\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[3\] " "Info: Pin o\[8\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[4\] " "Info: Pin o\[8\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[5\] " "Info: Pin o\[8\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[6\] " "Info: Pin o\[8\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[7\]\[7\] " "Info: Pin o\[8\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[0\] " "Info: Pin o\[8\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[1\] " "Info: Pin o\[8\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[2\] " "Info: Pin o\[8\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[3\] " "Info: Pin o\[8\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[4\] " "Info: Pin o\[8\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[5\] " "Info: Pin o\[8\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[6\] " "Info: Pin o\[8\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[6\]\[7\] " "Info: Pin o\[8\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[0\] " "Info: Pin o\[8\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[1\] " "Info: Pin o\[8\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[2\] " "Info: Pin o\[8\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[3\] " "Info: Pin o\[8\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[4\] " "Info: Pin o\[8\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[5\] " "Info: Pin o\[8\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[6\] " "Info: Pin o\[8\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[5\]\[7\] " "Info: Pin o\[8\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[0\] " "Info: Pin o\[8\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[1\] " "Info: Pin o\[8\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[2\] " "Info: Pin o\[8\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[3\] " "Info: Pin o\[8\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[4\] " "Info: Pin o\[8\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[5\] " "Info: Pin o\[8\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[6\] " "Info: Pin o\[8\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[4\]\[7\] " "Info: Pin o\[8\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[0\] " "Info: Pin o\[8\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[1\] " "Info: Pin o\[8\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[2\] " "Info: Pin o\[8\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[3\] " "Info: Pin o\[8\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[4\] " "Info: Pin o\[8\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[5\] " "Info: Pin o\[8\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[6\] " "Info: Pin o\[8\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[3\]\[7\] " "Info: Pin o\[8\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[0\] " "Info: Pin o\[8\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[1\] " "Info: Pin o\[8\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[2\] " "Info: Pin o\[8\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[3\] " "Info: Pin o\[8\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[4\] " "Info: Pin o\[8\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[5\] " "Info: Pin o\[8\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[6\] " "Info: Pin o\[8\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[2\]\[7\] " "Info: Pin o\[8\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[0\] " "Info: Pin o\[8\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[1\] " "Info: Pin o\[8\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[2\] " "Info: Pin o\[8\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[3\] " "Info: Pin o\[8\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[4\] " "Info: Pin o\[8\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[5\] " "Info: Pin o\[8\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[6\] " "Info: Pin o\[8\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[8\]\[1\]\[7\] " "Info: Pin o\[8\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[8][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[8][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[0\] " "Info: Pin o\[7\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[1\] " "Info: Pin o\[7\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[2\] " "Info: Pin o\[7\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[3\] " "Info: Pin o\[7\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[4\] " "Info: Pin o\[7\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[5\] " "Info: Pin o\[7\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[6\] " "Info: Pin o\[7\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[8\]\[7\] " "Info: Pin o\[7\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[0\] " "Info: Pin o\[7\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[1\] " "Info: Pin o\[7\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[2\] " "Info: Pin o\[7\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[3\] " "Info: Pin o\[7\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[4\] " "Info: Pin o\[7\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[5\] " "Info: Pin o\[7\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[6\] " "Info: Pin o\[7\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[7\]\[7\] " "Info: Pin o\[7\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[0\] " "Info: Pin o\[7\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[1\] " "Info: Pin o\[7\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[2\] " "Info: Pin o\[7\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[3\] " "Info: Pin o\[7\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[4\] " "Info: Pin o\[7\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[5\] " "Info: Pin o\[7\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[6\] " "Info: Pin o\[7\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[6\]\[7\] " "Info: Pin o\[7\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[0\] " "Info: Pin o\[7\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[1\] " "Info: Pin o\[7\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[2\] " "Info: Pin o\[7\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[3\] " "Info: Pin o\[7\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[4\] " "Info: Pin o\[7\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[5\] " "Info: Pin o\[7\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[6\] " "Info: Pin o\[7\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[5\]\[7\] " "Info: Pin o\[7\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[0\] " "Info: Pin o\[7\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[1\] " "Info: Pin o\[7\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[2\] " "Info: Pin o\[7\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[3\] " "Info: Pin o\[7\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[4\] " "Info: Pin o\[7\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[5\] " "Info: Pin o\[7\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[6\] " "Info: Pin o\[7\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[4\]\[7\] " "Info: Pin o\[7\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[0\] " "Info: Pin o\[7\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[1\] " "Info: Pin o\[7\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[2\] " "Info: Pin o\[7\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[3\] " "Info: Pin o\[7\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[4\] " "Info: Pin o\[7\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[5\] " "Info: Pin o\[7\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[6\] " "Info: Pin o\[7\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[3\]\[7\] " "Info: Pin o\[7\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[0\] " "Info: Pin o\[7\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[1\] " "Info: Pin o\[7\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[2\] " "Info: Pin o\[7\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[3\] " "Info: Pin o\[7\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[4\] " "Info: Pin o\[7\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[5\] " "Info: Pin o\[7\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[6\] " "Info: Pin o\[7\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[2\]\[7\] " "Info: Pin o\[7\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[0\] " "Info: Pin o\[7\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[1\] " "Info: Pin o\[7\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[2\] " "Info: Pin o\[7\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[3\] " "Info: Pin o\[7\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[4\] " "Info: Pin o\[7\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[5\] " "Info: Pin o\[7\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[6\] " "Info: Pin o\[7\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\]\[1\]\[7\] " "Info: Pin o\[7\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[7][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[0\] " "Info: Pin o\[6\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[1\] " "Info: Pin o\[6\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[2\] " "Info: Pin o\[6\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[3\] " "Info: Pin o\[6\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[4\] " "Info: Pin o\[6\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[5\] " "Info: Pin o\[6\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[6\] " "Info: Pin o\[6\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[8\]\[7\] " "Info: Pin o\[6\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[0\] " "Info: Pin o\[6\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[1\] " "Info: Pin o\[6\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[2\] " "Info: Pin o\[6\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[3\] " "Info: Pin o\[6\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[4\] " "Info: Pin o\[6\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[5\] " "Info: Pin o\[6\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[6\] " "Info: Pin o\[6\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[7\]\[7\] " "Info: Pin o\[6\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[0\] " "Info: Pin o\[6\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[1\] " "Info: Pin o\[6\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[2\] " "Info: Pin o\[6\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[3\] " "Info: Pin o\[6\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[4\] " "Info: Pin o\[6\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[5\] " "Info: Pin o\[6\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[6\] " "Info: Pin o\[6\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[6\]\[7\] " "Info: Pin o\[6\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[0\] " "Info: Pin o\[6\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[1\] " "Info: Pin o\[6\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[2\] " "Info: Pin o\[6\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[3\] " "Info: Pin o\[6\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[4\] " "Info: Pin o\[6\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[5\] " "Info: Pin o\[6\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[6\] " "Info: Pin o\[6\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[5\]\[7\] " "Info: Pin o\[6\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[0\] " "Info: Pin o\[6\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[1\] " "Info: Pin o\[6\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[2\] " "Info: Pin o\[6\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[3\] " "Info: Pin o\[6\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[4\] " "Info: Pin o\[6\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[5\] " "Info: Pin o\[6\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[6\] " "Info: Pin o\[6\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[4\]\[7\] " "Info: Pin o\[6\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[0\] " "Info: Pin o\[6\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[1\] " "Info: Pin o\[6\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[2\] " "Info: Pin o\[6\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[3\] " "Info: Pin o\[6\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[4\] " "Info: Pin o\[6\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[5\] " "Info: Pin o\[6\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[6\] " "Info: Pin o\[6\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[3\]\[7\] " "Info: Pin o\[6\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[0\] " "Info: Pin o\[6\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[1\] " "Info: Pin o\[6\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[2\] " "Info: Pin o\[6\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[3\] " "Info: Pin o\[6\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[4\] " "Info: Pin o\[6\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[5\] " "Info: Pin o\[6\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[6\] " "Info: Pin o\[6\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[2\]\[7\] " "Info: Pin o\[6\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[0\] " "Info: Pin o\[6\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[1\] " "Info: Pin o\[6\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[2\] " "Info: Pin o\[6\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[3\] " "Info: Pin o\[6\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[4\] " "Info: Pin o\[6\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[5\] " "Info: Pin o\[6\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[6\] " "Info: Pin o\[6\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\]\[1\]\[7\] " "Info: Pin o\[6\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[6][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[0\] " "Info: Pin o\[5\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[1\] " "Info: Pin o\[5\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[2\] " "Info: Pin o\[5\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[3\] " "Info: Pin o\[5\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[4\] " "Info: Pin o\[5\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[5\] " "Info: Pin o\[5\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[6\] " "Info: Pin o\[5\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[8\]\[7\] " "Info: Pin o\[5\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[0\] " "Info: Pin o\[5\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[1\] " "Info: Pin o\[5\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[2\] " "Info: Pin o\[5\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[3\] " "Info: Pin o\[5\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[4\] " "Info: Pin o\[5\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[5\] " "Info: Pin o\[5\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[6\] " "Info: Pin o\[5\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[7\]\[7\] " "Info: Pin o\[5\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[0\] " "Info: Pin o\[5\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[1\] " "Info: Pin o\[5\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[2\] " "Info: Pin o\[5\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[3\] " "Info: Pin o\[5\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[4\] " "Info: Pin o\[5\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[5\] " "Info: Pin o\[5\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[6\] " "Info: Pin o\[5\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[6\]\[7\] " "Info: Pin o\[5\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[0\] " "Info: Pin o\[5\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[1\] " "Info: Pin o\[5\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[2\] " "Info: Pin o\[5\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[3\] " "Info: Pin o\[5\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[4\] " "Info: Pin o\[5\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[5\] " "Info: Pin o\[5\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[6\] " "Info: Pin o\[5\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[5\]\[7\] " "Info: Pin o\[5\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[0\] " "Info: Pin o\[5\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[1\] " "Info: Pin o\[5\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[2\] " "Info: Pin o\[5\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[3\] " "Info: Pin o\[5\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[4\] " "Info: Pin o\[5\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[5\] " "Info: Pin o\[5\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[6\] " "Info: Pin o\[5\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[4\]\[7\] " "Info: Pin o\[5\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[0\] " "Info: Pin o\[5\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[1\] " "Info: Pin o\[5\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[2\] " "Info: Pin o\[5\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[3\] " "Info: Pin o\[5\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[4\] " "Info: Pin o\[5\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[5\] " "Info: Pin o\[5\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[6\] " "Info: Pin o\[5\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[3\]\[7\] " "Info: Pin o\[5\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[0\] " "Info: Pin o\[5\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[1\] " "Info: Pin o\[5\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[2\] " "Info: Pin o\[5\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[3\] " "Info: Pin o\[5\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[4\] " "Info: Pin o\[5\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[5\] " "Info: Pin o\[5\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[6\] " "Info: Pin o\[5\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[2\]\[7\] " "Info: Pin o\[5\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[0\] " "Info: Pin o\[5\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[1\] " "Info: Pin o\[5\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[2\] " "Info: Pin o\[5\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[3\] " "Info: Pin o\[5\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[4\] " "Info: Pin o\[5\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[5\] " "Info: Pin o\[5\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[6\] " "Info: Pin o\[5\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\]\[1\]\[7\] " "Info: Pin o\[5\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[5][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[0\] " "Info: Pin o\[4\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[1\] " "Info: Pin o\[4\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[2\] " "Info: Pin o\[4\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[3\] " "Info: Pin o\[4\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[4\] " "Info: Pin o\[4\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[5\] " "Info: Pin o\[4\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[6\] " "Info: Pin o\[4\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[8\]\[7\] " "Info: Pin o\[4\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[0\] " "Info: Pin o\[4\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[1\] " "Info: Pin o\[4\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[2\] " "Info: Pin o\[4\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[3\] " "Info: Pin o\[4\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[4\] " "Info: Pin o\[4\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[5\] " "Info: Pin o\[4\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[6\] " "Info: Pin o\[4\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[7\]\[7\] " "Info: Pin o\[4\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[0\] " "Info: Pin o\[4\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[1\] " "Info: Pin o\[4\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[2\] " "Info: Pin o\[4\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[3\] " "Info: Pin o\[4\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[4\] " "Info: Pin o\[4\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[5\] " "Info: Pin o\[4\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[6\] " "Info: Pin o\[4\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[6\]\[7\] " "Info: Pin o\[4\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[0\] " "Info: Pin o\[4\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[1\] " "Info: Pin o\[4\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[2\] " "Info: Pin o\[4\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[3\] " "Info: Pin o\[4\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[4\] " "Info: Pin o\[4\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[5\] " "Info: Pin o\[4\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[6\] " "Info: Pin o\[4\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[5\]\[7\] " "Info: Pin o\[4\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[0\] " "Info: Pin o\[4\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[1\] " "Info: Pin o\[4\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[2\] " "Info: Pin o\[4\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[3\] " "Info: Pin o\[4\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[4\] " "Info: Pin o\[4\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[5\] " "Info: Pin o\[4\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[6\] " "Info: Pin o\[4\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[4\]\[7\] " "Info: Pin o\[4\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[0\] " "Info: Pin o\[4\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[1\] " "Info: Pin o\[4\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[2\] " "Info: Pin o\[4\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[3\] " "Info: Pin o\[4\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[4\] " "Info: Pin o\[4\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[5\] " "Info: Pin o\[4\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[6\] " "Info: Pin o\[4\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[3\]\[7\] " "Info: Pin o\[4\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[0\] " "Info: Pin o\[4\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[1\] " "Info: Pin o\[4\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[2\] " "Info: Pin o\[4\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[3\] " "Info: Pin o\[4\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[4\] " "Info: Pin o\[4\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[5\] " "Info: Pin o\[4\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[6\] " "Info: Pin o\[4\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[2\]\[7\] " "Info: Pin o\[4\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[0\] " "Info: Pin o\[4\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[1\] " "Info: Pin o\[4\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[2\] " "Info: Pin o\[4\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[3\] " "Info: Pin o\[4\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[4\] " "Info: Pin o\[4\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[5\] " "Info: Pin o\[4\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[6\] " "Info: Pin o\[4\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\]\[1\]\[7\] " "Info: Pin o\[4\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[4][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[0\] " "Info: Pin o\[3\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[1\] " "Info: Pin o\[3\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[2\] " "Info: Pin o\[3\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[3\] " "Info: Pin o\[3\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[4\] " "Info: Pin o\[3\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[5\] " "Info: Pin o\[3\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[6\] " "Info: Pin o\[3\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[8\]\[7\] " "Info: Pin o\[3\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[0\] " "Info: Pin o\[3\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[1\] " "Info: Pin o\[3\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[2\] " "Info: Pin o\[3\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[3\] " "Info: Pin o\[3\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[4\] " "Info: Pin o\[3\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[5\] " "Info: Pin o\[3\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[6\] " "Info: Pin o\[3\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[7\]\[7\] " "Info: Pin o\[3\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[0\] " "Info: Pin o\[3\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[1\] " "Info: Pin o\[3\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[2\] " "Info: Pin o\[3\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[3\] " "Info: Pin o\[3\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[4\] " "Info: Pin o\[3\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[5\] " "Info: Pin o\[3\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[6\] " "Info: Pin o\[3\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[6\]\[7\] " "Info: Pin o\[3\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[0\] " "Info: Pin o\[3\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[1\] " "Info: Pin o\[3\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[2\] " "Info: Pin o\[3\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[3\] " "Info: Pin o\[3\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[4\] " "Info: Pin o\[3\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[5\] " "Info: Pin o\[3\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[6\] " "Info: Pin o\[3\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[5\]\[7\] " "Info: Pin o\[3\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[0\] " "Info: Pin o\[3\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[1\] " "Info: Pin o\[3\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[2\] " "Info: Pin o\[3\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[3\] " "Info: Pin o\[3\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[4\] " "Info: Pin o\[3\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[5\] " "Info: Pin o\[3\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[6\] " "Info: Pin o\[3\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[4\]\[7\] " "Info: Pin o\[3\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[0\] " "Info: Pin o\[3\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[1\] " "Info: Pin o\[3\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[2\] " "Info: Pin o\[3\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[3\] " "Info: Pin o\[3\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[4\] " "Info: Pin o\[3\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[5\] " "Info: Pin o\[3\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[6\] " "Info: Pin o\[3\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[3\]\[7\] " "Info: Pin o\[3\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[0\] " "Info: Pin o\[3\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[1\] " "Info: Pin o\[3\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[2\] " "Info: Pin o\[3\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[3\] " "Info: Pin o\[3\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[4\] " "Info: Pin o\[3\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[5\] " "Info: Pin o\[3\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[6\] " "Info: Pin o\[3\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[2\]\[7\] " "Info: Pin o\[3\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[0\] " "Info: Pin o\[3\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[1\] " "Info: Pin o\[3\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[2\] " "Info: Pin o\[3\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[3\] " "Info: Pin o\[3\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[4\] " "Info: Pin o\[3\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[5\] " "Info: Pin o\[3\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[6\] " "Info: Pin o\[3\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\]\[1\]\[7\] " "Info: Pin o\[3\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[3][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[0\] " "Info: Pin o\[2\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[1\] " "Info: Pin o\[2\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[2\] " "Info: Pin o\[2\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[3\] " "Info: Pin o\[2\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[4\] " "Info: Pin o\[2\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[5\] " "Info: Pin o\[2\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[6\] " "Info: Pin o\[2\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[8\]\[7\] " "Info: Pin o\[2\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[0\] " "Info: Pin o\[2\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[1\] " "Info: Pin o\[2\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[2\] " "Info: Pin o\[2\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[3\] " "Info: Pin o\[2\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[4\] " "Info: Pin o\[2\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[5\] " "Info: Pin o\[2\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[6\] " "Info: Pin o\[2\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[7\]\[7\] " "Info: Pin o\[2\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[0\] " "Info: Pin o\[2\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[1\] " "Info: Pin o\[2\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[2\] " "Info: Pin o\[2\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[3\] " "Info: Pin o\[2\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[4\] " "Info: Pin o\[2\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[5\] " "Info: Pin o\[2\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[6\] " "Info: Pin o\[2\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[6\]\[7\] " "Info: Pin o\[2\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[0\] " "Info: Pin o\[2\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[1\] " "Info: Pin o\[2\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[2\] " "Info: Pin o\[2\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[3\] " "Info: Pin o\[2\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[4\] " "Info: Pin o\[2\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[5\] " "Info: Pin o\[2\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[6\] " "Info: Pin o\[2\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[5\]\[7\] " "Info: Pin o\[2\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[0\] " "Info: Pin o\[2\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[1\] " "Info: Pin o\[2\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[2\] " "Info: Pin o\[2\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[3\] " "Info: Pin o\[2\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[4\] " "Info: Pin o\[2\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[5\] " "Info: Pin o\[2\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[6\] " "Info: Pin o\[2\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[4\]\[7\] " "Info: Pin o\[2\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[0\] " "Info: Pin o\[2\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[1\] " "Info: Pin o\[2\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[2\] " "Info: Pin o\[2\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[3\] " "Info: Pin o\[2\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[4\] " "Info: Pin o\[2\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[5\] " "Info: Pin o\[2\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[6\] " "Info: Pin o\[2\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[3\]\[7\] " "Info: Pin o\[2\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[0\] " "Info: Pin o\[2\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[1\] " "Info: Pin o\[2\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[2\] " "Info: Pin o\[2\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[3\] " "Info: Pin o\[2\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[4\] " "Info: Pin o\[2\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[5\] " "Info: Pin o\[2\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[6\] " "Info: Pin o\[2\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[2\]\[7\] " "Info: Pin o\[2\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[0\] " "Info: Pin o\[2\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[1\] " "Info: Pin o\[2\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[2\] " "Info: Pin o\[2\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[3\] " "Info: Pin o\[2\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[4\] " "Info: Pin o\[2\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[5\] " "Info: Pin o\[2\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[6\] " "Info: Pin o\[2\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\]\[1\]\[7\] " "Info: Pin o\[2\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[2][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[0\] " "Info: Pin o\[1\]\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[1\] " "Info: Pin o\[1\]\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[2\] " "Info: Pin o\[1\]\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[3\] " "Info: Pin o\[1\]\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[4\] " "Info: Pin o\[1\]\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[5\] " "Info: Pin o\[1\]\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[6\] " "Info: Pin o\[1\]\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[8\]\[7\] " "Info: Pin o\[1\]\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][8][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][8][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[0\] " "Info: Pin o\[1\]\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[1\] " "Info: Pin o\[1\]\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[2\] " "Info: Pin o\[1\]\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[3\] " "Info: Pin o\[1\]\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[4\] " "Info: Pin o\[1\]\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[5\] " "Info: Pin o\[1\]\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[6\] " "Info: Pin o\[1\]\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[7\]\[7\] " "Info: Pin o\[1\]\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][7][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][7][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[0\] " "Info: Pin o\[1\]\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[1\] " "Info: Pin o\[1\]\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[2\] " "Info: Pin o\[1\]\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[3\] " "Info: Pin o\[1\]\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[4\] " "Info: Pin o\[1\]\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[5\] " "Info: Pin o\[1\]\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[6\] " "Info: Pin o\[1\]\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[6\]\[7\] " "Info: Pin o\[1\]\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][6][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][6][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[0\] " "Info: Pin o\[1\]\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[1\] " "Info: Pin o\[1\]\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[2\] " "Info: Pin o\[1\]\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[3\] " "Info: Pin o\[1\]\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[4\] " "Info: Pin o\[1\]\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[5\] " "Info: Pin o\[1\]\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[6\] " "Info: Pin o\[1\]\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[5\]\[7\] " "Info: Pin o\[1\]\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][5][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][5][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[0\] " "Info: Pin o\[1\]\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[1\] " "Info: Pin o\[1\]\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[2\] " "Info: Pin o\[1\]\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[3\] " "Info: Pin o\[1\]\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[4\] " "Info: Pin o\[1\]\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[5\] " "Info: Pin o\[1\]\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[6\] " "Info: Pin o\[1\]\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[4\]\[7\] " "Info: Pin o\[1\]\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][4][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][4][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[0\] " "Info: Pin o\[1\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[1\] " "Info: Pin o\[1\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[2\] " "Info: Pin o\[1\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[3\] " "Info: Pin o\[1\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[4\] " "Info: Pin o\[1\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[5\] " "Info: Pin o\[1\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[6\] " "Info: Pin o\[1\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[3\]\[7\] " "Info: Pin o\[1\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][3][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][3][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[0\] " "Info: Pin o\[1\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[1\] " "Info: Pin o\[1\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[2\] " "Info: Pin o\[1\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[3\] " "Info: Pin o\[1\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[4\] " "Info: Pin o\[1\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[5\] " "Info: Pin o\[1\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[6\] " "Info: Pin o\[1\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[2\]\[7\] " "Info: Pin o\[1\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][2][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][2][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[0\] " "Info: Pin o\[1\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][0] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[1\] " "Info: Pin o\[1\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][1] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[2\] " "Info: Pin o\[1\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][2] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[3\] " "Info: Pin o\[1\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][3] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[4\] " "Info: Pin o\[1\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][4] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[5\] " "Info: Pin o\[1\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][5] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[6\] " "Info: Pin o\[1\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][6] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\]\[1\]\[7\] " "Info: Pin o\[1\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { o[1][1][7] } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1][1][7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "init " "Info: Pin init not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { init } } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 24 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
