{"Source Block": ["oh/elink/hdl/erx_io.v@261:277@HdlStmProcess", "   reg [63:0]  rx_data_reg;\n   reg [7:0]   rx_frame_reg;\n\n   wire        rxreset = reset | ~ecfg_rx_enable;\n   \n   always @ (posedge rx_lclk_div4 or posedge rxreset) \n     begin\n\tif(rxreset)\n          rxenb_sync <= 'd0;\n\telse\n          rxenb_sync <= {1'b1, rxenb_sync[1]};\n     end\n   \n   always @ (posedge rx_lclk_div4) \n     begin      \n\trxgpio_sync       <= {ecfg_rx_gpio_enable, rxgpio_sync[1]};      \n\trx_data_reg[63:0] <= rx_data_des[63:0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[269, "          rxenb_sync <= 'd0;\n"], [271, "          rxenb_sync <= {1'b1, rxenb_sync[1]};\n"]], "Add": [[269, "          rxenb_sync[1:0] <= 'd0;\n"], [271, "          rxenb_sync[1:0] <= {1'b1, rxenb_sync[1]};\n"]]}}