
---------- Begin Simulation Statistics ----------
final_tick                               117784659000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305721                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686348                       # Number of bytes of host memory used
host_op_rate                                   309092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   327.10                       # Real time elapsed on the host
host_tick_rate                              360091754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117785                       # Number of seconds simulated
sim_ticks                                117784659000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.209717                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085506                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352096                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100938                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102865                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573373                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508085                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312122                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37623                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.177847                       # CPI: cycles per instruction
system.cpu.discardedOps                        975779                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48958277                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609416                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267531                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2138116                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.849007                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117784659                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115646543                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          285                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           95                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1866                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1866                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1135                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       396288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  396288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3001                       # Request fanout histogram
system.membus.respLayer1.occupancy           28130250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3990000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3183                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2576640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2684160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1079                       # Total snoops (count)
system.tol2bus.snoopTraffic                     12160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12805                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093557                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11626     90.79%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1160      9.06%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     19      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12805                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58564000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          54436993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4200999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8676                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8717                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data                8676                       # number of overall hits
system.l2.overall_hits::total                    8717                       # number of overall hits
system.l2.demand_misses::.cpu.inst                799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2210                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3009                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               799                       # number of overall misses
system.l2.overall_misses::.cpu.data              2210                       # number of overall misses
system.l2.overall_misses::total                  3009                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     82982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    237594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        320576000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     82982000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    237594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       320576000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11726                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11726                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.951190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.203013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256609                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.951190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.203013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256609                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103857.321652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107508.597285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106539.049518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103857.321652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107508.597285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106539.049518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  95                       # number of writebacks
system.l2.writebacks::total                        95                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3001                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     66914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    192944000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    259858000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     66914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    192944000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    259858000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.202370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255927                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.202370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255927                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83852.130326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87582.387653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86590.469843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83852.130326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87582.387653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86590.469843                       # average overall mshr miss latency
system.l2.replacements                           1079                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9244                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9244                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9244                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6677                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1866                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    200447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     200447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.218424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.218424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107420.685959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107420.685959                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    163127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.218424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.218424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87420.685959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87420.685959                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     82982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.951190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103857.321652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103857.321652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83852.130326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83852.130326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     37147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.146820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107985.465116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107985.465116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29817000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29817000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.143833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88477.744807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88477.744807                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2002.688275                       # Cycle average of tags in use
system.l2.tags.total_refs                       21266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.829159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.122201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       150.945868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1787.620206                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.073704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.872861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2029                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     88326                       # Number of tag accesses
system.l2.tags.data_accesses                    88326                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         281984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             384128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           12160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           95                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 95                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            867210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2394064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3261274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       867210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           867210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         103239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               103239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         103239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           867210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2394064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3364513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014667752500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3001                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         95                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6002                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               44                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     84846750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               196728000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14219.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32969.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     131                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6002                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.038010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.545909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.708957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            3      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1044     72.15%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           86      5.94%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74      5.11%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      2.90%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.66%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.66%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.83%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          138      9.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     661.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1825.734373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             8     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.888889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.873018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.781736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     77.78%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 381888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   10304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  384128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111184769000                       # Total gap between requests
system.mem_ctrls.avgGap                   35912393.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       279744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        10304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 867209.710222109687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2375046.142469198909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 87481.681294335620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          190                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47900000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    148828000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 277941622250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30012.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33778.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1462850643.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5155080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2739990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21562800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             485460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9297659280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2455891170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43161190560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54944684340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.484216                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112185105000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3933020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1666534000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5176500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2751375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21041580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             354960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9297659280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2434712820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43179024960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54940721475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.450571                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112232000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3933020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1619639000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15212090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15212090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15212090                       # number of overall hits
system.cpu.icache.overall_hits::total        15212090                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          840                       # number of overall misses
system.cpu.icache.overall_misses::total           840                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88128000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88128000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88128000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88128000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15212930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15212930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15212930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15212930                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104914.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104914.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104914.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104914.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86448000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86448000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102914.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102914.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102914.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102914.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15212090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15212090                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           840                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88128000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88128000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15212930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15212930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104914.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104914.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86448000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86448000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102914.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102914.285714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           837.145477                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15212930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18110.630952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   837.145477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.204381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.204381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          840                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          840                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60852560                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60852560                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43890970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43890970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43899614                       # number of overall hits
system.cpu.dcache.overall_hits::total        43899614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13173                       # number of overall misses
system.cpu.dcache.overall_misses::total         13173                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    619291000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    619291000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    619291000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    619291000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43904073                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43904073                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43912787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43912787                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000300                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000300                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47263.298481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47263.298481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47012.146056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47012.146056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9244                       # number of writebacks
system.cpu.dcache.writebacks::total              9244                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2263                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2263                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10886                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    447844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    447844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    453122000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    453122000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41314.022140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41314.022140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41624.288076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41624.288076                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37580921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37580921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     89433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37583257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37583257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38284.674658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38284.674658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     81544000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     81544000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35500.217675                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35500.217675                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6310049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6310049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    529858000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    529858000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49211.293768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49211.293768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2224                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2224                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    366300000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    366300000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42877.209411                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42877.209411                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5278000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5278000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114739.130435                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114739.130435                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.579222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43910832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4033.697593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.579222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351315838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351315838                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117784659000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
