// Seed: 3920008115
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  wire id_6, id_7 = id_6;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_3
  );
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_0 = id_1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
  wire id_9;
endmodule
