The following files were generated for 'simple_gtx' in directory
C:\Users\jamieson\Documents\Aldec\Mezzanine\VIPRAM\coregen\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * simple_gtx.xco

Associated Files Generator:
   Please see the core data sheet.

   * simple_gtx/doc/gtwizard_v2_4_vinfo.html
   * simple_gtx/doc/ug769_gtwizard.pdf
   * simple_gtx/example_design/chipscope_icon.ngc
   * simple_gtx/example_design/chipscope_ila.ngc
   * simple_gtx/example_design/chipscope_vio.ngc
   * simple_gtx/example_design/data_vio.ngc
   * simple_gtx/example_design/gtz_icon.ngc
   * simple_gtx/example_design/gtz_ila.ngc
   * simple_gtx/example_design/gtz_vio.ngc
   * simple_gtx/example_design/icon.ngc
   * simple_gtx/example_design/ila.ngc
   * simple_gtx/gtwizard_v2_4_readme.txt
   * simple_gtx/implement/v7ht.tcl
   * simple_gtx/src/gtwizard_v2_4_beachfront.v

Generate EJava outputs:
   Please see the core data sheet.

   * simple_gtx/example_design/gt_rom_init_rx.dat
   * simple_gtx/example_design/gt_rom_init_tx.dat
   * simple_gtx/example_design/simple_gtx_adapt_starter.vhd
   * simple_gtx/example_design/simple_gtx_adapt_top_dfe.vhd
   * simple_gtx/example_design/simple_gtx_adapt_top_lpm.vhd
   * simple_gtx/example_design/simple_gtx_agc_loop_fsm.vhd
   * simple_gtx/example_design/simple_gtx_auto_phase_align.vhd
   * simple_gtx/example_design/simple_gtx_ctle_agc_comp.vhd
   * simple_gtx/example_design/simple_gtx_exdes.ucf
   * simple_gtx/example_design/simple_gtx_exdes.vhd
   * simple_gtx/example_design/simple_gtx_exdes.xcf
   * simple_gtx/example_design/simple_gtx_exdes.xdc
   * simple_gtx/example_design/simple_gtx_exdes_synplify.sdc
   * simple_gtx/example_design/simple_gtx_gt_frame_check.vhd
   * simple_gtx/example_design/simple_gtx_gt_frame_gen.vhd
   * simple_gtx/example_design/simple_gtx_gt_usrclk_source.vhd
   * simple_gtx/example_design/simple_gtx_init.vhd
   * simple_gtx/example_design/simple_gtx_lpm_loop_fsm.vhd
   * simple_gtx/example_design/simple_gtx_recclk_monitor.vhd
   * simple_gtx/example_design/simple_gtx_rx_manual_phase_align.vhd
   * simple_gtx/example_design/simple_gtx_rx_startup_fsm.vhd
   * simple_gtx/example_design/simple_gtx_tx_manual_phase_align.vhd
   * simple_gtx/example_design/simple_gtx_tx_startup_fsm.vhd
   * simple_gtx/implement/chipscope_project.cpj
   * simple_gtx/implement/implement.bat
   * simple_gtx/implement/implement.sh
   * simple_gtx/implement/implement_synplify.bat
   * simple_gtx/implement/implement_synplify.sh
   * simple_gtx/implement/synplify.prj
   * simple_gtx/implement/vivado_rdn.bat
   * simple_gtx/implement/vivado_rdn.sh
   * simple_gtx/implement/vivado_rdn.tcl
   * simple_gtx/implement/xst.prj
   * simple_gtx/implement/xst.scr
   * simple_gtx/simple_gtx.pf
   * simple_gtx/simulation/functional/gt_rom_init_rx.dat
   * simple_gtx/simulation/functional/gt_rom_init_tx.dat
   * simple_gtx/simulation/functional/simulate_isim.bat
   * simple_gtx/simulation/functional/simulate_isim.sh
   * simple_gtx/simulation/functional/simulate_mti.bat
   * simple_gtx/simulation/functional/simulate_mti.do
   * simple_gtx/simulation/functional/simulate_mti.sh
   * simple_gtx/simulation/functional/simulate_ncsim.bat
   * simple_gtx/simulation/functional/simulate_ncsim.sh
   * simple_gtx/simulation/functional/simulate_vcs.sh
   * simple_gtx/simulation/functional/simulate_xsim.bat
   * simple_gtx/simulation/functional/simulate_xsim.sh
   * simple_gtx/simulation/functional/ucli_commands.key
   * simple_gtx/simulation/functional/vcs_session.tcl
   * simple_gtx/simulation/functional/wave_isim.tcl
   * simple_gtx/simulation/functional/wave_mti.do
   * simple_gtx/simulation/functional/wave_ncsim.sv
   * simple_gtx/simulation/functional/wave_xsim.tcl
   * simple_gtx/simulation/sim_reset_gt_model.vhd
   * simple_gtx/simulation/simple_gtx_config_gtmodel.vhd
   * simple_gtx/simulation/simple_gtx_tb.vhd
   * simple_gtx/simulation/simple_gtx_tb_imp.vhd
   * simple_gtx/simulation/timing/simulate_mti.bat
   * simple_gtx/simulation/timing/simulate_mti.do
   * simple_gtx/simulation/timing/simulate_mti.sh
   * simple_gtx.vhd
   * simple_gtx.vho
   * simple_gtx.xdc
   * simple_gtx_gt.vhd
   * simple_gtx_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * simple_gtx.gise
   * simple_gtx.xise

Deliver Readme:
   Readme file for the IP.

   * simple_gtx_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * simple_gtx_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

