# hardware-comm-stack-verilog
A Verilog-based forward error correction (FEC) pipeline with LFSR, convolutional encoding, interleaving, and Viterbi decoding. Tested under AWGN and burst noise conditions using MATLAB and Python integration
