
attach ./modelgen_0.so


verilog

`modelgen
module test_ic0(np, nn);
	electrical np, nn;
	inout np, nn;
	analog begin
		if(analysis("ic"))
			V(np,nn) <+ 1;
		else
			I(np,nn) <+ V(np,nn);
	end
endmodule

!make test_ic0.so > /dev/null
attach ./test_ic0.so

parameter v=0

test_ic0 #() dut(1,0);
capacitor #(.c(1)) c1(1, 0);

list

print dc v(nodes) iter(0)
dc

print tran v(nodes) iter(0)
tran 1
status notime
