
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -265.20

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.39

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.39

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3576.19    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.95    0.78    1.22 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.22   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.37    1.37   library removal time
                                  1.37   data required time
-----------------------------------------------------------------------------
                                  1.37   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.85    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.19    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3576.19    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.95    0.78    1.22 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.22   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.17    2.03   library recovery time
                                  2.03   data required time
-----------------------------------------------------------------------------
                                  2.03   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.60    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.13    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.34    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   47.56    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   40.20    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.74    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   53.45    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.10    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   31.31    0.07    0.10    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.71    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   38.11    0.18    0.20    0.94 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.18    0.02    0.96 ^ _20581_/A1 (AND2_X1)
     1    1.71    0.01    0.05    1.02 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.02 ^ _20582_/A (AOI21_X1)
     2    4.31    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20603_/A (INV_X1)
     7   17.76    0.04    0.06    1.10 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.10 ^ _20604_/A2 (NAND2_X1)
     1    3.54    0.02    0.02    1.12 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.12 v _30153_/B (FA_X1)
     1    3.31    0.02    0.08    1.20 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.20 v _30168_/CI (FA_X1)
     1    1.85    0.01    0.11    1.32 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.32 ^ _21493_/A (INV_X1)
     1    2.83    0.01    0.01    1.33 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.33 v _30169_/CI (FA_X1)
     1    3.87    0.02    0.09    1.42 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.42 v _30174_/A (FA_X1)
     1    2.14    0.01    0.12    1.53 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.53 ^ _21168_/A (INV_X1)
     1    3.88    0.01    0.01    1.55 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.55 v _30178_/A (FA_X1)
     1    3.90    0.02    0.10    1.65 v _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.65 v _30179_/A (FA_X1)
     1    3.58    0.02    0.11    1.75 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.75 v _21495_/A (INV_X1)
     1    4.02    0.01    0.02    1.78 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.78 ^ _30534_/A (HA_X1)
     2    4.21    0.03    0.06    1.84 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.84 ^ _23568_/B2 (AOI21_X1)
     3    7.77    0.02    0.03    1.87 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.87 v _23570_/A (AOI21_X1)
     3    8.08    0.05    0.08    1.95 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.95 ^ _23655_/A4 (AND4_X1)
     2    4.01    0.02    0.07    2.02 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.02 ^ _23717_/A1 (NOR2_X1)
     1    1.97    0.01    0.01    2.03 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.03 v _23718_/B2 (AOI21_X1)
     3    8.13    0.05    0.06    2.09 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.10 ^ _23878_/B1 (AOI221_X1)
     2    4.29    0.03    0.04    2.14 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.14 v _23879_/B (XNOR2_X1)
     1    6.14    0.03    0.06    2.19 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.19 v _23880_/B (MUX2_X1)
     1    3.71    0.01    0.07    2.26 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.26 v _23881_/B1 (AOI21_X1)
     2    6.94    0.04    0.05    2.32 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.04    0.00    2.32 ^ _23890_/A1 (AOI22_X1)
     1    1.95    0.02    0.02    2.34 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.34 v _23891_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    2.36 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.36 ^ _23892_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.38 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.38 v _23893_/B (MUX2_X1)
     4   14.73    0.02    0.09    2.47 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.47 v _23894_/A (BUF_X2)
    10   23.31    0.01    0.04    2.52 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.52 v _24592_/B2 (OAI21_X1)
     1    1.49    0.02    0.03    2.55 ^ _24592_/ZN (OAI21_X1)
                                         _01591_ (net)
                  0.02    0.00    2.55 ^ gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3576.19    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.95    0.78    1.22 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.22   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.17    2.03   library recovery time
                                  2.03   data required time
-----------------------------------------------------------------------------
                                  2.03   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.60    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.13    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.34    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   47.56    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   40.20    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.74    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   53.45    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.10    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   31.31    0.07    0.10    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.71    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   38.11    0.18    0.20    0.94 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.18    0.02    0.96 ^ _20581_/A1 (AND2_X1)
     1    1.71    0.01    0.05    1.02 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.02 ^ _20582_/A (AOI21_X1)
     2    4.31    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20603_/A (INV_X1)
     7   17.76    0.04    0.06    1.10 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.10 ^ _20604_/A2 (NAND2_X1)
     1    3.54    0.02    0.02    1.12 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.12 v _30153_/B (FA_X1)
     1    3.31    0.02    0.08    1.20 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.20 v _30168_/CI (FA_X1)
     1    1.85    0.01    0.11    1.32 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.32 ^ _21493_/A (INV_X1)
     1    2.83    0.01    0.01    1.33 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.33 v _30169_/CI (FA_X1)
     1    3.87    0.02    0.09    1.42 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.42 v _30174_/A (FA_X1)
     1    2.14    0.01    0.12    1.53 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.53 ^ _21168_/A (INV_X1)
     1    3.88    0.01    0.01    1.55 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.55 v _30178_/A (FA_X1)
     1    3.90    0.02    0.10    1.65 v _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.65 v _30179_/A (FA_X1)
     1    3.58    0.02    0.11    1.75 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.75 v _21495_/A (INV_X1)
     1    4.02    0.01    0.02    1.78 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.78 ^ _30534_/A (HA_X1)
     2    4.21    0.03    0.06    1.84 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.84 ^ _23568_/B2 (AOI21_X1)
     3    7.77    0.02    0.03    1.87 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.87 v _23570_/A (AOI21_X1)
     3    8.08    0.05    0.08    1.95 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.95 ^ _23655_/A4 (AND4_X1)
     2    4.01    0.02    0.07    2.02 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.02 ^ _23717_/A1 (NOR2_X1)
     1    1.97    0.01    0.01    2.03 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.03 v _23718_/B2 (AOI21_X1)
     3    8.13    0.05    0.06    2.09 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.10 ^ _23878_/B1 (AOI221_X1)
     2    4.29    0.03    0.04    2.14 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.14 v _23879_/B (XNOR2_X1)
     1    6.14    0.03    0.06    2.19 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.19 v _23880_/B (MUX2_X1)
     1    3.71    0.01    0.07    2.26 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.26 v _23881_/B1 (AOI21_X1)
     2    6.94    0.04    0.05    2.32 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.04    0.00    2.32 ^ _23890_/A1 (AOI22_X1)
     1    1.95    0.02    0.02    2.34 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.34 v _23891_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    2.36 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.36 ^ _23892_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.38 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.38 v _23893_/B (MUX2_X1)
     4   14.73    0.02    0.09    2.47 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.47 v _23894_/A (BUF_X2)
    10   23.31    0.01    0.04    2.52 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.52 v _24592_/B2 (OAI21_X1)
     1    1.49    0.02    0.03    2.55 ^ _24592_/ZN (OAI21_X1)
                                         _01591_ (net)
                  0.02    0.00    2.55 ^ gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.30   -0.10 (VIOLATED)
_20328_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_17048_/Z                               0.20    0.22   -0.02 (VIOLATED)
_24776_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_22176_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22073_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_27512_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22089_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22284_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   46.23  -20.91 (VIOLATED)
_20440_/ZN                             10.47   30.06  -19.59 (VIOLATED)
_22176_/ZN                             23.23   41.22  -17.99 (VIOLATED)
_27512_/ZN                             23.23   41.11  -17.88 (VIOLATED)
_22073_/ZN                             23.23   40.69  -17.45 (VIOLATED)
_22089_/ZN                             23.23   40.09  -16.86 (VIOLATED)
_22344_/ZN                             23.23   39.99  -16.76 (VIOLATED)
_22284_/ZN                             23.23   39.64  -16.40 (VIOLATED)
_20328_/ZN                             16.02   32.21  -16.19 (VIOLATED)
_19553_/ZN                             26.02   42.20  -16.19 (VIOLATED)
_22217_/ZN                             23.23   39.06  -15.83 (VIOLATED)
_19731_/ZN                             26.02   41.75  -15.73 (VIOLATED)
_18303_/ZN                             25.33   40.88  -15.55 (VIOLATED)
_20318_/Z                              25.33   40.52  -15.19 (VIOLATED)
_19183_/ZN                             26.70   41.66  -14.96 (VIOLATED)
_18977_/ZN                             26.02   40.94  -14.93 (VIOLATED)
_22052_/ZN                             23.23   37.22  -13.98 (VIOLATED)
_20319_/Z                              25.33   39.25  -13.92 (VIOLATED)
_24776_/ZN                             16.02   29.70  -13.68 (VIOLATED)
_27504_/ZN                             23.23   36.72  -13.49 (VIOLATED)
_19924_/ZN                             25.33   38.65  -13.32 (VIOLATED)
_19370_/ZN                             26.02   39.19  -13.17 (VIOLATED)
_18358_/ZN                             25.33   38.11  -12.78 (VIOLATED)
_18471_/ZN                             25.33   37.90  -12.57 (VIOLATED)
_18615_/ZN                             28.99   40.97  -11.97 (VIOLATED)
_18417_/ZN                             26.02   37.74  -11.72 (VIOLATED)
_22133_/ZN                             23.23   34.79  -11.56 (VIOLATED)
_18429_/ZN                             26.02   37.54  -11.53 (VIOLATED)
_18028_/ZN                             26.02   37.53  -11.52 (VIOLATED)
_27522_/ZN                             23.23   34.69  -11.46 (VIOLATED)
_18215_/ZN                             26.02   36.85  -10.84 (VIOLATED)
_19863_/ZN                             25.33   36.12  -10.79 (VIOLATED)
_18225_/ZN                             26.02   36.31  -10.29 (VIOLATED)
_18055_/ZN                             28.99   38.80   -9.81 (VIOLATED)
_19781_/ZN                             25.33   35.13   -9.80 (VIOLATED)
_20890_/ZN                             16.02   25.09   -9.07 (VIOLATED)
_22363_/ZN                             26.05   34.63   -8.58 (VIOLATED)
_19965_/ZN                             25.33   33.84   -8.51 (VIOLATED)
_19681_/ZN                             25.33   33.77   -8.44 (VIOLATED)
_22911_/ZN                             10.47   18.87   -8.40 (VIOLATED)
_18603_/ZN                             26.02   33.98   -7.96 (VIOLATED)
_20147_/ZN                             10.47   17.94   -7.47 (VIOLATED)
_27336_/ZN                             25.33   31.89   -6.56 (VIOLATED)
_25831_/ZN                             10.47   16.73   -6.25 (VIOLATED)
_23322_/ZN                             10.47   16.51   -6.04 (VIOLATED)
_20352_/ZN                             16.02   21.92   -5.90 (VIOLATED)
_19384_/ZN                             26.70   32.40   -5.70 (VIOLATED)
_23513_/ZN                             13.81   18.56   -4.75 (VIOLATED)
_22868_/ZN                             10.47   15.14   -4.67 (VIOLATED)
_17534_/ZN                             13.81   18.47   -4.66 (VIOLATED)
_17872_/ZN                             25.33   29.82   -4.49 (VIOLATED)
_19421_/ZN                             25.33   29.64   -4.31 (VIOLATED)
_17229_/ZN                             16.02   19.90   -3.88 (VIOLATED)
_22360_/ZN                             10.47   14.23   -3.76 (VIOLATED)
_22831_/ZN                             10.47   14.22   -3.75 (VIOLATED)
_22301_/ZN                             10.47   13.72   -3.25 (VIOLATED)
_22195_/ZN                             16.02   19.27   -3.24 (VIOLATED)
_21844_/ZN                             10.47   13.51   -3.04 (VIOLATED)
_23367_/ZN                             16.02   18.93   -2.90 (VIOLATED)
_17917_/ZN                             25.33   27.67   -2.34 (VIOLATED)
_20148_/ZN                             10.47   12.76   -2.29 (VIOLATED)
_17619_/ZN                             16.02   18.28   -2.26 (VIOLATED)
_17600_/ZN                             16.02   17.93   -1.91 (VIOLATED)
_21836_/ZN                             10.47   12.27   -1.80 (VIOLATED)
_24996_/ZN                             26.70   28.26   -1.56 (VIOLATED)
_18991_/ZN                             31.74   32.60   -0.86 (VIOLATED)
_19639_/ZN                             26.05   26.79   -0.74 (VIOLATED)
_20150_/ZN                             11.48   11.53   -0.04 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.10047221928834915

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.5061

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-20.90532875061035

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8253

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 11

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 68

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1227

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1330

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.04    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.10    0.40 ^ _18246_/Z (BUF_X1)
   0.10    0.51 ^ _18247_/Z (BUF_X1)
   0.07    0.57 v _18354_/Z (MUX2_X1)
   0.06    0.63 v _18355_/Z (MUX2_X1)
   0.06    0.69 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.20    0.94 ^ _18358_/ZN (AOI21_X1)
   0.07    1.02 ^ _20581_/ZN (AND2_X1)
   0.02    1.03 v _20582_/ZN (AOI21_X1)
   0.06    1.10 ^ _20603_/ZN (INV_X1)
   0.02    1.12 v _20604_/ZN (NAND2_X1)
   0.08    1.20 v _30153_/CO (FA_X1)
   0.11    1.32 ^ _30168_/S (FA_X1)
   0.01    1.33 v _21493_/ZN (INV_X1)
   0.09    1.42 v _30169_/S (FA_X1)
   0.12    1.53 ^ _30174_/S (FA_X1)
   0.01    1.55 v _21168_/ZN (INV_X1)
   0.10    1.65 v _30178_/S (FA_X1)
   0.11    1.75 v _30179_/S (FA_X1)
   0.02    1.78 ^ _21495_/ZN (INV_X1)
   0.06    1.84 ^ _30534_/S (HA_X1)
   0.03    1.87 v _23568_/ZN (AOI21_X1)
   0.08    1.95 ^ _23570_/ZN (AOI21_X1)
   0.07    2.02 ^ _23655_/ZN (AND4_X1)
   0.01    2.03 v _23717_/ZN (NOR2_X1)
   0.06    2.09 ^ _23718_/ZN (AOI21_X1)
   0.04    2.14 v _23878_/ZN (AOI221_X1)
   0.06    2.19 v _23879_/ZN (XNOR2_X1)
   0.07    2.26 v _23880_/Z (MUX2_X1)
   0.05    2.32 ^ _23881_/ZN (AOI21_X1)
   0.02    2.34 v _23890_/ZN (AOI22_X1)
   0.02    2.36 ^ _23891_/ZN (NAND3_X1)
   0.02    2.38 v _23892_/ZN (OAI21_X1)
   0.09    2.47 v _23893_/Z (MUX2_X1)
   0.05    2.52 v _23894_/Z (BUF_X2)
   0.04    2.55 ^ _24592_/ZN (OAI21_X1)
   0.00    2.55 ^ gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_/D (DFFR_X1)
           2.55   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[380]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.55   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5545

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3898

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.259346

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.45e-03   1.56e-04   1.28e-02  16.1%
Combinational          3.00e-02   3.60e-02   4.29e-04   6.64e-02  83.5%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.78e-02   5.85e-04   7.95e-02 100.0%
                          51.7%      47.5%       0.7%
