<profile>

<section name = "Vitis HLS Report for 'load_data_1920_16_10_45_22_17_1_s'" level="0">
<item name = "Date">Thu Mar 25 14:59:50 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_dense_optical_flow_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.075 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 1925, 26.668 ns, 12.834 us, 4, 1925, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_1">1, 1920, 2, 1, 1, 1 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 150, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">-, -, 127, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_17ns_16ns_33_4_1_U177">mul_mul_17ns_16ns_33_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_1_fu_226_p2">+, 0, 0, 24, 17, 2</column>
<column name="add_ln41_fu_205_p2">+, 0, 0, 25, 18, 1</column>
<column name="add_ln44_fu_257_p2">+, 0, 0, 23, 16, 1</column>
<column name="and_ln41_fu_242_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln41_1_fu_182_p2">icmp, 0, 0, 13, 15, 1</column>
<column name="icmp_ln41_2_fu_236_p2">icmp, 0, 0, 20, 18, 18</column>
<column name="icmp_ln41_fu_215_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln44_fu_252_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="or_ln41_fu_221_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_flagLoaded_write_assign_phi_fu_147_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_phi_ln58_phi_fu_158_p4">9, 2, 32, 64</column>
<column name="ap_return_0">9, 2, 1, 2</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="i_reg_132">9, 2, 16, 32</column>
<column name="phi_ln58_reg_155">9, 2, 32, 64</column>
<column name="strmFlowU_split15_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln41_reg_312">1, 0, 1, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_return_0_preg">1, 0, 1, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="flagLoaded_write_assign_reg_143">1, 0, 1, 0</column>
<column name="i_reg_132">16, 0, 16, 0</column>
<column name="icmp_ln41_1_reg_292">1, 0, 1, 0</column>
<column name="icmp_ln44_reg_321">1, 0, 1, 0</column>
<column name="phi_ln58_reg_155">32, 0, 32, 0</column>
<column name="zext_ln41_reg_307">18, 0, 32, 14</column>
<column name="zext_ln44_reg_316">16, 0, 64, 48</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="ap_return_0">out, 1, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, load_data&lt;1920, 16, 10, 45, 22, 17, 1&gt;, return value</column>
<column name="strmFlowU_split15_dout">in, 16, ap_fifo, strmFlowU_split15, pointer</column>
<column name="strmFlowU_split15_empty_n">in, 1, ap_fifo, strmFlowU_split15, pointer</column>
<column name="strmFlowU_split15_read">out, 1, ap_fifo, strmFlowU_split15, pointer</column>
<column name="buf_r_address0">out, 11, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_we0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_d0">out, 16, ap_memory, buf_r, array</column>
<column name="rows">in, 16, ap_none, rows, scalar</column>
<column name="cols">in, 16, ap_none, cols, scalar</column>
<column name="inCurrRow">in, 16, ap_none, inCurrRow, scalar</column>
<column name="scaleI">in, 17, ap_none, scaleI, scalar</column>
<column name="prevIceil_read_5">in, 32, ap_none, prevIceil_read_5, scalar</column>
<column name="prevIceil_read">in, 32, ap_none, prevIceil_read, scalar</column>
</table>
</item>
</section>
</profile>
