C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_comp.srs"  -top  top  -hdllog  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synlog\UART_impl1_compiler.srr"  -encrypt  -mp  4  -verification_mode 0 -rtl_xmr_naming  -verilog  -prodtype  synplify_pro  -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART"  -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\"  -I C:\lscc\diamond\3.12\synpbase\lib   -sysv  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\dm"  -dup -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v -lib work C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v -lib work C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v -lib work C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v -lib work C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v -lib work -fv2001 "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" -lib work -fv2001 "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_gen.v" -lib work -fsysv "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v"  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_comp.srs" -top top -hdllog "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synlog\UART_impl1_compiler.srr" -encrypt -mp 4 -verification_mode 0 -rtl_xmr_naming -verilog -prodtype synplify_pro -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART" -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\" -I ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib -sysv -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\dm" -dup -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work ..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v -lib work ..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v -lib work ..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v -lib work ..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v -lib work ..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v -lib work -fv2001 "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" -lib work -fv2001 "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_gen.v" -lib work -fsysv "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v" -jobname "compiler"
rc:0 success:1 runtime:9
file:..\synwork\UART_impl1_comp.srs|io:o|time:1651587648|size:121402|exec:0|csum:
file:..\synlog\UART_impl1_compiler.srr|io:o|time:1651587648|size:18662|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1628611868|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628611868|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v|io:i|time:1606316028|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v|io:i|time:1493235272|size:101062|exec:0|csum:1F07625391AEBEACFC227A63459F4BF4
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v|io:i|time:1385424154|size:57254|exec:0|csum:E6F989DFE7BD8514EDDA2B23E51A6F7D
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v|io:i|time:1384215546|size:10311|exec:0|csum:41F4575D5A1859A42340B01A47648DA0
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v|io:i|time:1459373100|size:43974|exec:0|csum:8A6FAE241D636A4307FD47C700949EF8
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\reveal_workspace\tmpreveal\top_la0_trig_gen.v|io:i|time:1651587638|size:4694|exec:0|csum:B2FE9D18033E5C7D08BDEEF73CD3E15E
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\reveal_workspace\tmpreveal\top_la0_gen.v|io:i|time:1651587638|size:6031|exec:0|csum:C975DD11A52D7200ED3034CF0335202D
file:.\-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:..\reveal_workspace\tmpreveal\top_rvl.v|io:i|time:1651587638|size:16426|exec:0|csum:77ADE6651AAABC21D0A03C55A043616B
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1628612204|size:5754368|exec:1|csum:EF00E91BAA13FCD84C7D68B353143F73
