2023-04-27 06:06:36.145893 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.146973 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.147977 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.148986 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.149114 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:36.149529 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:36.150340 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:36.151112 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:36.151878 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:36.152649 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:36.152669 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:36.195994 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:36.405939 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.405994 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:36.411315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.411330 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:36.416511 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.416525 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:36.421704 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.421718 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:36.421729 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:36.432393 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:36.443130 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:36.453857 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:36.499463 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:06:36.499523 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:06:36.499547 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:06:36.499567 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:36.499984 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:36.500028 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:06:36.500052 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:36.501388 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:36.501418 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:36.501444 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:06:36.504956 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:36.552109 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:36.552541 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:36.552583 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:06:36.552608 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:36.553504 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.554502 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.555499 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.556494 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:36.556628 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:36.557044 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:36.557854 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:36.558640 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:36.559447 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:36.560234 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:36.560260 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:36.603500 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:36.670665 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.670706 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:36.676019 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.676046 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:36.681245 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.681259 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:36.686455 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.686471 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:36.686482 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:36.697092 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:36.707852 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:36.718620 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:36.935495 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.935554 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:36.940874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.940902 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:36.946235 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.946264 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:36.951449 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:36.951465 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:36.951476 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:36.962121 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:36.972865 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:36.983650 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:37.045221 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-04-27 06:06:37.045298 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-04-27 06:06:37.060253 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-04-27 06:06:37.200254 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:37.200322 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:37.205636 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:37.205664 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:37.210924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:37.210938 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:37.216115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:37.216131 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:37.216141 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:37.216163 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:37.216177 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:37.216190 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:37.216632 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:37.217174 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:37.217714 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:37.218255 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:37.218373 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:37.218768 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.318511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.318960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.345221 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-04-27 06:06:37.345305 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-04-27 06:06:37.360257 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-04-27 06:06:37.418651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.419129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.519069 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.519511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.619210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.619658 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.719288 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.719738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.819545 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.819992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.919669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:37.920111 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:38.019900 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:38.020323 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:38.120303 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:38.120788 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:38.220494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:38.220536 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:38.220558 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:38.220974 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:38.221016 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:38.221039 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:38.222389 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:38.222418 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:38.222444 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:38.225987 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:38.273158 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:38.273598 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:38.273638 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:38.273663 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:38.274560 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:38.275560 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:38.276559 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:38.277563 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:38.277695 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:38.278112 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:38.278937 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:38.279717 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:38.280495 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:38.281301 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:38.281322 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:38.324682 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:38.534429 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.534474 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:38.539737 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.539760 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:38.545021 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.545043 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:38.550250 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.550267 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:38.550279 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:38.560893 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:38.571707 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:38.582491 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:38.799311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.799370 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:38.804642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.804658 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:38.809846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.809860 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:38.815043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:38.815057 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:38.815068 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:38.825716 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:38.836518 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:38.847308 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:39.063850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.063917 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:39.069216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.069233 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:39.074436 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.074451 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:39.079621 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.079635 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:39.079647 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:39.090267 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:39.100976 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:39.111737 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:39.328545 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.328605 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:39.333891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.333907 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:39.339094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.339110 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:39.344300 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:39.344315 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:39.344325 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:39.344342 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:39.344355 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:39.344368 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:39.344810 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:39.345355 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:39.345899 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:39.346442 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:39.346574 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:39.346972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.446966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.447385 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.547084 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.547528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.647202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.647653 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.747555 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.748012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.847912 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.848329 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.948136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:39.948611 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.048448 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.048904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.148661 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.149081 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.248753 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.249195 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.348825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:40.348886 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:40.348908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:40.349304 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:40.349343 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:40.349367 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:40.350720 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:40.350749 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:40.350775 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:40.354308 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:40.401254 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:40.401686 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:40.401726 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:40.401751 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:40.402649 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.403658 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.404661 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.405667 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.405801 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:40.406219 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:40.407038 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:40.407854 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:40.408664 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:40.409459 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:40.409480 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:40.452631 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:40.662625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.662691 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:40.668011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.668040 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:40.673328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.673344 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:40.678524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.678538 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:40.678549 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:40.689204 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:40.699950 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:40.710723 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:40.758849 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:06:40.758908 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:06:40.758931 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:06:40.758952 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:40.759372 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:40.759416 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:06:40.759441 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:40.760781 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:40.760812 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:40.760838 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:06:40.764356 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:40.811631 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:40.812044 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:40.812083 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:06:40.812107 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:40.813007 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.814012 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.815009 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.816005 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:40.816134 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:40.816561 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:40.817377 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:40.818164 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:40.818946 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:40.819730 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:40.819751 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:40.863041 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:40.927294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.927334 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:40.932653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.932705 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:40.938005 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.938021 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:40.943199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:40.943214 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:40.943225 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:40.953814 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:40.964564 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:40.975329 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:41.191943 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.192010 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:41.197363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.197393 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:41.202616 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.202631 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:41.207830 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.207847 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:41.207859 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:41.218509 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:41.229278 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:41.240061 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:41.456966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.457026 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:41.462362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.462391 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:41.467658 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.467673 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:41.472856 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:41.472872 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:41.472882 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:41.472899 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:41.472911 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:41.472924 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:41.473364 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:41.473909 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:41.474449 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:41.474988 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:41.475106 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:41.475494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.575348 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.575793 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.675671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.676119 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.775835 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.776260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.876165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.876639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.976385 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:41.976832 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.076602 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.077077 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.176990 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.177440 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.277165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.277611 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.377334 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.377787 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.477460 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:42.477501 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:42.477522 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:42.477940 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:42.477984 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:42.478008 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:42.479341 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:42.479366 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:42.479391 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:42.482911 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:42.530185 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:42.530623 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:42.530663 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:42.530687 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:42.531584 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:42.532604 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:42.533608 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:42.534605 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:42.534744 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:42.535160 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:42.535964 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:42.536762 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:42.537544 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:42.538320 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:42.538338 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:42.581647 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:42.791408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:42.791473 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:42.796785 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:42.796803 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:42.802006 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:42.802022 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:42.807218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:42.807233 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:42.807245 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:42.817842 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:42.828467 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:42.839111 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:43.055679 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.055752 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:43.061076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.061093 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:43.066310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.066326 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:43.071548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.071564 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:43.071575 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:43.082159 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:43.092768 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:43.103411 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:43.319908 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.319949 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:43.325304 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.325320 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:43.330513 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.330532 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:43.335725 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.335740 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:43.335752 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:43.346372 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:43.356987 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:43.367628 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:43.584401 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.584440 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:43.589793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.589811 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:43.595007 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.595027 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:43.600220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:43.600236 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:43.600246 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:43.600263 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:43.600276 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:43.600289 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:43.600733 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:43.601282 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:43.601828 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:43.602376 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:43.602495 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:43.602872 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:43.702650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:43.703098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:43.802921 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:43.803366 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:43.903226 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:43.903667 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.003291 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.003739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.103671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.104113 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.203890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.204311 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.303956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.304369 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.404256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.404700 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.504496 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.504938 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.604593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:44.604635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:44.604656 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:44.605070 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:44.605113 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:44.605137 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:44.606471 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:44.606496 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:44.606521 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:44.610042 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:44.657080 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:44.657510 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:44.657549 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:44.657573 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:44.658469 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:44.659473 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:44.660491 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:44.661493 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:44.661623 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:44.662040 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:44.662849 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:44.663639 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:44.664438 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:44.665226 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:44.665248 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:44.708588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:44.918150 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:44.918191 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:44.923453 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:44.923473 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:44.928688 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:44.928708 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:44.933907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:44.933921 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:44.933932 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:44.944550 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:44.955334 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:44.966070 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:45.014337 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:06:45.014405 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:06:45.014429 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:06:45.014449 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:45.014867 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:45.014911 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:06:45.014936 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:45.016276 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:45.016306 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:45.016332 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:06:45.019844 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:45.067082 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:45.067517 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:45.067556 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:06:45.067580 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:45.068494 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:45.069496 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:45.070492 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:45.071486 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:45.071617 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:45.072032 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:45.072849 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:45.073628 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:45.074401 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:45.075173 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:45.075190 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:45.118496 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:45.182901 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.182941 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.188282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.188312 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.193574 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.193589 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.198801 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.198814 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.198826 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:45.209438 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:45.220195 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:45.230973 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:45.447714 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.447774 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:45.453091 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.453119 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:45.458380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.458395 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:45.463571 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.463585 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:45.463608 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:45.474278 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:45.484998 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:45.495789 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:45.528528 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.528587 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:45.533852 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.533868 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:45.539046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.539061 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:45.544237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.544251 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:45.544262 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:06:45.554919 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:06:45.565679 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:06:45.576452 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:06:45.712323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.712382 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:45.717608 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.717628 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:45.722850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.722868 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:45.728055 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.728070 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:45.728080 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:45.728096 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:45.728109 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:45.728121 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:45.728561 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:45.729106 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:45.729646 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:45.730186 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:45.730303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:45.730681 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:45.793049 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.793083 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.798370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.798385 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.803562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.803576 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.808784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:45.808799 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:45.808810 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:06:45.819426 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:06:45.830147 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:06:45.840924 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:06:45.852576 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:45.852649 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:45.952783 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:45.952832 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.053460 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.053517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.153745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.153816 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.254157 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.254207 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.354511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.354560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.454876 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.454922 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.555141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.555187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.655644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.655693 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.755831 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:46.755874 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:46.755896 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:46.755919 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:46.755946 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:46.755969 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:46.757305 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:46.757727 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:46.757768 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:46.761291 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:46.808059 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:46.808488 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:46.808530 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:46.808554 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:46.809451 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:46.810451 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:46.811445 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:46.812443 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:46.812579 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:46.812998 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:46.813808 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:46.814594 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:46.815378 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:46.816171 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:46.816196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:46.859453 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:47.069151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.069186 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:47.074425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.074444 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:47.079643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.079675 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:47.084888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.084904 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:47.084915 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:47.095539 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:47.106265 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:47.117069 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:47.333938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.333998 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:47.339327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.339355 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:47.344650 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.344665 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:47.349844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.349859 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:47.349870 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:47.360533 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:47.371298 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:47.382041 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:47.598896 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.598959 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:47.604279 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.604308 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:47.609616 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.609643 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:47.614880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.614894 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:47.614905 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:47.625556 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:47.636340 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:47.647125 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:47.863899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.863969 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:47.869328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.869358 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:47.874591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.874607 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:47.879801 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:47.879818 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:47.879828 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:47.879846 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:47.879858 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:47.879871 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:47.880322 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:47.880872 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:47.881417 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:47.881960 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:47.882082 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:47.882472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:47.982403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:47.982865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.082552 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.082996 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.182782 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.183235 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.283242 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.283693 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.383534 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.383966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.483738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.484186 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.583824 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.584262 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.683916 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.684365 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.784213 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.784669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.884591 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:48.884633 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:48.884655 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:48.885069 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:48.885112 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:48.885136 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:48.886473 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:48.886499 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:48.886523 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:48.890046 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:48.937009 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:48.937442 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:48.937482 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:48.937506 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:48.938403 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:48.939402 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:48.940403 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:48.941408 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:48.941539 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:48.941954 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:48.942766 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:48.943553 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:48.944342 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:48.945135 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:48.945156 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:48.988463 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:49.197982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.198036 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:49.203355 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.203384 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:49.208641 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.208658 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:49.213865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.213879 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:49.213890 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:49.224529 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:49.235279 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:49.246012 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:49.462875 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.462935 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:49.468264 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.468292 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:49.473590 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.473604 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:49.478786 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.478802 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:49.478813 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:49.489447 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:49.500222 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:49.510999 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:49.727702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.727762 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:49.733034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.733052 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:49.738294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.738315 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:49.743542 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.743556 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:49.743567 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:49.754228 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:49.765007 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:49.775804 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:49.992696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:49.992755 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:49.998053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:50.000727 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:50.005967 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:50.005984 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:50.011186 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:50.011203 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:50.011215 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:50.011234 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:50.011249 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:50.011264 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:50.011710 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:50.012260 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:50.012807 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:50.013353 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:50.013473 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:50.013855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.016476 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:06:50.016493 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/  9mV
2023-04-27 06:06:50.016506 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:06:50.016518 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:50.016544 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:50.016562 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:06:50.016575 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:50.017869 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:50.018241 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:50.018259 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:06:50.021755 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:50.068684 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:50.069112 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:50.069152 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:06:50.069175 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:50.070073 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:50.071073 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:50.072071 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:50.073067 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:50.073203 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:50.073620 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:50.074425 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:50.075211 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:50.075994 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:50.076780 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:50.076805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:50.120133 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:50.120628 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.120674 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.220827 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.220881 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.321185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.321235 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.421573 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.421622 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.521811 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.521859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.621917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.621969 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.722255 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.722306 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.822577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.822627 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.922713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:50.922758 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:51.022788 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:51.022856 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:51.022879 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:51.023300 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:51.023343 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:51.023367 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:51.024714 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:51.024744 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:51.024769 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:51.028290 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:51.075557 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:51.075990 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:51.076029 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:51.076053 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:51.076956 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:51.077965 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:51.078961 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:51.079960 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:51.080091 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:51.080509 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:51.081317 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:51.082093 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:51.082866 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:51.083638 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:51.083655 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:51.126961 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:51.336724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.336758 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:51.341997 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.342018 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:51.347262 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.347276 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:51.352482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.352495 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:51.352506 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:51.363143 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:51.373882 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:51.384621 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:51.601415 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.601475 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:51.606797 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.606825 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:51.612119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.612133 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:51.617310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.617323 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:51.617335 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:51.627959 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:51.638631 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:51.649417 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:51.866237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.866296 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:51.871621 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.871650 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:51.876921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.876936 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:51.882127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:51.882153 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:51.882175 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:51.892790 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:51.903553 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:51.914297 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:52.130837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:52.130904 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:52.136329 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:52.136362 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:52.141610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:52.141626 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:52.146802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:52.146816 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:52.146826 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:52.146842 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:52.146855 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:52.146868 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:52.147307 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:52.147850 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:52.148393 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:52.148938 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:52.149056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:52.149865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.249144 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.249979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.349446 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.350744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.449752 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.450972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.550060 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.551346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.650431 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.651662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.750805 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.752095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.851156 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.852360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.951351 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:52.952644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:53.051780 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:53.052987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:53.152087 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:53.152165 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:53.152192 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:53.152620 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:53.152663 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:53.152688 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:53.154032 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:53.154891 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:53.154933 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:53.158458 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:53.204688 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:53.205121 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:53.205160 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:53.205184 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:53.206082 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:53.207082 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:53.208080 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:53.209089 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:53.209223 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:53.209640 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:53.210452 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:53.211238 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:53.212024 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:53.212816 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:53.212833 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:53.256064 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:53.465798 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.465831 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:53.471092 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.471114 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:53.476387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.476401 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:53.481602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.481616 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:53.481627 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:53.492254 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:53.502991 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:53.513779 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:53.730538 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.730599 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:53.735947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.735976 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:53.741245 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.741261 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:53.746450 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.746465 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:53.746477 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:53.757124 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:53.767861 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:53.778633 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:53.995551 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:53.995611 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:54.000927 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:54.000965 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:54.006261 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:54.006276 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:54.011457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:54.011471 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:54.011482 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:54.022115 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:54.032858 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:54.043648 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:54.260468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:54.260528 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:54.265861 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:54.265891 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:54.271182 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:54.271196 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:54.276375 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:54.276389 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:54.276399 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:54.276416 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:54.276429 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:54.276441 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:54.276882 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:54.277422 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:54.277964 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:54.278506 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:54.278624 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:54.279433 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.379035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.379484 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.479467 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.480331 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.579586 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.580391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.679666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.682771 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:06:54.682804 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:06:54.682825 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:06:54.682845 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:54.683271 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.683307 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:54.683334 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:06:54.683358 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:54.684703 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:54.684733 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:54.684778 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:06:54.688293 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:54.735540 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:54.735972 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:54.736011 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:06:54.736034 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:54.736935 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:54.737944 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:54.738947 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:54.739948 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:54.740082 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:54.740483 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:54.741296 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:54.742080 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:54.742859 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:54.743647 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:54.743668 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:54.786964 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:54.787440 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.787487 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.887742 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.887790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.988079 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:54.988125 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:55.088177 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:55.088244 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:55.188347 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:55.188792 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:55.288685 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:55.288722 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:55.288743 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:55.289159 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:55.289199 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:55.289223 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:55.290556 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:55.290580 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:55.290604 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:55.294080 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:55.341201 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:55.341627 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:55.341663 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:55.341686 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:55.342606 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:55.343612 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:55.344616 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:55.345621 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:55.345755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:55.346174 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:55.346985 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:55.347772 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:55.348555 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:55.349341 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:55.349362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:55.392675 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:55.602428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.602457 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:55.607655 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.607676 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:55.612908 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.612924 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:55.618102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.618116 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:55.618127 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:55.628705 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:55.639460 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:55.650195 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:55.866871 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.866935 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:55.872270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.872298 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:55.877491 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.877505 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:55.882700 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:55.882714 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:55.882725 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:55.893364 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:55.904141 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:55.914949 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:56.131705 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.131772 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:56.137043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.137060 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:56.142237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.142251 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:56.147441 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.147455 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:56.147466 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:56.158088 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:56.168812 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:56.179596 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:56.396162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.396221 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:56.401496 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.401512 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:56.406716 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.406747 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:56.411947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:56.411964 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:56.411974 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:56.411991 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:56.412004 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:56.412016 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:56.412459 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:56.413007 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:56.413547 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:56.414088 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:56.414205 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:56.415013 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.514417 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.515259 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.614527 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.615819 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.714850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.716076 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.815092 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.816793 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.915426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:56.916979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.015584 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.017280 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.115970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.117554 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.216189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.217874 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.316594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.318208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.416746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:57.416785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:57.416806 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:57.417221 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:57.417263 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:57.417287 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:57.418621 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:57.419494 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:57.419530 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:57.423070 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:57.469481 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:57.469919 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:57.469977 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:57.470003 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:57.470902 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:57.471901 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:57.472901 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:57.473904 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:57.474035 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:57.474453 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:57.475268 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:57.476054 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:57.476841 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:57.477634 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:57.477655 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:57.520940 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:57.730748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:57.730787 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:57.736066 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:57.736092 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:57.741371 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:57.741397 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:57.746610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:57.746627 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:57.746638 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:57.757260 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:57.767953 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:57.778698 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:57.995387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:57.995447 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:06:58.000749 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.000789 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:06:58.006067 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.006083 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:06:58.011259 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.011273 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:06:58.011284 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:58.021934 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:58.032680 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:58.043467 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:58.260333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.260393 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:06:58.265712 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.265739 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:06:58.270999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.271014 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:06:58.276202 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.276219 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:06:58.276231 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:58.286876 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:58.297647 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:58.308447 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:06:58.525039 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.525098 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:06:58.530468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.530500 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:06:58.535799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.535814 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:06:58.540992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:58.541007 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:06:58.541017 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:06:58.541034 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:06:58.541047 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:06:58.541060 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:06:58.541499 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:58.542042 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:58.542584 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:58.543124 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:06:58.543242 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:06:58.544068 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.643449 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.644271 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.743848 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.745126 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.844197 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.845421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.944399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.947527 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:06:58.947559 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:06:58.947580 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:06:58.947600 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:58.948026 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:58.948060 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:58.948088 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:06:58.948111 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:58.949459 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:58.949494 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:58.949521 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:06:58.953038 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:58.999953 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:59.000366 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:59.000413 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:06:59.000438 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:06:59.001336 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.002335 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.003331 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.004329 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.004465 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:59.004887 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:59.005695 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:59.006494 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:59.007274 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:59.008052 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:59.008071 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:59.051315 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:59.051799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.051860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.152201 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.152256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.252542 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.252601 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.352980 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.353037 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.453242 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.453294 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.553450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:06:59.553496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:06:59.553517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:06:59.553541 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:59.553568 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:06:59.553591 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:59.554931 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:06:59.555358 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:06:59.555414 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:06:59.559028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:06:59.605653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:06:59.606092 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:06:59.606131 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:06:59.606155 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:06:59.607055 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.608054 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.609059 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.610062 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:06:59.610192 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:06:59.610610 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:06:59.611420 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:59.612235 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:59.613027 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:06:59.613812 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:06:59.613833 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:06:59.657112 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:06:59.866842 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:59.866910 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:06:59.872200 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:59.872216 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:06:59.877392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:59.877406 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:06:59.882580 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:06:59.882593 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:06:59.882604 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:06:59.893257 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:06:59.904019 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:06:59.914809 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:00.131499 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.131582 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:00.137082 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.137105 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:00.142317 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.142340 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:00.147555 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.147572 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:00.147584 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:00.158248 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:00.169010 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:00.179789 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:00.396669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.396728 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:00.402042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.402072 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:00.407282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.407297 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:00.412479 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.412494 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:00.412506 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:00.423162 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:00.433878 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:00.444620 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:00.661374 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.661433 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:00.666721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.666746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:00.672010 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.672032 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:00.677257 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:00.677273 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:00.677283 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:00.677300 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:00.677312 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:00.677325 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:00.677766 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:00.678309 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:00.678849 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:00.679389 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:00.679510 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:00.680324 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:00.779700 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:00.780542 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:00.880083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:00.881370 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:00.980401 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:00.981631 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.080599 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.081905 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.180981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.182207 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.281197 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.282479 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.381276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.382879 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.481686 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.482971 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.581894 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.583104 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.682095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:01.682134 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:01.682155 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:01.682569 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:01.682610 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:01.682634 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:01.683969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:01.684803 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:01.684836 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:01.688351 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:01.734628 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:01.735060 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:01.735099 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:01.735123 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:01.736024 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:01.737052 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:01.738062 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:01.739062 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:01.739195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:01.739614 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:01.740440 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:01.741223 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:01.741995 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:01.742777 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:01.742794 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:01.785986 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:01.995859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:01.995895 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:02.001158 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.001190 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:02.006446 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.006460 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:02.011617 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.011632 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:02.011643 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:02.022283 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:02.033021 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:02.043819 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:02.260663 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.260725 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:02.266073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.266101 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:02.271354 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.271369 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:02.276519 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.276533 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:02.276545 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:02.287201 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:02.297919 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:02.308674 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:02.525414 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.525473 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:02.530792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.530820 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:02.536108 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.536125 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:02.541317 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.541333 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:02.541345 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:02.551984 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:02.562711 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:02.573526 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:02.790238 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.790298 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:02.795620 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.795649 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:02.800949 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.800964 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:02.806142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:02.806157 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:02.806167 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:02.806184 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:02.806197 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:02.806209 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:02.806650 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:02.807194 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:02.807734 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:02.808275 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:02.808394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:02.808772 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:02.908595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:02.909042 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.009039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.009498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.109339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.109783 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.209764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.210216 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.212924 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:03.212952 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:03.212973 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:03.212993 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:03.213408 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:03.213449 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:03.213473 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:03.214805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:03.214829 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:03.214854 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:03.218373 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:03.265417 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:03.265847 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:03.265886 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:03.265909 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:03.266805 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.267804 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.268819 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.269823 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.269954 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:03.270373 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:03.271183 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:03.271969 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:03.272761 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:03.273528 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:03.273543 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:03.316734 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:03.317210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.317256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.417483 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.417532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.517761 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.517811 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.618108 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.618178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.718380 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.718464 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.818611 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:03.818677 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:03.818700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:03.818723 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:03.818751 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:03.818774 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:03.820108 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:03.820523 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:03.820568 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:03.824094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:03.870793 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:03.871223 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:03.871262 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:03.871286 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:03.872183 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.873191 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.874193 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.875188 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:03.875319 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:03.875735 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:03.876556 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:03.877337 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:03.878110 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:03.878882 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:03.878899 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:03.922139 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:04.131574 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.131613 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:04.136871 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.136900 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:04.142173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.142189 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:04.147373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.147387 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:04.147399 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:04.158067 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:04.168790 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:04.179572 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:04.396314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.396375 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:04.401702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.401730 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:04.407034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.407050 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:04.412288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.412305 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:04.412317 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:04.422973 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:04.433779 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:04.444578 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:04.661381 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.661434 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:04.666722 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.666747 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:04.672015 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.672031 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:04.677248 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.677264 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:04.677276 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:04.687908 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:04.698659 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:04.709425 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:04.926043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.926102 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:04.931425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.931444 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:04.936631 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.936648 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:04.941794 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:04.941811 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:04.941821 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:04.941838 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:04.941851 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:04.941863 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:04.942314 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:04.942861 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:04.943402 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:04.943946 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:04.944063 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:04.944870 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.044186 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.045007 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.144418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.145723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.244706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.245908 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.344806 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.346474 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.444981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.446599 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.545159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.547176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.645454 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.647442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.745573 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.748007 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.845732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.848414 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.945978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:05.946017 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:05.946038 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:05.946456 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:05.946499 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:05.946523 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:05.947857 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:05.949091 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:05.949138 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:05.952658 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:05.998707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:05.999111 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:05.999142 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:05.999166 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:06.000059 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:06.001070 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:06.002074 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:06.003069 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:06.003201 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:06.003619 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:06.004436 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:06.005229 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:06.006015 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:06.006799 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:06.006820 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:06.049974 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:06.259711 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.259746 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:06.265028 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.265051 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:06.270324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.270338 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:06.275520 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.275535 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:06.275546 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:06.286192 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:06.296923 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:06.307706 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:06.524581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.524641 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:06.529968 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.529996 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:06.535271 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.535287 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:06.540470 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.540484 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:06.540495 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:06.551105 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:06.561805 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:06.572562 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:06.789441 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.789501 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:06.794821 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.794849 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:06.800115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.800130 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:06.805324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:06.805339 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:06.805351 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:06.815936 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:06.826702 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:06.837470 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:07.054051 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:07.054129 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:07.059470 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:07.059498 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:07.064767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:07.064783 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:07.069982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:07.069998 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:07.070009 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:07.070026 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:07.070038 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:07.070051 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:07.070492 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:07.071034 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:07.071573 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:07.072114 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:07.072232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:07.073043 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.172600 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.173442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.272739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.274027 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.373052 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.374276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.473335 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.476443 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:07.476475 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:07.476497 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:07.476516 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:07.476942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.476998 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:07.477027 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:07.477051 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:07.478385 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:07.478410 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:07.478435 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:07.481953 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:07.529023 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:07.529454 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:07.529493 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:07.529517 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:07.530413 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:07.531415 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:07.532417 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:07.533417 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:07.533548 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:07.533966 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:07.534777 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:07.535564 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:07.536357 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:07.537125 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:07.537140 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:07.580435 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:07.580919 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.580966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.681194 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.681247 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.781369 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.781419 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.881759 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.881806 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.982130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:07.982177 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:08.082376 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:08.082424 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:08.082446 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:08.082469 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:08.082497 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:08.082520 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:08.083854 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:08.084247 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:08.084286 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:08.087810 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:08.134579 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:08.135035 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:08.135078 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:08.135103 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:08.136003 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:08.137010 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:08.138013 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:08.139009 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:08.139141 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:08.139558 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:08.140384 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:08.141176 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:08.141961 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:08.142746 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:08.142768 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:08.186076 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:08.395702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.395743 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:08.401036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.401063 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:08.406343 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.406358 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:08.411539 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.411555 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:08.411567 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:08.422224 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:08.432983 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:08.443772 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:08.660459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.660520 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:08.665844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.665873 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:08.671130 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.671146 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:08.676352 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.676367 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:08.676378 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:08.687010 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:08.700286 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:08.711057 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:08.927615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.927677 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:08.933001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.933032 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:08.938273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.938287 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:08.943469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:08.943484 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:08.943496 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:08.954147 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:08.964830 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:08.975621 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:09.192325 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:09.192399 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:09.197732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:09.197763 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:09.203012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:09.203027 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:09.208236 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:09.208251 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:09.208261 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:09.208278 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:09.208291 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:09.208303 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:09.208743 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:09.209285 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:09.209826 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:09.210367 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:09.210485 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:09.211294 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.310583 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.311421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.410898 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.412186 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.511290 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.512511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.611516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.612800 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.711723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.712948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.812052 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.813339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.912433 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:09.913652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:10.012811 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:10.014100 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:10.113137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:10.114352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:10.213554 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:10.213592 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:10.213613 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:10.214029 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:10.214071 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:10.214094 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:10.215430 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:10.216265 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:10.216325 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:10.219845 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:10.266074 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:10.266504 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:10.266542 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:10.266566 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:10.267463 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:10.268464 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:10.269466 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:10.270464 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:10.270595 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:10.271013 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:10.271828 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:10.272621 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:10.273410 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:10.274195 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:10.274216 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:10.317508 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:10.527225 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.527278 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:10.532541 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.532563 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:10.537848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.537863 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:10.543042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.543056 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:10.543067 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:10.553711 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:10.564510 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:10.575293 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:10.791906 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.791966 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:10.797303 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.797332 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:10.802599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.802613 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:10.807806 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:10.807821 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:10.807833 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:10.818482 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:10.829248 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:10.840039 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:11.056818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.056886 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:11.062211 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.062240 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:11.067506 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.067521 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:11.072727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.072753 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:11.072774 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:11.083450 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:11.094190 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:11.104951 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:11.321633 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.321692 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:11.327012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.327040 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:11.332318 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.332334 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:11.337541 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:11.337555 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:11.337566 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:11.337582 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:11.337595 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:11.337608 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:11.338048 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:11.338591 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:11.339133 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:11.339675 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:11.339796 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:11.340596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.439886 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.440690 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.539988 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.541247 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.640065 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.641655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.740182 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.744057 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:11.744089 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:11.744110 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:11.744129 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:11.744541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.744574 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:11.744601 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:11.744624 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:11.745961 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:11.745987 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:11.746012 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:11.749530 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:11.796491 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:11.796921 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:11.796961 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:11.796985 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:11.797880 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:11.798879 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:11.799874 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:11.800894 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:11.801033 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:11.801452 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:11.802258 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:11.803039 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:11.803819 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:11.804598 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:11.804621 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:11.847808 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:11.848262 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.848311 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.948495 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:11.948546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.048604 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.048662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.148849 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.148898 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.248983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.249032 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.349398 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:12.349437 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:12.349458 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:12.349481 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:12.349508 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:12.349532 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:12.350865 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:12.351280 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:12.351321 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:12.354841 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:12.401609 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:12.402038 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:12.402077 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:12.402101 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:12.402997 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:12.403997 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:12.404995 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:12.405999 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:12.406130 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:12.406545 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:12.407363 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:12.408163 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:12.408952 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:12.409760 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:12.409783 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:12.453016 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:12.662629 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.662673 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:12.667992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.668019 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:12.673245 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.673260 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:12.678445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.678459 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:12.678470 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:12.689086 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:12.699792 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:12.710579 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:12.927459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.927519 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:12.932787 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.932803 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:12.938001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.938015 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:12.943221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:12.943236 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:12.943247 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:12.953881 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:12.964568 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:12.975359 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:13.191938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.192006 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:13.197311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.197327 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:13.202525 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.202539 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:13.207728 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.207742 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:13.207754 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:13.218393 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:13.229116 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:13.239895 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:13.456599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.456658 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:13.461950 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.461965 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:13.467149 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.467163 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:13.472346 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:13.472360 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:13.472371 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:13.472387 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:13.472400 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:13.472412 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:13.472852 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:13.473396 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:13.473937 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:13.474478 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:13.474609 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:13.475423 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.574719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.575552 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.674876 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.676178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.775303 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.776504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.875667 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.877339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.975955 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:13.977534 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.076187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.077866 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.176590 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.178212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.277027 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.278707 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.377132 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.379112 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.477283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:14.477320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:14.477341 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:14.477760 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:14.477802 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:14.477825 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:14.479159 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:14.480021 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:14.480057 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:14.483580 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:14.529788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:14.530220 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:14.530260 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:14.530283 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:14.531179 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:14.532199 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:14.533208 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:14.534214 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:14.534348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:14.534777 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:14.535605 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:14.536417 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:14.537212 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:14.537997 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:14.538020 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:14.581238 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:14.791277 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:14.791320 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:14.796579 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:14.796595 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:14.801795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:14.801809 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:14.807001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:14.807015 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:14.807027 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:14.817680 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:14.828439 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:14.839171 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:15.056003 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.056071 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:15.061380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.061396 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:15.066577 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.066591 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:15.071775 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.071789 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:15.071800 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:15.082444 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:15.093194 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:15.103971 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:15.320722 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.320783 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:15.326149 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.326180 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:15.331518 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.331535 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:15.336748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.336764 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:15.336776 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:15.347377 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:15.357993 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:15.368615 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:15.585201 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.585240 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:15.590558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.590584 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:15.595880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.595900 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:15.601102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:15.601119 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:15.601130 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:15.601147 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:15.601159 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:15.601172 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:15.601614 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:15.602163 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:15.602725 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:15.603274 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:15.603395 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:15.604207 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:15.703704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:15.704517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:15.803879 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:15.805132 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:15.904205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:15.905401 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.004588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.007705 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:16.007737 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:16.007758 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:16.007778 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:16.008185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.008219 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:16.008246 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:16.008269 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:16.009617 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:16.009645 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:16.009671 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:16.013209 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:16.060333 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:16.060743 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:16.060778 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:16.060802 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:16.061701 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.062716 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.063723 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.064729 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.064871 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:16.065272 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:16.066092 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:16.066895 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:16.067689 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:16.068501 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:16.068531 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:16.111364 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:16.111801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.111845 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.211953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.212011 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.312138 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.312211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.412319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.412382 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.512640 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.512702 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.612998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:16.613040 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:16.613061 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:16.613084 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:16.613112 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:16.613135 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:16.614477 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:16.614895 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:16.614943 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:16.618482 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:16.665047 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:16.665458 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:16.665493 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:16.665516 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:16.666418 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.667434 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.668445 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.669459 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:16.669597 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:16.669993 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:16.670806 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:16.671607 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:16.672408 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:16.673210 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:16.673235 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:16.716132 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:16.926373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:16.926415 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:16.931708 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:16.931724 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:16.936918 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:16.936934 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:16.942137 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:16.942153 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:16.942165 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:16.952734 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:16.963358 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:16.973992 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:17.190701 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.190768 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:17.196099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.196116 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:17.201339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.201355 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:17.206558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.206575 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:17.206587 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:17.217168 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:17.227789 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:17.238457 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:17.455026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.455067 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:17.460373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.460390 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:17.465586 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.465602 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:17.470793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.470808 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:17.470819 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:17.481407 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:17.492030 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:17.502665 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:17.719140 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.719179 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:17.724475 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.724492 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:17.729692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.729715 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:17.734914 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:17.734931 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:17.734941 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:17.734957 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:17.734970 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:17.734982 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:17.735441 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:17.735991 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:17.736539 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:17.737086 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:17.737206 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:17.738015 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:17.837569 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:17.838399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:17.937883 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:17.939139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.038269 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.039470 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.138546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.139799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.238991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.240183 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.339095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.340357 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.439503 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.440687 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.539799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.541038 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.639900 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.641476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.740193 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:18.740241 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:18.740263 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:18.740656 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:18.740694 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:18.740718 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:18.742063 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:18.742940 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:18.742976 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:18.746491 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:18.792653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:18.793070 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:18.793110 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:18.793134 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:18.794034 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:18.795046 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:18.796053 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:18.797059 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:18.797201 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:18.797598 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:18.798411 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:18.799210 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:18.800014 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:18.800831 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:18.800860 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:18.843702 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:19.053637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.053679 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:19.059010 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.059036 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:19.064335 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.064351 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:19.069549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.069565 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:19.069576 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:19.080162 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:19.090777 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:19.101430 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:19.318199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.318240 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:19.323599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.323640 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:19.328933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.328950 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:19.334145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.334161 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:19.334173 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:19.344748 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:19.355353 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:19.365974 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:19.582480 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.582520 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:19.587871 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.587900 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:19.593235 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.593257 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:19.598459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.598474 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:19.598486 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:19.609084 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:19.619707 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:19.630364 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:19.847145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.847185 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:19.852494 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.852512 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:19.857763 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.857782 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:19.863018 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:19.863034 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:19.863044 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:19.863062 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:19.863076 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:19.863089 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:19.863537 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:19.864094 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:19.864644 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:19.865192 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:19.865313 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:19.865690 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:19.965364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:19.965819 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.065652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.066093 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.165787 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.166219 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.266028 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.266459 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.269943 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:20.269978 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:20.270000 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:20.270020 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:20.270410 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:20.270445 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:20.270469 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:20.271822 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:20.271850 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:20.271876 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:20.275417 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:20.322565 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:20.322973 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:20.323008 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:20.323032 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:20.323934 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.324950 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.325962 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.326967 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.327104 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:20.327503 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:20.328334 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:20.329142 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:20.329935 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:20.330732 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:20.330756 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:20.373591 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:20.374038 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.374089 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.474286 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.474343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.574581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.574637 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.674892 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.674949 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.775225 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.775281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.875350 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:20.875396 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:20.875417 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:20.875440 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:20.875468 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:20.875491 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:20.876854 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:20.877274 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:20.877320 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:20.880856 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:20.927458 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:20.927864 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:20.927899 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:20.927923 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:20.928830 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.929846 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.930853 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.931863 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:20.931999 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:20.932393 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:20.933208 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:20.934008 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:20.934803 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:20.935604 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:20.935628 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:20.978448 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:21.188415 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.188460 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:21.193783 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.193809 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:21.199099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.199115 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:21.204338 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.204354 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:21.204365 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:21.214970 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:21.225595 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:21.236221 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:21.452702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.452742 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:21.458093 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.458122 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:21.463458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.463477 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:21.468662 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.468679 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:21.468690 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:21.479279 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:21.489884 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:21.500501 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:21.716956 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.716995 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:21.722365 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.722394 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:21.727676 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.727692 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:21.732899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.732917 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:21.732929 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:21.743512 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:21.754127 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:21.764739 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:21.981347 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.981387 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:21.986760 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.986789 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:21.992117 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.992138 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:21.997367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:21.997383 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:21.997393 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:21.997409 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:21.997422 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:21.997434 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:21.997877 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:21.998425 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:21.998971 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:21.999515 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:21.999637 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:22.000465 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.099953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.100752 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.200214 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.201471 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.300313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.301528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.400600 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.402233 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.500846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.502439 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.601241 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.602882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.701567 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.703151 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.801644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.803691 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.902028 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:22.904006 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:23.002105 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:23.002173 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:23.002194 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:23.002586 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:23.002643 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:23.002669 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:23.004020 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:23.004868 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:23.004904 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:23.008443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:23.054533 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:23.054945 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:23.054980 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:23.055004 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:23.055903 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:23.056933 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:23.057948 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:23.058957 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:23.059094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:23.059492 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:23.060308 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:23.061104 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:23.061882 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:23.062661 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:23.062680 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:23.105457 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:23.315450 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.315486 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:23.320795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.320825 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:23.326127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.326142 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:23.331353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.331368 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:23.331380 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:23.341967 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:23.352594 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:23.363263 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:23.579816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.579853 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:23.585172 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.585197 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:23.590494 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.590516 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:23.595714 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.595729 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:23.595741 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:23.606329 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:23.616947 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:23.627589 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:23.844274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.844320 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:23.849822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.849852 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:23.855176 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.855194 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:23.860392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:23.860409 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:23.860420 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:23.871000 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:23.881621 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:23.892275 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:24.108900 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:24.108947 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:24.114309 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:24.114338 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:24.119642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:24.119660 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:24.124864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:24.124879 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:24.124890 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:24.124906 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:24.124919 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:24.124931 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:24.125373 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:24.125922 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:24.126469 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:24.127015 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:24.127137 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:24.127514 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.227224 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.227662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.327329 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.327768 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.427607 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.428040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.527933 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.528357 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.531450 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:24.531481 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:24.531501 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:24.531521 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:24.531909 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:24.531945 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:24.531968 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:24.533318 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:24.533350 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:24.533376 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:24.536914 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:24.584177 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:24.584590 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:24.584626 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:24.584689 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:24.585596 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:24.586619 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:24.587631 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:24.588639 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:24.588794 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:24.589192 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:24.589994 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:24.590779 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:24.591564 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:24.592345 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:24.592368 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:24.635222 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:24.635650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.635690 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.735804 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.735860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.836215 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.836270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.936463 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:24.936525 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:25.036540 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:25.036988 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:25.136924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:25.136970 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:25.136992 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:25.137383 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:25.137421 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:25.137445 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:25.138791 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:25.138830 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:25.138859 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:25.142393 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:25.189599 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:25.190015 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:25.190054 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:25.190079 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:25.190980 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:25.191993 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:25.193005 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:25.194020 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:25.194158 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:25.194574 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:25.195391 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:25.196196 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:25.197002 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:25.197794 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:25.197819 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:25.240738 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:25.451084 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.451125 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:25.456445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.456461 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:25.461657 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.461673 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:25.466868 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.466884 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:25.466895 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:25.477472 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:25.488121 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:25.498769 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:25.715240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.715280 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:25.720572 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.720589 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:25.725789 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.725809 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:25.731030 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.731046 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:25.731058 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:25.741636 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:25.752251 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:25.762873 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:25.979436 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.979475 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:25.984782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.984799 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:25.989992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.990007 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:25.995212 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:25.995229 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:25.995240 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:26.005821 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:26.016443 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:26.027118 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:26.243810 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:26.243850 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:26.249161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:26.249177 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:26.254376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:26.254392 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:26.259602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:26.259630 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:26.259650 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:26.259690 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:26.259702 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:26.259726 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:26.260169 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:26.260719 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:26.261265 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:26.261811 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:26.261932 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:26.262741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.362301 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.363138 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.462529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.463791 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.562636 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.564217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.662940 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.664581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.763326 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.764911 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.863738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.865075 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.964206 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:26.965425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:27.064430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:27.065726 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:27.164642 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:27.165854 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:27.264910 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:27.264953 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:27.264975 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:27.265397 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:27.265440 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:27.265465 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:27.266804 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:27.267664 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:27.267704 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:27.271235 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:27.317409 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:27.317839 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:27.317878 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:27.317902 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:27.318799 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:27.319797 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:27.320816 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:27.321818 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:27.321971 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:27.322391 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:27.323206 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:27.323993 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:27.324778 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:27.325548 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:27.325562 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:27.368726 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:27.578527 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.578562 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:27.583818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.583840 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:27.589137 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.589152 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:27.594332 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.594347 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:27.594358 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:27.604981 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:27.615727 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:27.626508 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:27.843195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.843249 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:27.848596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.848623 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:27.853918 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.853934 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:27.859128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:27.859144 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:27.859155 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:27.869755 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:27.880385 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:27.891018 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:28.107685 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.107728 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:28.113045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.113070 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:28.118344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.118360 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:28.123552 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.123568 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:28.126335 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:28.136967 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:28.147610 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:28.158252 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:28.374787 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.374828 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:28.380165 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.380193 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:28.385473 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.385489 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:28.390697 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:28.390713 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:28.390724 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:28.390754 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:28.390767 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:28.390780 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:28.391222 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:28.391772 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:28.392319 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:28.392866 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:28.392987 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:28.393799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.493303 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.494096 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.593538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.596609 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:28.596640 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:28.596661 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:28.596690 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:28.597106 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.597141 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:28.597168 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:28.597191 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:28.598581 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:28.598608 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:28.598634 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:28.602182 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:28.649442 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:28.649849 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:28.649883 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:28.649906 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:28.650808 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:28.651824 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:28.652833 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:28.653847 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:28.653982 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:28.654373 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:28.655182 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:28.655977 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:28.656780 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:28.657580 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:28.657604 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:28.700415 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:28.700869 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.700913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.801240 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.801289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.901627 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:28.901676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.001927 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.001986 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.102328 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.102379 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.202730 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.202782 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.302818 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.303241 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.403095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:29.403133 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:29.403154 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:29.403545 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:29.403581 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:29.403605 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:29.404948 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:29.404980 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:29.405006 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:29.408555 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:29.455610 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:29.456018 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:29.456052 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:29.456076 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:29.456991 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:29.458016 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:29.459027 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:29.460032 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:29.460171 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:29.460569 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:29.461384 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:29.462185 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:29.462983 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:29.463777 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:29.463800 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:29.506594 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:29.716766 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.716797 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:29.722081 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.722104 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:29.727389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.727404 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:29.732584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.732599 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:29.732621 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:29.743212 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:29.753811 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:29.764455 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:29.981275 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.981312 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:29.986665 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.986693 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:29.991982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.992003 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:29.997196 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:29.997211 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:29.997223 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:30.007801 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:30.018426 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:30.029052 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:30.245775 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.245814 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:30.251162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.251192 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:30.256515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.256534 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:30.261724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.261739 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:30.261750 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:30.272326 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:30.282954 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:30.293645 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:30.510362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.510400 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:30.515729 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.515757 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:30.521075 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.521091 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:30.526295 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:30.526310 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:30.526321 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:30.526336 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:30.526348 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:30.526361 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:30.526802 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:30.527350 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:30.527894 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:30.528441 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:30.528564 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:30.529372 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.628884 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.629675 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.729270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.730516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.829546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.830722 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.929668 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:30.931282 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.029831 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.031426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.130171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.131790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.230251 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.232213 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.330580 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.332575 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.431014 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.432974 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.531108 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:31.531149 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:31.531170 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:31.531561 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:31.531597 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:31.531620 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:31.532967 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:31.533815 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:31.533849 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:31.537392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:31.583765 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:31.584177 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:31.584213 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:31.584236 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:31.585134 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:31.586152 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:31.587156 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:31.588172 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:31.588311 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:31.588704 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:31.589508 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:31.590292 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:31.591087 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:31.591874 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:31.591896 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:31.634717 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:31.845144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:31.845204 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:31.850477 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:31.850500 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:31.855757 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:31.855795 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:31.861011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:31.861027 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:31.861038 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:31.871696 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:31.882442 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:31.893213 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:32.109915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.109983 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:32.115305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.115334 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:32.120585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.120601 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:32.125781 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.125795 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:32.125807 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:32.136453 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:32.147208 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:32.157936 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:32.374736 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.374813 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:32.380089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.380112 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:32.385370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.385393 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:32.390589 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.390604 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:32.390615 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:32.401253 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:32.412017 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:32.422788 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:32.639487 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.639546 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:32.644874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.644902 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:32.650163 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.650177 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:32.655351 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:32.655365 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:32.655375 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:32.655392 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:32.655405 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:32.655418 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:32.655861 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:32.656405 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:32.656948 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:32.657488 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:32.657606 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:32.657985 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:32.757678 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:32.758136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:32.857948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:32.858398 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:32.861488 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:32.861545 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:32.861568 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:32.861588 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:32.861985 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:32.862033 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:32.862068 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:32.863464 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:32.863504 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:32.863540 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:32.867153 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:32.914153 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:32.914592 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:32.914633 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:32.914657 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:32.915556 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:32.916558 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:32.917562 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:32.918558 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:32.918689 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:32.919108 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:32.919919 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:32.920714 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:32.921487 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:32.922255 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:32.922270 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:32.965563 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:32.966045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:32.966092 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.066197 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.066267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.166383 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.166458 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.266536 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.267012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.366715 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.367159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.466977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.467428 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.567093 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.567539 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.667356 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:33.667394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:33.667440 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:33.667859 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:33.667903 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:33.667928 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:33.669264 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:33.669295 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:33.669320 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:33.672835 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:33.720010 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:33.720417 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:33.720454 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:33.720478 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:33.721373 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:33.722374 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:33.723369 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:33.724380 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:33.724514 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:33.724924 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:33.725727 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:33.726507 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:33.727285 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:33.728063 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:33.728081 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:33.771367 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:33.980907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:33.980941 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:33.986215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:33.986237 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:33.991492 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:33.991506 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:33.996702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:33.996716 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:33.996727 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:34.007368 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:34.018093 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:34.028834 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:34.245625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.245684 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:34.251001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.251029 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:34.256287 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.256301 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:34.261491 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.261505 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:34.261516 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:34.272164 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:34.282932 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:34.293695 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:34.510529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.510609 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:34.515972 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.516004 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:34.521280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.521297 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:34.526492 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.526508 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:34.526520 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:34.537109 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:34.547738 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:34.558387 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:34.775145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.775186 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:34.780562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.780592 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:34.785868 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.785885 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:34.791146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:34.791162 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:34.791172 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:34.791189 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:34.791202 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:34.791215 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:34.791657 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:34.792210 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:34.792759 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:34.793307 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:34.793428 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:34.794264 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:34.893658 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:34.894466 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:34.993760 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:34.995020 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.094016 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.095220 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.194193 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.195839 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.294453 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.296041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.394579 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.396639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.494917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.496926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.595300 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.597723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.695672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.698056 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.796005 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:35.796062 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:35.796083 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:35.796474 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:35.796515 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:35.796539 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:35.797895 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:35.798757 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:35.798794 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:35.802337 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:35.848725 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:35.849133 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:35.849168 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:35.849192 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:35.850097 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:35.851112 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:35.852117 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:35.853129 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:35.853270 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:35.853669 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:35.854483 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:35.855285 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:35.856083 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:35.856889 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:35.856917 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:35.899754 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:36.109986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.110032 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:36.115392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.115409 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:36.120586 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.120602 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:36.125800 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.125815 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:36.125827 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:36.136444 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:36.147066 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:36.157719 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:36.374369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.374408 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:36.379670 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.379688 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:36.384912 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.384929 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:36.390186 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.390201 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:36.390212 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:36.400794 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:36.411414 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:36.422059 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:36.638775 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.638815 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:36.644130 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.644147 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:36.649387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.649402 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:36.654603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.654618 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:36.654630 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:36.665223 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:36.675838 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:36.686484 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:36.903244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.903282 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:36.908585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.908602 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:36.913800 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.913816 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:36.919048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:36.919063 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:36.919074 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:36.919090 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:36.919102 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:36.919115 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:36.919557 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:36.920109 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:36.920656 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:36.921208 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:36.921329 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:36.921737 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.021370 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.021825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.121788 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.122218 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.124941 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:37.124971 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:37.124992 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:37.125012 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:37.125402 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:37.125437 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:37.125460 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:37.126805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:37.126833 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:37.126859 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:37.130398 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:37.177673 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:37.178082 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:37.178117 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:37.178141 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:37.179061 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:37.180074 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:37.181102 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:37.182117 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:37.182259 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:37.182658 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:37.183471 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:37.184280 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:37.185084 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:37.185877 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:37.185902 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:37.228799 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:37.229223 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.229264 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.329390 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.329446 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.429695 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.429749 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.438991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.439025 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:37.444400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.444416 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:37.449600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.449622 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:37.454819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.454835 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:37.454846 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:07:37.465449 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:07:37.476066 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:07:37.486714 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:07:37.530053 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.530107 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.630448 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.630505 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.703250 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.703286 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:37.708562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.708581 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:37.713795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.713817 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:37.719022 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:37.719037 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:37.719049 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:07:37.729637 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:07:37.740278 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:07:37.750952 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:07:37.762412 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.762478 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.862847 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.862910 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.963546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:37.963586 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:37.963607 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:37.963630 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:37.963657 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:37.963681 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:37.965047 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:37.965445 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:37.965478 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:37.969014 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:38.015542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:38.015958 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:38.015994 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:38.016018 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:38.016941 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:38.017960 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:38.018967 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:38.019975 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:38.020112 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:38.020510 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:38.021330 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:38.022128 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:38.022926 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:38.023724 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:38.023749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:38.066593 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:38.276952 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.276992 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:38.282291 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.282315 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:38.287610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.287626 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:38.292826 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.292842 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:38.292853 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:38.303426 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:38.314051 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:38.324696 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:38.541169 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.541207 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:38.546584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.546613 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:38.551911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.551932 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:38.557145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.557162 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:38.557173 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:38.567755 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:38.578399 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:38.589023 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:38.805500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.805540 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:38.810895 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.810924 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:38.816262 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.816282 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:38.821502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:38.821518 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:38.821530 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:38.832109 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:38.842784 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:38.853411 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:39.069886 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:39.069932 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:39.075303 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:39.075333 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:39.080610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:39.080626 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:39.085833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:39.085849 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:39.085860 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:39.085877 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:39.085890 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:39.085903 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:39.086344 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:39.086892 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:39.087440 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:39.087986 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:39.088108 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:39.089360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.188466 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.189684 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.288807 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.290505 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.388998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.390587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.489389 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.491451 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.589749 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.591741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.690021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.692087 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.790160 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.792529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.890416 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.892886 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.990805 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:39.993145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:40.091042 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:40.091094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:40.091115 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:40.091509 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:40.091547 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:40.091571 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:40.092938 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:40.094244 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:40.094281 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:40.097816 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:40.143569 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:40.143979 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:40.144015 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:40.144039 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:40.144939 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:40.145960 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:40.146968 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:40.147974 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:40.148111 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:40.148508 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:40.149327 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:40.150129 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:40.150930 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:40.151722 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:40.151746 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:40.194632 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:40.404732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.404764 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:40.410052 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.410076 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:40.415375 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.415393 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:40.420584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.420600 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:40.420611 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:40.431182 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:40.441806 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:40.452486 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:40.668991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.669032 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:40.674360 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.674387 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:40.679698 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.679715 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:40.684909 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.684924 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:40.684935 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:40.695566 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:40.706276 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:40.717054 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:40.933926 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.933985 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:40.939321 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.939351 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:40.944655 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.944671 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:40.949856 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:40.949871 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:40.949883 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:40.960519 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:40.971257 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:40.981987 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:41.198852 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:41.198918 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:41.204277 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:41.204309 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:41.209575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:41.209590 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:41.214794 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:41.214809 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:41.214819 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:41.214836 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:41.214848 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:41.214861 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:41.215301 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:41.215847 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:41.216391 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:41.216938 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:41.217057 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:41.217438 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.317205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.317655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.417397 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.417817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.517772 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.518217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.617882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.618307 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.718301 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.718753 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.818576 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.818994 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.822126 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:41.822161 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/  9mV
2023-04-27 06:07:41.822182 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:41.822202 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:41.822618 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:41.822662 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:41.822686 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:41.824023 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:41.824050 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:41.824079 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:41.827616 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:41.874685 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:41.875117 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:41.875156 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:41.875180 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:41.876078 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:41.877097 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:41.878105 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:41.879106 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:41.879240 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:41.879659 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:41.880470 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:41.881253 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:41.882031 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:41.882804 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:41.882820 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:41.925965 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:41.926417 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:41.926460 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:42.026654 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:42.026714 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:42.126874 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:42.126924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:42.227038 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:42.227082 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:42.227103 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:42.227127 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:42.227154 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:42.227177 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:42.228519 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:42.228945 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:42.228985 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:42.232509 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:42.279289 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:42.279720 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:42.279759 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:42.279784 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:42.280689 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:42.281700 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:42.282705 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:42.283706 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:42.283839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:42.284198 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:42.285015 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:42.285812 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:42.286602 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:42.287389 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:42.287410 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:42.330647 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:42.540762 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.540799 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:42.546132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.546158 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:42.551432 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.551447 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:42.556644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.556659 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:42.556671 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:42.567289 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:42.577954 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:42.588681 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:42.805266 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.805325 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:42.810677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.810707 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:42.816020 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.816036 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:42.821226 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:42.821241 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:42.821252 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:42.831878 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:42.842582 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:42.853376 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:43.070094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.070161 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:43.075506 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.075536 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:43.080822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.080837 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:43.086050 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.086065 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:43.086077 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:43.096661 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:43.107381 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:43.118114 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:43.334821 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.334885 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:43.340235 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.340267 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:43.345562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.345577 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:43.350767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:43.350782 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:43.350792 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:43.350809 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:43.350822 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:43.350834 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:43.351276 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:43.351822 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:43.352371 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:43.352918 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:43.353036 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:43.353845 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.453300 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.454110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.553515 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.554778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.653851 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.655053 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.754045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.755302 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.854327 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.855524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.954582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:43.955839 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.054990 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.056208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.155252 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.156515 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.255611 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.256797 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.355897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:44.355935 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:44.355957 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:44.356346 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:44.356384 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:44.356408 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:44.357746 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:44.358612 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:44.358675 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:44.362206 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:44.408348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:44.408778 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:44.408817 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:44.408840 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:44.409743 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:44.410745 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:44.411750 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:44.412769 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:44.412907 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:44.413327 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:44.414140 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:44.414930 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:44.415715 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:44.416507 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:44.416526 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:44.459712 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:44.669725 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.669767 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:44.675097 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.675125 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:44.680438 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.680454 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:44.685598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.685613 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:44.685624 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:44.696228 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:44.706931 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:44.717714 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:44.934269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.934328 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:44.939658 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.939688 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:44.944994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.945010 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:44.950187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:44.950203 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:44.950214 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:44.960798 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:44.971540 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:44.982338 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:45.199177 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.199245 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:45.204603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.204633 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:45.209942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.209958 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:45.215144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.215159 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:45.215170 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:45.225842 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:45.236532 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:45.247315 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:45.463922 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.463982 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:45.469318 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.469347 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:45.474647 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.474662 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:45.479848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:45.479863 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:45.479874 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:45.479891 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:45.479903 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:45.479916 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:45.480360 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:45.480908 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:45.481450 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:45.481992 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:45.482110 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:45.482944 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.582453 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.583266 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.682652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.683915 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.783031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.784205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.883189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.886299 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:45.886333 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:45.886355 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:45.886384 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:45.886821 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.886857 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:45.886885 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:45.886908 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:45.888248 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:45.888279 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:45.888305 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:45.891830 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:45.938909 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:45.939349 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:45.939387 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:45.939410 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:45.940311 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:45.941325 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:45.942330 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:45.943334 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:45.943488 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:45.943909 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:45.944729 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:45.945528 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:45.946316 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:45.947106 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:45.947129 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:45.990306 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:45.990780 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:45.990827 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.090969 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.091030 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.191187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.191239 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.200429 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.200460 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.205756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.205781 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.211053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.211068 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.216249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.216264 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.216275 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:07:46.226900 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:07:46.237677 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:07:46.248474 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:07:46.291489 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.291566 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.391762 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.391825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.492054 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:46.492096 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:46.492117 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:46.492141 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:46.492195 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:46.498209 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:46.499596 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:46.500032 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:46.500077 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:46.503627 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:46.550198 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:46.550633 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:46.550672 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:46.550697 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:46.551631 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:46.552638 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:46.553645 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:46.554648 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:46.554782 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:46.555174 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:46.555977 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:46.556771 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:46.557569 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:46.558361 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:46.558384 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:46.601654 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:46.811626 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.811666 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.816975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.816992 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.822195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.822210 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.827395 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:46.827410 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:46.827421 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:46.838028 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:46.848696 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:46.859483 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:47.076220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.076288 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:47.081591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.081608 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:47.086806 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.086821 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:47.092002 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.092017 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:47.092028 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:47.102672 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:47.113407 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:47.124185 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:47.341072 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.341131 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:47.346421 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.346438 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:47.351618 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.351633 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:47.356818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.356835 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:47.356847 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:47.367486 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:47.378183 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:47.388929 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:47.605633 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.605693 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:47.610978 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.610995 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:47.616210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.616237 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:47.621423 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:47.621457 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:47.621468 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:47.621485 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:47.621497 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:47.621510 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:47.621951 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:47.622493 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:47.623038 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:47.623581 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:47.623700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:47.624937 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:47.723942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:47.725138 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:47.824348 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:47.826085 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:47.924545 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:47.926494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.024706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.027228 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.125120 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.127474 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.225517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.228030 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.325955 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.328274 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.426089 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.428611 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.526318 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.529036 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.626469 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:48.626510 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:48.626532 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:48.626948 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:48.626991 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:48.627015 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:48.628362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:48.630042 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:48.630082 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:48.633611 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:48.678978 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:48.679386 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:48.679439 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:48.679465 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:48.680366 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:48.681376 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:48.682390 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:48.683390 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:48.683525 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:48.683956 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:48.684778 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:48.685573 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:48.686364 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:48.687158 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:48.687181 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:48.730397 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:48.940389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:48.940425 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:48.945693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:48.945716 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:48.950986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:48.951001 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:48.956181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:48.956196 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:48.956207 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:48.966862 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:48.977653 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:48.988401 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:49.205062 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.205135 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:49.210469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.210498 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:49.215776 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.215792 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:49.220993 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.221016 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:49.221028 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:49.231672 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:49.242445 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:49.253185 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:49.470141 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.470200 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:49.475533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.475563 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:49.480853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.480869 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:49.486054 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.486069 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:49.486080 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:49.496671 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:49.507420 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:49.518164 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:49.734933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.734994 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:49.740355 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.740388 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:49.745692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.745708 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:49.750891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:49.750906 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:49.750916 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:49.750933 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:49.750946 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:49.750959 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:49.751400 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:49.751941 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:49.752487 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:49.753034 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:49.753155 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:49.753987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:49.853343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:49.854185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:49.953757 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:49.955040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.054092 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.055290 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.154282 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.155568 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.254642 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.255835 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.354994 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.358108 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:50.358142 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:07:50.358163 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:50.358183 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:50.358609 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.358645 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:50.358672 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:50.358696 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:50.360036 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:50.360063 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:50.360088 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:50.363615 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:50.410528 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:50.410964 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:50.411001 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:50.411025 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:50.411924 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.412934 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.413941 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.414965 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.415101 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:50.415518 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:50.416335 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:50.417134 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:50.417908 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:50.418681 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:50.418700 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:50.461894 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:50.462349 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.462396 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.562549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.562601 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.662839 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.662891 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.763226 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:50.763265 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:50.763286 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:50.763309 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:50.763337 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:50.763360 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:50.764719 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:50.765123 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:50.765158 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:50.768680 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:50.815510 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:50.815943 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:50.815982 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:50.816006 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:50.816909 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.817919 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.818920 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.819918 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:50.820051 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:50.820450 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:50.821259 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:50.822042 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:50.822818 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:50.823593 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:50.823610 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:50.866836 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:51.076675 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.076727 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:51.081973 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.081996 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:51.087251 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.087267 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:51.092456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.092471 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:51.092482 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:51.103140 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:51.113852 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:51.124588 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:51.341208 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.341270 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:51.346605 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.346635 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:51.351974 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.352015 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:51.357193 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.357209 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:51.357220 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:51.367866 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:51.378656 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:51.389416 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:51.606353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.606417 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:51.611724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.611760 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:51.617066 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.617083 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:51.622267 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.622282 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:51.622294 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:51.632929 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:51.643653 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:51.654389 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:51.871013 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.871072 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:51.876406 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.876436 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:51.881680 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.881696 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:51.886884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:51.886898 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:51.886909 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:51.886925 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:51.886938 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:51.886950 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:51.887391 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:51.887936 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:51.888479 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:51.889026 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:51.889144 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:51.889952 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:51.989555 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:51.990005 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.089744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.090622 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.190089 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.190923 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.290506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.291766 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.390676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.391888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.490802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.492424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.590961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.592567 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.691376 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.693033 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.791786 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.793350 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.891905 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:52.891943 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:52.891964 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:52.892354 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:52.892390 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:52.892414 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:52.893749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:52.894621 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:52.894659 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:52.898142 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:52.944332 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:52.944764 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:52.944803 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:52.944827 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:52.945730 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:52.946732 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:52.947736 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:52.948740 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:52.948878 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:52.949302 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:52.950121 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:52.950918 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:52.951712 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:52.952502 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:52.952528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:52.995817 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:53.205383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.205425 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:53.210656 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.210680 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:53.215951 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.215967 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:53.221149 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.221164 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:53.221176 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:53.231804 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:53.242559 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:53.253356 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:53.469944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.470004 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:53.475340 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.475370 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:53.480669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.480685 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:53.485868 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.485883 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:53.485895 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:53.496560 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:53.507329 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:53.518110 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:53.734762 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.734822 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:53.740165 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.740199 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:53.745505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.745520 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:53.750731 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.750746 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:53.750757 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:53.761370 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:53.772142 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:53.782943 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:53.999495 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:53.999554 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:54.004892 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:54.004932 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:54.010218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:54.010233 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:54.015441 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:54.015456 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:54.015466 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:54.015483 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:54.015495 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:54.015508 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:54.015948 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:54.016494 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:54.017041 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:54.017583 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:54.017704 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:54.018541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.118082 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.118893 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.218508 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.219407 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.318725 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.319567 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.419178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.420074 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.519535 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.520344 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.619805 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.622858 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:54.622893 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:54.622914 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:54.622934 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:54.623341 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.623376 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:54.623403 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:54.623426 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:54.624768 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:54.624800 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:54.624826 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:54.628350 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:54.675400 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:54.675815 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:54.675851 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:54.675875 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:54.676775 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:54.677787 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:54.678792 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:54.679792 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:54.679926 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:54.680318 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:54.681134 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:54.681924 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:54.682704 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:54.683490 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:54.683510 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:54.726742 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:54.727219 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.727265 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.827556 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.827627 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.927859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:54.927907 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:55.028177 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:55.028227 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:55.028248 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:55.028272 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:55.028300 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:55.028323 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:55.029660 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:55.030068 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:55.030110 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:55.033655 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:55.080196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:55.080602 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:55.080634 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:55.080658 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:55.081556 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:55.082560 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:55.083572 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:55.084575 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:55.084715 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:55.085147 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:55.085966 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:55.086748 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:55.087528 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:55.088328 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:55.088353 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:55.131551 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:55.341095 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.341137 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:55.346419 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.346439 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:55.351651 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.351670 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:55.356859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.356874 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:55.356886 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:55.367478 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:55.378209 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:55.388960 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:55.605493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.605552 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:55.610878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.610895 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:55.616081 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.616097 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:55.621294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.621311 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:55.621322 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:55.631938 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:55.642707 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:55.653502 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:55.870252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.870311 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:55.875637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.875654 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:55.880855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.880872 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:55.886061 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:55.886077 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:55.886088 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:55.896681 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:55.907417 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:55.918164 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:56.134683 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:56.134751 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:56.140061 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:56.140078 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:56.145268 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:56.145284 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:56.150472 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:56.150488 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:56.150498 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:56.150515 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:56.150528 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:56.150540 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:56.150982 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:56.151529 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:56.152072 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:56.152614 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:56.152737 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:56.153549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.252915 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.253746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.353128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.354410 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.453475 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.454672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.553764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.555054 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.654009 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.655229 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.754248 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.755534 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.854652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.855852 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.954720 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:56.956006 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:57.055026 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:57.056203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:57.155257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:57.155295 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:57.155317 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:57.155732 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:57.155773 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:57.155796 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:57.157157 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:57.158035 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:57.158081 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:57.161619 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:57.207677 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:57.208108 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:57.208147 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:57.208200 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:57.209102 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:57.210110 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:57.211110 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:57.212112 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:57.212247 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:57.212668 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:57.213483 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:57.214279 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:57.215071 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:57.215856 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:57.215877 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:57.259074 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:57.468824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.468864 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:57.474161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.474177 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:57.479356 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.479372 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:57.484571 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.484586 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:57.484598 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:57.495257 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:57.505977 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:57.516710 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:57.733454 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.733514 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:57.738796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.738814 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:57.744048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.744066 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:57.749263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.749279 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:57.749291 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:57.759919 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:57.770658 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:57.781401 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:57.998113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:57.998172 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:07:58.003467 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:58.003489 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:07:58.008643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:58.008659 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:07:58.013844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:58.013860 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:07:58.013871 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:58.024497 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:58.035221 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:58.045955 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:58.262674 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:58.262734 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:07:58.268024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:58.268040 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:07:58.273227 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:58.273242 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:07:58.278438 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:58.278453 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:07:58.278463 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:07:58.278480 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:07:58.278493 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:07:58.278505 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:07:58.278965 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:58.279510 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:58.280052 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:58.280597 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:07:58.280718 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:07:58.281546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.380892 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.381700 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.481131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.482390 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.581468 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.582672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.681720 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.684827 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:07:58.684861 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:07:58.684882 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:07:58.684902 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:58.685335 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.685371 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:58.685440 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:07:58.685466 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:58.686809 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:58.686837 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:58.686862 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:07:58.690388 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:58.737398 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:58.737829 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:58.737869 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:07:58.737893 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:07:58.738791 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:58.739797 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:58.740825 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:58.741832 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:58.741966 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:58.742384 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:58.743200 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:58.743995 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:58.744792 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:58.745584 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:58.745605 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:58.788705 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:58.789159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.789205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.889472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.889522 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.989808 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:58.989855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:59.090211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:59.090269 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:59.190312 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:59.190758 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:59.290413 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:07:59.290457 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:07:59.290478 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:07:59.290895 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:59.290938 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:07:59.290962 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:59.292307 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:07:59.292339 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:07:59.292365 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:07:59.295887 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:07:59.342915 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:07:59.343347 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:07:59.343386 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:07:59.343410 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:07:59.344311 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:59.345322 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:59.346324 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:59.347325 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:07:59.347459 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:07:59.347876 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:07:59.348721 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:59.349526 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:59.350318 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:07:59.351107 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:07:59.351138 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:07:59.394317 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:07:59.603996 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.604040 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:07:59.609344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.609360 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:07:59.614576 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.614591 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:07:59.619783 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.619798 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:07:59.619809 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:59.630458 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:59.641207 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:59.651987 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:07:59.868605 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.868651 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:07:59.873942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.873959 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:07:59.879156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.879172 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:07:59.884360 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:07:59.884376 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:07:59.884388 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:07:59.895008 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:07:59.905661 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:07:59.916290 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:00.133011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.133061 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:00.138363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.138379 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:00.143574 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.143590 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:00.148799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.148827 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:00.148862 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:00.159480 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:00.170169 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:00.180797 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:00.397587 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.397628 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:00.402955 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.402971 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:00.408168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.408186 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:00.413392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:00.413408 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:00.413418 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:00.413435 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:00.413447 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:00.413460 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:00.413901 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:00.414451 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:00.414995 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:00.415540 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:00.415660 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:00.416471 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.516002 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.516803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.616259 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.617524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.716360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.717970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.816793 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.818511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.917131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:00.918746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.017572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.019283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.117948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.119539 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.218021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.220101 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.318267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.320215 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.418652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:01.418698 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:01.418720 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:01.419111 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:01.419149 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:01.419173 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:01.420524 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:01.421857 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:01.421914 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:01.425456 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:01.471190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:01.471599 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:01.471634 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:01.471658 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:01.472560 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:01.473581 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:01.474590 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:01.475596 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:01.475733 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:01.476134 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:01.476975 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:01.477777 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:01.478578 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:01.479374 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:01.479398 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:01.522284 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:01.732723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:01.732774 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:01.738212 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:01.738229 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:01.743426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:01.743442 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:01.748643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:01.748660 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:01.748671 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:01.759285 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:01.769907 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:01.780524 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:01.997217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:01.997253 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:02.002616 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.002637 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:02.007834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.007850 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:02.013043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.013059 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:02.013071 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:02.023692 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:02.034328 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:02.044953 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:02.261509 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.261552 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:02.266852 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.266869 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:02.272060 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.272076 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:02.277275 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.277291 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:02.277303 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:02.287898 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:02.298522 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:02.309145 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:02.525880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.525917 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:02.531247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.531263 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:02.536457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.536474 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:02.541670 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:02.541685 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:02.541696 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:02.541712 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:02.541724 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:02.541737 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:02.542179 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:02.542727 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:02.543274 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:02.543821 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:02.543943 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:02.544320 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.643980 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.644409 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.744331 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.744771 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.844475 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.844913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.944699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.945136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:02.948617 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:02.948652 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:02.948673 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:02.948693 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:02.949083 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:02.949118 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:02.949142 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:02.950488 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:02.950516 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:02.950542 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:02.954093 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:03.001298 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:03.001716 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:03.001751 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:03.001775 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:03.002672 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.003683 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.004694 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.005711 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.005867 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:03.006268 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:03.007085 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:03.007888 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:03.008684 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:03.009486 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:03.009510 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:03.052309 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:03.052729 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.052767 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.152856 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.152912 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.253308 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.253364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.353514 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.353570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.453910 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.453967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.554164 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:03.554209 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:03.554230 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:03.554253 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:03.554280 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:03.554303 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:03.555649 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:03.556079 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:03.556127 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:03.559684 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:03.606192 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:03.606603 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:03.606638 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:03.606662 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:03.607561 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.608577 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.609593 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.610595 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:03.610731 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:03.611132 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:03.611952 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:03.612773 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:03.613571 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:03.614370 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:03.614412 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:03.657357 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:03.867499 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:03.867546 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:03.872796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:03.872816 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:03.878058 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:03.878092 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:03.883283 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:03.883297 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:03.883308 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:03.893955 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:03.904680 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:03.915468 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:04.132308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.132376 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:04.137696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.137725 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:04.142975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.142989 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:04.148183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.148197 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:04.148208 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:04.158843 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:04.169601 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:04.180392 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:04.397220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.397279 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:04.402613 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.402641 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:04.407928 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.407943 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:04.413123 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.413137 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:04.413148 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:04.423802 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:04.434538 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:04.445321 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:04.662002 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.662062 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:04.667380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.667408 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:04.672680 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.672694 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:04.677870 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:04.677884 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:04.677894 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:04.677911 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:04.677923 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:04.677936 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:04.678377 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:04.678920 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:04.679460 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:04.680001 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:04.680118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:04.680941 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:04.780199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:04.781025 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:04.880588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:04.881868 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:04.980747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:04.981958 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.081101 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.082391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.181187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.182785 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.281559 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.283230 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.381961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.383560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.482349 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.484019 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.582731 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.584306 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.683083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:05.683127 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:05.683149 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:05.683565 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:05.683607 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:05.683631 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:05.684975 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:05.685846 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:05.685883 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:05.689396 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:05.735689 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:05.736118 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:05.736172 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:05.736200 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:05.737097 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:05.742349 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:05.743389 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:05.744391 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:05.744529 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:05.744958 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:05.745773 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:05.746562 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:05.747368 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:05.748170 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:05.748196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:05.791497 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:06.001075 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.001125 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:06.006452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.006480 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:06.011692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.011706 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:06.016882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.016896 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:06.016907 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:06.027555 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:06.038288 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:06.049041 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:06.265800 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.265860 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:06.271181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.271209 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:06.276494 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.276508 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:06.281684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.281698 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:06.281710 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:06.292357 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:06.303116 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:06.313816 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:06.530517 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.530566 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:06.535850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.535873 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:06.541120 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.541134 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:06.546312 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.546326 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:06.546337 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:06.556962 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:06.567744 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:06.578523 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:06.795270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.795329 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:06.800659 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.800687 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:06.805994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.806008 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:06.811189 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:06.811203 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:06.811213 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:06.811230 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:06.811243 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:06.811255 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:06.811696 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:06.812241 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:06.812798 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:06.813341 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:06.813459 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:06.814694 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:06.913745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:06.914958 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.013962 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.015707 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.114346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.115940 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.214425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.216532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.314544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.316913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.414712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.417597 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.515059 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.517763 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.615234 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.618104 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.715628 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.718362 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.815755 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:07.815792 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:07.815813 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:07.816197 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:07.816240 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:07.816264 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:07.817594 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:07.820677 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:07.820710 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:07.820730 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:07.820750 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:07.820772 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:07.820799 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:07.820821 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:07.822147 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:07.822560 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:07.822601 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:07.826149 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:07.826171 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:07.826191 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:07.829676 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:07.868102 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:07.868534 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:07.868576 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:07.868600 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:07.869497 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.870496 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.871492 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.872488 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.872623 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:07.873486 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:07.873913 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:07.873951 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:07.873974 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:07.874863 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.875858 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.876858 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.877836 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:07.877957 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:07.878358 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:07.879159 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:07.879924 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:07.880692 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:07.881460 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:07.881474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:07.881904 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:07.882699 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:07.883464 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:07.884228 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:07.884995 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:07.885010 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:07.927908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:07.971253 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:08.177809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.177861 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:08.183179 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.183207 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:08.188487 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.188501 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:08.193677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.193691 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:08.193702 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:08.204323 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:08.215077 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:08.225816 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:08.433938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.434018 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:08.439335 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.439363 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:08.444580 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.444595 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:08.449792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.449806 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:08.449818 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:08.460464 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:08.471215 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:08.481969 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:08.698668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.698728 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:08.704047 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.704075 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:08.709355 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.709370 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:08.714551 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.714565 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:08.714576 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:08.725237 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:08.735996 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:08.746780 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:08.963406 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.963465 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:08.968743 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.968772 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:08.974042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.974056 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:08.979232 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:08.979246 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:08.979256 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:08.979273 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:08.979286 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:08.979298 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:08.979739 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:08.980282 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:08.980826 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:08.981365 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:08.981483 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:08.981871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.081655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.082107 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.182084 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.182526 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.282522 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.282972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.382643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.383083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.482841 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.483289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.583279 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.583728 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.683510 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.683958 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.783734 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.784183 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.883801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.884598 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.984198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:09.984236 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:09.984259 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:09.984678 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:09.984720 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:09.984745 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:09.986081 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:09.986106 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:09.986132 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:09.989642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:10.036855 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:10.037294 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:10.037335 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:10.037360 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:10.038258 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:10.039258 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:10.040270 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:10.041271 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:10.041404 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:10.041820 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:10.042622 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:10.043405 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:10.044184 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:10.044968 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:10.044989 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:10.088345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:10.297837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.297880 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:10.303140 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.303161 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:10.308407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.308428 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:10.313590 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.313605 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:10.313617 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:10.324281 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:10.335052 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:10.345811 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:10.562534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.562594 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:10.567881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.567896 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:10.573073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.573087 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:10.578289 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.578303 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:10.578314 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:10.588930 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:10.599716 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:10.610499 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:10.827145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.827216 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:10.832582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.832600 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:10.837795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.837810 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:10.842999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:10.843012 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:10.843023 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:10.853664 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:10.864424 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:10.875212 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:11.091699 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:11.091766 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:11.097029 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:11.097045 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:11.102238 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:11.102252 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:11.107425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:11.107439 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:11.107449 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:11.107466 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:11.107479 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:11.107491 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:11.107932 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:11.108475 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:11.109018 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:11.109558 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:11.109676 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:11.110053 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.209843 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.210284 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.309917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.310360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.410339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.410784 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.510526 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.510970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.610764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.611231 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.710963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.711409 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.811378 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.811828 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.911619 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:11.912060 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:12.012033 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:12.012488 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:12.112366 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:12.112402 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:12.112423 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:12.112838 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:12.112879 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:12.112903 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:12.114237 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:12.114262 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:12.114286 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:12.117804 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:12.164862 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:12.165294 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:12.165331 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:12.165354 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:12.166250 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.167248 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.168246 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.169250 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.169381 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:12.169824 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:12.170634 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:12.171420 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:12.172217 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:12.173006 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:12.173027 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:12.216345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:12.425803 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.425845 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:12.431162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.431196 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:12.436374 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.436388 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:12.441598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.441612 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:12.441635 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:12.452297 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:12.463062 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:12.473810 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:12.690449 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.690508 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:12.695804 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.695819 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:12.701008 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.701023 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:12.706216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.706229 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:12.706240 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:12.716862 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:12.727631 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:12.738415 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:12.752714 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:12.752773 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:12.752797 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:12.752817 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:12.752841 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:12.752871 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:12.752895 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:12.754226 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:12.754643 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:12.754685 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:12.758199 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:12.804796 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:12.805226 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:12.805265 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:12.805289 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:12.806186 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.807182 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.808180 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.809182 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:12.809313 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:12.809728 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:12.810539 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:12.811326 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:12.812109 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:12.812885 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:12.812901 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:12.856192 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:12.955034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.955073 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:12.960384 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.960411 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:12.965591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.965605 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:12.970783 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:12.970809 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:12.970821 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:12.981469 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:12.992202 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:13.002970 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:13.219567 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:13.219627 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:13.224946 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:13.224975 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:13.230256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:13.230271 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:13.235475 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:13.235502 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:13.235522 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:13.235558 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:13.235571 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:13.235583 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:13.236025 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:13.236567 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:13.237109 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:13.237649 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:13.237767 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:13.238145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.337969 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.338414 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.438136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.438587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.538404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.538850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.638759 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.639218 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.738865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.739309 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.839069 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.839511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.939411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:13.939853 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:14.039855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:14.040286 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:14.140143 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:14.140599 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:14.240565 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:14.240605 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:14.240626 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:14.241039 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:14.241101 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:14.241126 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:14.242461 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:14.242486 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:14.242511 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:14.246022 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:14.293028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:14.293459 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:14.293498 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:14.293522 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:14.294415 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:14.295415 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:14.296413 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:14.297413 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:14.297545 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:14.297962 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:14.298772 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:14.299557 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:14.300339 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:14.301112 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:14.301127 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:14.344434 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:14.553924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.553964 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:14.559228 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.559249 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:14.564505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.564525 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:14.569743 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.569757 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:14.569768 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:14.580422 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:14.591226 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:14.601983 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:14.818662 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.818722 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:14.824019 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.824034 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:14.829220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.829234 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:14.834425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:14.834438 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:14.834450 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:14.845091 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:14.855819 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:14.866630 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:15.083268 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.083335 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:15.088634 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.088650 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:15.093843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.093858 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:15.099034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.099048 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:15.099059 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:15.109683 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:15.120448 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:15.131217 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:15.347874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.347933 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:15.353202 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.353218 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:15.358393 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.358409 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:15.363593 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:15.363608 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:15.363618 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:15.363635 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:15.363648 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:15.363661 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:15.364102 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:15.364645 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:15.365187 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:15.365726 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:15.365844 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:15.366650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.466068 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.466898 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.566226 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.567508 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.666516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.667662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.766707 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.767953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.866860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.868039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.967310 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:15.968558 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.067728 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.068909 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.167834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.169080 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.268111 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.269292 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.368404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:16.368443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:16.368483 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:16.368878 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:16.368917 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:16.368941 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:16.370287 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:16.371126 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:16.371159 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:16.374698 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:16.421014 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:16.421421 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:16.421455 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:16.421479 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:16.422380 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:16.423397 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:16.424406 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:16.425419 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:16.425554 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:16.425945 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:16.426757 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:16.427555 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:16.428364 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:16.429166 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:16.429190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:16.472028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:16.682391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.682429 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:16.687686 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.687701 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:16.692879 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.692893 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:16.698073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.698086 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:16.698097 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:16.708694 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:16.719482 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:16.730242 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:16.946957 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.947016 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:16.952286 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.952302 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:16.957505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.957519 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:16.962702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:16.962716 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:16.962727 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:16.973399 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:16.984172 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:16.994956 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:17.008836 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:17.008902 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:17.008945 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:17.008967 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:17.009440 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:17.009471 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:17.009495 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:17.010828 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:17.011245 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:17.011287 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:17.014807 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:17.061315 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:17.061745 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:17.061784 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:17.061808 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:17.062704 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:17.063702 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:17.064709 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:17.065710 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:17.065842 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:17.066257 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:17.067070 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:17.067857 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:17.068665 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:17.069431 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:17.069444 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:17.112758 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:17.211533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.211573 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:17.216885 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.216912 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:17.222125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.222139 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:17.227317 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.227331 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:17.227342 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:17.238000 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:17.248712 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:17.259492 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:17.476378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.476438 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:17.481753 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.481781 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:17.487028 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.487042 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:17.492216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:17.492249 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:17.492276 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:17.492299 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:17.492313 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:17.492338 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:17.492781 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:17.493323 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:17.493863 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:17.494402 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:17.494521 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:17.494913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.594920 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.595374 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.695119 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.695566 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.795440 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.795885 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.895861 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.896280 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.996205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:17.996649 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.096436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.096895 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.196594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.197041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.296771 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.297221 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.396985 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.397426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.497424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:18.497461 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:18.497482 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:18.497897 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:18.497939 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:18.497962 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:18.499294 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:18.499318 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:18.499343 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:18.502859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:18.550106 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:18.550534 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:18.550573 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:18.550596 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:18.551492 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:18.552491 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:18.553492 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:18.554487 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:18.554644 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:18.555064 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:18.555876 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:18.556664 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:18.557436 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:18.558202 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:18.558218 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:18.601523 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:18.811375 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:18.811414 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:18.816681 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:18.816701 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:18.821938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:18.821957 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:18.827144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:18.827158 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:18.827169 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:18.837804 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:18.848569 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:18.859333 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:19.075984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.076051 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:19.081376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.081392 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:19.086585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.086600 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:19.091793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.091807 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:19.091819 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:19.102431 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:19.113193 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:19.123977 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:19.340692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.340752 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:19.346035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.346051 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:19.351224 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.351238 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:19.356428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.356442 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:19.356453 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:19.367129 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:19.377865 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:19.388578 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:19.605409 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.605469 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:19.610730 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.610747 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:19.615942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.615957 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:19.621164 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:19.621178 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:19.621188 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:19.621217 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:19.621231 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:19.621243 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:19.621684 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:19.622227 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:19.622767 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:19.623307 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:19.623425 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:19.624233 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:19.723669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:19.724497 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:19.823881 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:19.825143 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:19.924033 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:19.925226 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.024274 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.025950 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.124417 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.126011 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.224592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.226653 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.324972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.326975 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.425041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.427488 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.525196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.527560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.625481 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:20.625520 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:20.625541 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:20.625955 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:20.625997 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:20.626021 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:20.627356 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:20.628226 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:20.628265 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:20.631778 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:20.678023 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:20.678453 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:20.678493 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:20.678517 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:20.679412 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:20.680411 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:20.681432 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:20.682429 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:20.682561 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:20.682980 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:20.683788 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:20.684579 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:20.685369 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:20.686151 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:20.686172 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:20.729477 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:20.939305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:20.939349 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:20.944692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:20.944708 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:20.949888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:20.949902 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:20.955082 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:20.955096 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:20.955107 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:20.965730 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:20.976525 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:20.987305 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:21.204038 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.204104 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:21.209364 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.209380 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:21.214557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.214571 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:21.219747 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.219761 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:21.219772 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:21.230441 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:21.241192 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:21.251969 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:21.468661 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.468721 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:21.473995 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.474010 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:21.479191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.479205 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:21.484382 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.484396 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:21.484407 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:21.495044 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:21.505805 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:21.516570 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:21.530434 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:21.530502 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:21.530531 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:21.530558 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:21.531048 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:21.531081 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:21.531126 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:21.532460 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:21.532883 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:21.532925 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:21.536443 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:21.582958 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:21.583390 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:21.583429 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:21.583453 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:21.584350 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:21.585354 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:21.586349 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:21.587346 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:21.587476 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:21.587896 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:21.588711 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:21.589502 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:21.590286 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:21.591070 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:21.591091 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:21.634393 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:21.733490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.733530 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:21.738847 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.738875 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:21.744094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.744108 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:21.749287 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.749301 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:21.749311 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:21.749327 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:21.749340 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:21.749352 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:21.749792 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:21.750334 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:21.750874 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:21.751413 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:21.751531 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:21.751908 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:21.844070 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.844106 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:21.849359 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.849375 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:21.854570 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.854585 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:21.859770 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:21.859784 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:21.859795 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:08:21.870430 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:08:21.881200 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:08:21.891984 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:08:21.903181 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:21.903257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.003483 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.003541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.103807 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.103857 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.204128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.204189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.304529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.304576 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.404595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.405038 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.505041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.505484 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.605205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.605652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.705501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.705947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.805567 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:22.805605 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:22.805626 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:22.806041 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:22.806083 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:22.806107 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:22.807442 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:22.807467 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:22.807492 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:22.811006 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:22.858012 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:22.858441 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:22.858480 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:22.858504 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:22.859398 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:22.860397 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:22.861403 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:22.862453 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:22.862586 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:22.863005 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:22.863827 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:22.864615 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:22.865428 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:22.866215 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:22.866236 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:22.909530 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:23.119223 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.119275 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:23.124594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.124622 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:23.129851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.129865 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:23.135040 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.135053 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:23.135065 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:23.145705 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:23.156455 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:23.167218 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:23.383704 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.383765 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:23.389089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.389117 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:23.394409 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.394423 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:23.399603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.399616 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:23.399627 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:23.410248 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:23.420991 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:23.431773 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:23.648603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.648665 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:23.654011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.654044 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:23.659333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.659351 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:23.664557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.664574 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:23.664585 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:23.675191 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:23.685809 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:23.696447 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:23.913191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.913234 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:23.918593 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.918622 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:23.923933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.923952 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:23.929178 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:23.929194 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:23.929205 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:23.929222 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:23.929234 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:23.929247 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:23.929691 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:23.930239 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:23.930800 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:23.931349 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:23.931470 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:23.932281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.031836 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.032643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.132114 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.133367 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.232503 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.233699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.332811 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.334072 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.433113 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.434325 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.533398 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.534651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.633472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.635067 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.733774 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.735405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.834168 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.835756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.934543 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:24.934588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:24.934610 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:24.935002 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:24.935040 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:24.935064 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:24.936415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:24.937311 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:24.937349 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:24.940893 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:24.987073 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:24.987481 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:24.987516 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:24.990354 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:24.991286 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:24.992330 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:24.993346 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:24.994357 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:24.994499 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:24.994896 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:24.995731 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:24.996553 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:24.997355 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:24.998161 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:24.998188 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:25.041000 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:25.251162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.251201 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:25.256527 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.256554 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:25.261837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.261856 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:25.267055 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.267072 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:25.267084 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:25.277694 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:25.288329 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:25.298956 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:25.515414 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.515451 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:25.520769 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.520796 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:25.526091 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.526106 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:25.531311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.531327 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:25.531339 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:25.541929 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:25.552501 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:25.563161 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:25.779734 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.779775 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:25.785127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.785156 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:25.790460 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.790488 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:25.795704 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:25.795720 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:25.795731 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:25.806311 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:25.816926 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:25.827587 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:25.841274 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:25.841309 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:08:25.841331 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:25.841351 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:25.841826 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:25.841859 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:25.841882 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:25.843225 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:25.843635 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:25.843673 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:25.847228 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:25.893816 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:25.894227 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:25.894263 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:25.894287 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:25.895187 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:25.896201 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:25.897213 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:25.898217 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:25.898354 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:25.898755 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:25.899577 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:25.900388 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:25.901194 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:25.901989 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:25.902015 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:25.944848 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:26.044045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.044090 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:26.049445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.049462 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:26.054676 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.054694 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:26.059901 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.059917 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:26.059928 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:26.059944 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:26.059956 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:26.059969 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:26.060410 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:26.060961 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:26.061509 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:26.062055 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:26.062177 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:26.062554 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.154938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.154971 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:26.160289 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.160315 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:26.165630 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.165650 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:26.170860 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:26.170877 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:26.170888 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:08:26.181469 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:08:26.192097 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:08:26.202723 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:08:26.213764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.213817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.313880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.314312 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.414588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.414639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.514789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.514846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.615074 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.615122 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.715450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.715505 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.815776 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.815824 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.916098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:26.916175 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:27.016401 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:27.016457 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:27.116748 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:27.116800 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:27.116823 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:27.116846 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:27.116873 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:27.116897 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:27.118241 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:27.118671 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:27.118721 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:27.122257 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:27.168744 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:27.169150 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:27.169186 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:27.169210 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:27.170112 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:27.171124 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:27.172130 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:27.173156 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:27.173296 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:27.173700 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:27.174514 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:27.175314 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:27.176109 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:27.176911 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:27.176940 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:27.219768 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:27.430149 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.430189 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:27.435550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.435580 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:27.440799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.440815 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:27.446011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.446027 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:27.446038 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:27.456619 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:27.467237 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:27.477872 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:27.694379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.694422 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:27.699781 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.699797 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:27.704992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.705007 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:27.710202 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.710217 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:27.710229 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:27.720830 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:27.731442 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:27.742113 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:27.958645 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.958685 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:27.964020 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.964037 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:27.969234 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.969249 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:27.974468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:27.974483 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:27.974495 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:27.985070 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:27.995697 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:28.006330 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:28.223004 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:28.223047 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:28.228367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:28.228385 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:28.233602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:28.233619 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:28.238819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:28.238835 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:28.238845 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:28.238861 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:28.238874 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:28.238886 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:28.239332 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:28.239881 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:28.240428 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:28.240978 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:28.241100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:28.241935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.341306 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.342117 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.441391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.442656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.541629 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.542828 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.642034 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.643663 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.742295 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.743880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.842558 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.844195 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.942763 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:28.944362 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:29.043066 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:29.044717 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:29.143444 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:29.144996 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:29.243689 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:29.243738 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:29.243760 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:29.244162 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:29.244203 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:29.244227 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:29.245570 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:29.246440 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:29.246477 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:29.250037 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:29.296278 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:29.296688 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:29.296724 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:29.296747 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:29.297650 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:29.298666 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:29.299671 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:29.300684 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:29.300830 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:29.301228 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:29.302042 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:29.302845 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:29.303641 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:29.304443 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:29.304489 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:29.347358 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:29.557172 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.557212 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:29.562589 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.562621 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:29.567884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.567900 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:29.573095 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.573111 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:29.573122 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:29.583730 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:29.594378 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:29.604996 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:29.821502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.821541 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:29.826896 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.826925 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:29.832250 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.832270 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:29.837468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:29.837484 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:29.837495 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:29.848079 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:29.858702 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:29.869350 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:30.085933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.085984 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:30.091356 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.091391 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:30.096676 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.096692 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:30.101886 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.101902 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:30.101913 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:30.112503 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:30.123107 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:30.133707 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:30.350378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.350414 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:30.355727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.355753 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:30.361064 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.361080 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:30.366280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:30.366298 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:30.366308 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:30.366324 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:30.366337 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:30.366349 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:30.366790 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:30.367340 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:30.367886 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:30.368436 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:30.368560 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:30.368967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.371607 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:30.371624 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:08:30.371640 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:30.371651 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:30.371663 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:30.371677 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:30.371690 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:30.372984 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:30.373374 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:30.373408 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:30.376863 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:30.423625 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:30.424034 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:30.424069 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:30.424093 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:30.424994 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:30.426013 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:30.427022 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:30.428025 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:30.428169 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:30.428570 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:30.429383 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:30.430181 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:30.430983 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:30.431775 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:30.431799 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:30.474594 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:30.475018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.475061 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.575451 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.575506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.675566 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.675621 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.775865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.775922 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.876211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.876268 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.976525 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:30.976581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.076784 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.076849 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.177160 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.177220 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.277256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.277687 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.377502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:31.377549 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:31.377571 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:31.377962 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:31.378000 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:31.378024 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:31.379368 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:31.379405 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:31.379439 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:31.382977 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:31.429954 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:31.430365 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:31.430401 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:31.430425 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:31.431327 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:31.432339 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:31.433353 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:31.434357 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:31.434494 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:31.434893 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:31.435715 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:31.436515 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:31.437316 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:31.438115 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:31.438139 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:31.480913 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:31.691147 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.691185 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:31.696508 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.696535 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:31.701828 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.701850 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:31.707048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.707064 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:31.707075 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:31.717681 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:31.728329 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:31.738956 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:31.955681 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.955721 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:31.961075 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.961104 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:31.966420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.966442 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:31.971630 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:31.971645 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:31.971657 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:31.982222 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:31.992831 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:32.003501 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:32.220188 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.220227 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:32.225562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.225588 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:32.230880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.230895 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:32.236092 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.236108 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:32.236119 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:32.246690 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:32.257305 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:32.267949 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:32.484417 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.484454 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:32.489771 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.489797 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:32.495090 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.495105 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:32.500302 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:32.500318 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:32.500328 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:32.500344 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:32.500356 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:32.500369 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:32.500811 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:32.501358 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:32.501906 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:32.502452 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:32.502574 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:32.503381 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.602666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.603477 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.702944 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.704209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.803335 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.804536 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.903564 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:32.905206 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.003737 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.005312 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.103917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.105935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.204216 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.206197 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.304499 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.306534 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.404601 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.406964 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.504859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:33.504905 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:33.504927 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:33.505318 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:33.505356 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:33.505380 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:33.506727 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:33.507610 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:33.507647 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:33.511199 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:33.557300 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:33.557707 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:33.557742 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:33.557765 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:33.558669 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:33.559682 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:33.560692 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:33.561704 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:33.561841 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:33.562241 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:33.563064 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:33.563862 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:33.564659 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:33.565436 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:33.565453 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:33.608290 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:33.818483 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:33.818519 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:33.823839 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:33.823866 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:33.829174 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:33.829197 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:33.834402 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:33.834418 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:33.834429 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:33.845018 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:33.855636 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:33.866302 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:34.082758 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.082805 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:34.088178 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.088210 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:34.093540 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.093560 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:34.098780 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.098795 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:34.098807 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:34.109380 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:34.120026 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:34.130678 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:34.347294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.347334 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:34.352715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.352747 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:34.358053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.358069 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:34.363259 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.363275 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:34.363287 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:34.373864 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:34.384491 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:34.395145 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:34.611652 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.611691 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:34.617060 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.617090 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:34.622405 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.622421 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:34.627627 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:34.627643 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:34.627653 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:34.627669 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:34.627682 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:34.627694 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:34.628137 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:34.628700 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:34.629247 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:34.629799 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:34.629921 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:34.630308 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:34.632956 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:34.632972 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:34.632982 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:34.632992 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:34.633004 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:34.633019 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:34.633031 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:34.634325 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:34.634704 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:34.634746 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:34.638220 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:34.684905 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:34.685333 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:34.685371 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:34.685395 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:34.686293 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:34.687306 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:34.688337 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:34.689351 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:34.689490 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:34.689888 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:34.690701 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:34.691497 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:34.692296 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:34.693098 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:34.693123 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:34.735941 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:34.736360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:34.736402 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:34.836601 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:34.836657 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:34.936983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:34.937051 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.037383 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.037446 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.137820 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.137884 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.238240 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.238298 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.338563 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.338619 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.438833 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.438889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.539063 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.539118 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.639156 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:35.639202 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:35.639223 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:35.639637 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:35.639680 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:35.639703 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:35.641045 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:35.641074 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:35.641100 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:35.644633 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:35.691723 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:35.692172 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:35.692216 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:35.692240 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:35.693136 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:35.694134 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:35.695130 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:35.696126 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:35.696266 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:35.696688 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:35.697495 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:35.698279 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:35.699060 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:35.699836 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:35.699855 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:35.743185 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:35.952920 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:35.952952 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:35.958203 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:35.958224 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:35.963462 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:35.963483 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:35.968677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:35.968691 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:35.968702 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:35.979354 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:35.990105 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:36.000843 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:36.217634 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.217693 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:36.223016 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.223047 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:36.228315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.228331 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:36.233504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.233519 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:36.233530 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:36.244164 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:36.254905 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:36.265702 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:36.482589 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.482649 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:36.487983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.488011 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:36.493304 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.493319 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:36.498499 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.498514 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:36.498525 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:36.509169 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:36.519889 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:36.530683 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:36.747398 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.747452 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:36.752723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.752749 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:36.758036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.758052 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:36.763229 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:36.763242 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:36.763252 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:36.763269 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:36.763282 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:36.763294 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:36.763734 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:36.764277 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:36.764823 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:36.765364 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:36.765481 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:36.766293 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:36.865815 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:36.866646 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:36.966023 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:36.967285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.066349 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.067583 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.166457 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.168133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.266669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.268217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.367008 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.368697 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.467089 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.469054 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.567219 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.569247 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.667283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.669653 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.767501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:37.767542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:37.767563 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:37.767976 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:37.768018 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:37.768042 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:37.769391 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:37.770293 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:37.770332 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:37.773862 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:37.820055 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:37.820486 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:37.820528 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:37.820552 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:37.821448 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:37.822447 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:37.823443 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:37.824441 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:37.824581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:37.825002 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:37.825813 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:37.826599 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:37.827383 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:37.828169 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:37.828195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:37.871421 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:38.081197 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.081248 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:38.086579 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.086609 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:38.091822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.091837 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:38.097037 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.097053 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:38.097064 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:38.107706 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:38.118437 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:38.129214 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:38.346105 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.346165 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:38.351489 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.351518 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:38.356784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.356799 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:38.361980 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.361996 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:38.362007 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:38.372563 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:38.383323 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:38.394057 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:38.610771 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.610820 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:38.616085 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.616108 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:38.621383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.621411 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:38.626602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.626627 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:38.626640 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:38.637296 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:38.648045 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:38.658828 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:38.875499 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.875559 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:38.880882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.880911 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:38.886198 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.886213 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:38.891387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:38.891402 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:38.891412 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:38.891429 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:38.891441 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:38.891454 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:38.891894 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:38.892439 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:38.892984 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:38.893526 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:38.893643 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:38.894021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:38.896632 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:38.896647 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:38.896658 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:38.896668 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:38.896679 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:38.896694 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:38.896706 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:38.897993 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:38.898367 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:38.898395 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:38.901855 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:38.948742 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:38.949178 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:38.949218 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:38.949242 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:38.950137 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:38.951137 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:38.952135 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:38.953185 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:38.953328 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:38.953746 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:38.954557 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:38.955343 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:38.956126 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:38.956925 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:38.956950 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:39.000253 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:39.000739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.000787 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.100805 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.101254 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.201241 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.201670 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.210123 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:39.210159 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:39.215507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:39.215523 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:39.220716 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:39.220735 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:39.225932 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:39.225947 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:39.225958 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:08:39.236521 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:08:39.247148 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:08:39.257773 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:08:39.301521 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.301947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.401765 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.402192 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.502041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.502467 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.602403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.602825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.702549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.702997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.802693 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.803124 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.903030 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:39.903072 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:39.903094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:39.903484 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:39.903519 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:39.903543 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:39.904892 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:39.904925 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:39.904951 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:39.908500 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:39.955494 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:39.955905 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:39.955960 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:39.955986 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:39.956893 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:39.957919 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:39.958930 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:39.959935 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:39.960070 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:39.960486 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:39.961312 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:39.962110 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:39.962902 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:39.963694 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:39.963718 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:40.006591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:40.217098 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.217140 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:40.222592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.222619 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:40.227911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.227926 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:40.233147 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.233164 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:40.233182 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:40.243780 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:40.254411 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:40.265034 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:40.481563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.481606 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:40.486969 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.486999 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:40.492283 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.492299 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:40.497493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.497509 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:40.497521 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:40.508084 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:40.518703 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:40.529348 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:40.745866 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.745909 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:40.751256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.751285 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:40.756582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.756600 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:40.761791 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:40.761807 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:40.761819 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:40.772403 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:40.783020 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:40.793664 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:41.010173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:41.010220 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:41.015545 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:41.015591 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:41.020913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:41.020929 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:41.026117 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:41.026132 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:41.026142 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:41.026159 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:41.026171 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:41.026184 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:41.026625 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:41.027176 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:41.027722 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:41.028267 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:41.028391 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:41.029653 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.128743 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.129918 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.229041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.230731 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.329270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.330827 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.429537 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.431584 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.529909 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.531871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.630330 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.632388 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.730625 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.732603 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.831006 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.833064 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.931358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:41.933305 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:42.031497 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:42.031546 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:42.031568 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:42.031959 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:42.031997 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:42.032021 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:42.033387 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:42.034675 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:42.034705 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:42.038255 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:42.084271 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:42.084703 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:42.084744 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:42.084769 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:42.085671 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:42.086689 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:42.087698 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:42.088720 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:42.088859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:42.089254 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:42.090068 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:42.090856 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:42.091635 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:42.092416 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:42.092439 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:42.135234 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:42.345482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.345522 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:42.350868 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.350896 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:42.356220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.356235 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:42.361426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.361441 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:42.361452 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:42.372024 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:42.382653 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:42.393285 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:42.609890 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.609928 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:42.615293 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.615321 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:42.620642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.620657 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:42.625851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.625866 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:42.625877 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:42.636462 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:42.647091 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:42.657706 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:42.874265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.874296 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:42.879581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.879604 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:42.884900 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.884917 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:42.890107 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:42.890122 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:42.890133 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:42.900697 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:42.911309 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:42.921930 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:43.138642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:43.138689 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:43.144043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:43.144072 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:43.149379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:43.149395 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:43.154587 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:43.154602 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:43.154612 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:43.154628 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:43.154640 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:43.154652 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:43.155093 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:43.155643 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:43.156189 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:43.156738 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:43.156859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:43.157668 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.256983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.257775 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.357096 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.360572 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:43.360605 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:08:43.360626 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:43.360646 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:43.360679 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.361074 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:43.361112 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:43.361135 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:43.362477 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:43.362504 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:43.362529 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:43.366070 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:43.413090 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:43.413502 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:43.419069 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:43.419117 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:43.420028 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:43.421048 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:43.422072 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:43.423084 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:43.423220 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:43.423640 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:43.424470 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:43.425271 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:43.426068 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:43.426861 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:43.426905 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:43.469701 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:43.470125 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.470165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.570515 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.570568 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.670793 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.670843 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.770945 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.770998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.871151 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.871202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.971252 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:43.971301 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:44.071322 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:44.071757 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:44.171469 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:44.171510 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:44.171531 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:44.171919 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:44.171954 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:44.171977 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:44.173330 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:44.173362 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:44.173388 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:44.176934 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:44.224044 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:44.224448 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:44.224484 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:44.224508 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:44.225407 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:44.226424 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:44.227429 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:44.228438 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:44.228577 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:44.228967 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:44.229778 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:44.230571 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:44.231376 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:44.232174 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:44.232202 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:44.275009 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:44.485238 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.485272 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:44.490546 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.490567 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:44.495838 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.495854 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:44.501046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.501061 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:44.501072 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:44.511669 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:44.522311 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:44.532945 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:44.749489 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.749527 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:44.754871 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.754899 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:44.760181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.760197 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:44.765388 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:44.765403 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:44.765415 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:44.776002 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:44.786635 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:44.797267 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:45.013873 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.013919 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:45.019263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.019291 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:45.024582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.024604 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:45.029796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.029811 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:45.029822 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:45.040396 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:45.050998 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:45.061638 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:45.278263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.278303 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:45.283645 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.283673 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:45.288963 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.288978 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:45.294170 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:45.294185 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:45.294196 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:45.294211 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:45.294224 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:45.294236 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:45.294677 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:45.295226 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:45.295771 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:45.296318 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:45.296441 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:45.297281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.396782 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.397592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.497153 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.498401 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.597528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.598709 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.697916 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.699162 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.798042 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.799218 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.898258 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.899869 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:45.998633 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:46.000222 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:46.098942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:46.100556 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:46.199391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:46.200968 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:46.299637 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:46.299678 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:46.299700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:46.300091 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:46.300127 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:46.300171 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:46.301527 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:46.302371 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:46.302405 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:46.305948 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:46.352335 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:46.352745 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:46.352783 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:46.352807 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:46.353708 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:46.354723 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:46.355732 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:46.356741 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:46.356880 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:46.357270 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:46.358081 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:46.358877 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:46.359680 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:46.360478 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:46.360524 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:46.403339 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:46.613502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.613541 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:46.618856 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.618872 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:46.624062 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.624079 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:46.629277 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.629293 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:46.629304 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:46.639867 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:46.650473 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:46.661095 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:46.877646 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.877684 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:46.883014 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.883030 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:46.888219 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.888234 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:46.893425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:46.893442 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:46.893453 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:46.904039 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:46.914653 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:46.925285 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:47.141847 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.141895 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:47.147168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.147186 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:47.152393 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.152410 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:47.157605 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.157620 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:47.157631 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:47.168199 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:47.178810 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:47.189431 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:47.406036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.406073 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:47.411386 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.411402 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:47.416584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.416599 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:47.421788 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:47.421803 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:47.421813 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:47.421829 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:47.421841 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:47.421853 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:47.422296 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:47.422842 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:47.423397 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:47.423942 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:47.424062 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:47.424449 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.524225 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.524657 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.624360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.624786 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.627877 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:47.627906 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:47.627927 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:47.627946 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:47.628336 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:47.628374 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:47.628398 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:47.629740 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:47.629767 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:47.629792 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:47.633328 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:47.680502 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:47.680911 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:47.680945 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:47.680968 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:47.681864 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:47.682880 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:47.683889 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:47.684896 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:47.685036 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:47.685427 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:47.686236 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:47.687029 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:47.687832 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:47.688625 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:47.688653 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:47.731484 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:47.731909 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.731952 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.832104 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.832176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.932206 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:47.932657 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.032354 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.032785 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.132600 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.133024 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.232901 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.233320 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.333159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.333582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.433400 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:48.433445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:48.433475 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:48.433865 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:48.433901 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:48.433925 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:48.435269 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:48.435296 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:48.435321 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:48.438857 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:48.485936 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:48.486346 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:48.486380 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:48.486403 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:48.487302 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:48.488335 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:48.489351 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:48.490356 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:48.490491 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:48.490885 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:48.491696 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:48.492500 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:48.493303 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:48.494080 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:48.494097 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:48.536943 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:48.747134 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:48.747167 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:48.752457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:48.752481 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:48.757748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:48.757763 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:48.762979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:48.762994 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:48.763006 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:48.773594 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:48.784220 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:48.794870 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:49.011536 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.011582 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:49.016945 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.016973 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:49.022284 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.022300 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:49.027496 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.027511 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:49.027523 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:49.038096 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:49.048712 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:49.059353 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:49.275903 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.275943 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:49.281294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.281324 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:49.286623 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.286639 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:49.291834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.291850 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:49.291862 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:49.302444 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:49.313080 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:49.323734 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:49.540306 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.540344 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:49.545606 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.545624 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:49.550859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.550886 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:49.556113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:49.556128 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:49.556138 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:49.556162 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:49.556178 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:49.556190 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:49.556632 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:49.557178 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:49.557726 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:49.558271 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:49.558391 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:49.559199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.658464 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.659252 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.758832 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.760076 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.859216 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.860372 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.959429 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:49.960677 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.059619 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.060778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.159901 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.161136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.260221 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.261414 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.360616 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.361867 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.460798 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.461971 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.560889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:50.560928 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:50.560949 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:50.561340 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:50.561377 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:50.561400 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:50.562748 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:50.563599 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:50.563635 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:50.567191 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:50.613528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:50.613936 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:50.613970 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:50.613994 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:50.614893 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:50.615910 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:50.616934 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:50.617948 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:50.618083 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:50.618477 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:50.619288 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:50.620087 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:50.620891 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:50.621691 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:50.621715 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:50.664514 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:50.874796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:50.874830 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:50.880162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:50.880189 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:50.885475 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:50.885490 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:50.890683 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:50.890698 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:50.890710 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:50.901311 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:50.911938 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:50.922571 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:51.139136 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.139181 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:51.144580 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.144612 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:51.149915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.149930 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:51.155119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.155134 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:51.155145 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:51.165710 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:51.176313 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:51.186933 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:51.403726 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.403758 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:51.409083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.409109 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:51.414392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.414407 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:51.419624 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.419640 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:51.419651 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:51.430229 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:51.440839 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:51.451460 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:51.667886 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.667926 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:51.673249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.673277 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:51.678570 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.678584 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:51.683792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:51.683807 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:51.683817 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:51.683833 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:51.683845 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:51.683858 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:51.684298 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:51.684843 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:51.685386 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:51.685926 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:51.686045 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:51.686439 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:51.786133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:51.786587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:51.886386 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:51.886831 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:51.889963 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:51.889998 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:51.890019 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:51.890046 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:51.890469 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:51.890510 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:51.890534 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:51.891872 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:51.891917 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:51.891945 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:51.895474 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:51.942747 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:51.943184 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:51.943223 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:51.943247 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:51.944146 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:51.945177 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:51.946183 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:51.947184 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:51.947318 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:51.947735 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:51.948552 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:51.949334 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:51.950114 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:51.950890 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:51.950906 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:51.994036 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:51.994495 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:51.994542 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.094602 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.094663 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.194826 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.194879 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.294939 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.294991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.395016 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.395463 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.495126 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.495543 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.595193 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.595636 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.695793 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:52.695848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:52.695871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:52.695894 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:52.695922 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:52.695946 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:52.697283 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:52.697707 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:52.697748 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:52.701315 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:52.748007 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:52.748411 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:52.748451 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:52.748476 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:52.749374 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:52.750379 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:52.751388 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:52.752391 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:52.752530 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:52.752959 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:52.753773 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:52.754563 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:52.755350 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:52.756141 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:52.756185 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:52.799310 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:53.009270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.009321 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:53.014624 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.014641 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:53.019827 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.019842 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:53.025026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.025042 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:53.025053 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:53.035653 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:53.046379 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:53.057160 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:53.274029 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.274093 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:53.279375 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.279398 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:53.284584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.284602 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:53.289795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.289828 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:53.289839 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:53.300508 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:53.311220 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:53.321950 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:53.538686 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.538751 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:53.544163 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.544182 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:53.549405 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.549421 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:53.554611 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.554628 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:53.554640 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:53.565257 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:53.576016 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:53.586798 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:53.803657 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.803717 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:53.809013 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.809029 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:53.814213 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.814230 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:53.819437 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:53.819453 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:53.819463 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:53.819479 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:53.819491 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:53.819504 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:53.819944 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:53.820489 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:53.821035 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:53.821577 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:53.821697 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:53.822533 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:53.921976 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:53.922788 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.022130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.023431 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.122501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.123695 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.222632 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.223921 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.322961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.324176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.423189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.424509 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.523469 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.524665 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.623560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.625174 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.723950 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.725492 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.824171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:54.824249 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:54.824273 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:54.824691 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:54.824736 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:54.824760 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:54.826104 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:54.826993 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:54.827031 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:54.830551 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:54.876642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:54.877074 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:54.877111 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:54.877135 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:54.878031 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:54.879035 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:54.880036 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:54.881046 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:54.881185 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:54.881601 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:54.882413 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:54.883202 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:54.883986 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:54.884766 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:54.884783 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:54.928038 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:55.137860 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.137903 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:55.143167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.143191 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:55.148457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.148473 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:55.153700 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.153714 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:55.153726 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:55.164378 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:55.175127 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:55.185779 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:55.402484 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.402543 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:55.407882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.407912 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:55.413185 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.413201 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:55.418379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.418393 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:55.418404 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:55.429013 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:55.439767 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:55.450550 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:55.667187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.667237 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:55.672538 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.672564 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:55.677851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.677874 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:55.683090 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.683118 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:55.683130 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:55.693685 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:55.704333 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:55.714957 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:55.931736 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.931778 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:55.937132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.937162 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:55.942464 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.942480 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:55.947675 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:55.947691 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:55.947701 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:55.947718 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:55.947731 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:55.947744 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:55.948188 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:55.948740 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:55.949286 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:55.949834 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:55.949956 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:55.950365 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.050317 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.050762 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.150587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.151018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.250940 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.251371 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.351058 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.351491 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.451490 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.451921 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.551834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.552260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.555352 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:08:56.555382 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:08:56.555403 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:08:56.555422 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:56.555811 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:56.555846 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:08:56.555870 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:56.557221 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:56.557255 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:56.557281 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:08:56.560826 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:56.607821 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:56.608277 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:56.608319 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:08:56.608344 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:08:56.609245 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:56.610267 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:56.611280 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:56.612285 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:56.612436 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:56.612837 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:56.613642 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:56.614429 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:56.615211 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:56.615992 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:56.616012 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:56.658840 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:56.659263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.659305 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.759489 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.759545 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.859869 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.859923 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.959940 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:56.959987 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:56.960008 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:56.960397 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:56.960435 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:56.960460 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:56.961807 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:56.961847 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:56.961878 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:56.965413 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:57.012651 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:57.013068 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:57.013104 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:57.013128 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:57.014026 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:57.015038 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:57.016046 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:57.017056 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:57.017198 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:57.017596 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:57.018409 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:08:57.019210 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:57.020031 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:57.020831 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:57.020859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:57.063688 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:57.273752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.273781 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:57.279040 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.279062 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:57.284321 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.284337 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:57.289560 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.289575 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:57.289587 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:57.300172 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:57.310778 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:57.321419 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:57.537884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.537921 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:57.543297 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.543326 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:57.548656 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.548672 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:57.553882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.553898 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:57.553909 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:57.564506 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:57.575125 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:57.585733 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:57.802540 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.802579 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:57.807938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.807967 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:57.813308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.813334 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:57.818548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:57.818563 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:57.818575 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:57.829157 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:57.839783 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:57.850470 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:58.067182 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:58.067228 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:08:58.072595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:58.072624 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:08:58.077936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:58.077952 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:08:58.083151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:58.083166 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:08:58.083177 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:08:58.083193 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:08:58.083206 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:08:58.083218 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:08:58.083659 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:58.084212 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:58.084772 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:58.085321 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:08:58.085443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:08:58.086278 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.185689 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.186508 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.286020 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.287273 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.386418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.387622 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.486657 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.487910 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.586759 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.588325 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.686850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.688481 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.787092 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.788652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.887300 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.888976 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.987572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:58.989144 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:59.087816 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:08:59.087869 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:08:59.087891 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:08:59.088283 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:59.088326 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:08:59.088350 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:59.089699 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:08:59.090561 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:08:59.090599 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:08:59.094146 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:08:59.140298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:08:59.140710 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:08:59.140746 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:08:59.140770 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:08:59.141671 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:59.142685 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:59.143694 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:59.144719 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:08:59.144861 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:08:59.145259 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:08:59.146097 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:59.146902 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:59.147695 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:59.148502 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:08:59.148530 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:08:59.191414 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:08:59.401502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.401535 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:08:59.406827 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.406850 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:08:59.412137 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.412161 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:08:59.417373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.417388 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:08:59.417399 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:59.427985 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:59.438587 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:59.449252 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:59.665986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.666027 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:08:59.671383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.671412 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:08:59.676715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.676734 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:08:59.681929 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.681944 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:08:59.681956 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:59.692503 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:59.703121 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:59.713721 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:08:59.930379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.930419 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:08:59.935738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.935767 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:08:59.941083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.941099 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:08:59.946295 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:08:59.946311 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:08:59.946322 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:08:59.956901 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:08:59.967562 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:08:59.978183 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:00.194921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:00.194967 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:00.200341 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:00.200371 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:00.205695 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:00.205716 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:00.210906 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:00.210922 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:00.210932 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:00.210948 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:00.210961 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:00.210973 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:00.211429 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:00.211979 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:00.212532 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:00.213082 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:00.213203 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:00.213581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.313403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.313833 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.413685 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.414114 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.513928 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.514360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.614145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.614590 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.714453 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.714883 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.814568 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.814998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.818460 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:00.818493 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:00.818514 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:00.818534 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:00.818927 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:00.818965 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:00.818989 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:00.820336 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:00.820370 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:00.820396 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:00.823928 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:00.871093 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:00.871499 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:00.871534 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:00.871558 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:00.872463 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:00.873480 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:00.874490 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:00.875493 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:00.875630 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:00.876029 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:00.876851 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:00.877637 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:00.878416 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:00.879201 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:00.879221 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:00.922073 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:00.922517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:00.922573 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:01.022690 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:01.022752 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:01.122840 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:01.122893 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:01.223192 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:01.223239 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:01.223260 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:01.223284 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:01.223310 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:01.223333 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:01.224678 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:01.225114 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:01.225164 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:01.228698 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:01.275316 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:01.275725 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:01.275760 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:01.275783 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:01.276684 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:01.277701 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:01.278709 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:01.279714 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:01.279850 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:01.280249 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:01.281073 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:01.281872 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:01.282667 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:01.283468 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:01.283492 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:01.326298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:01.536456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.536485 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:01.541749 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.541771 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:01.547031 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.547051 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:01.552247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.552263 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:01.552274 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:01.562869 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:01.573488 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:01.584173 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:01.800885 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.800924 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:01.806280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.806308 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:01.811619 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.811635 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:01.816831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:01.816848 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:01.816866 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:01.827456 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:01.838079 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:01.848702 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:02.065218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.065263 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:02.070630 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.070659 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:02.075978 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.075994 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:02.081203 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.081219 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:02.081231 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:02.091809 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:02.102481 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:02.113127 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:02.329884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.329922 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:02.335271 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.335300 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:02.340583 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.340602 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:02.345823 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:02.345839 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:02.345849 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:02.345865 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:02.345877 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:02.345890 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:02.346333 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:02.346881 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:02.347428 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:02.347975 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:02.348096 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:02.348906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.448442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.452359 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.548685 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.552605 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.648850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.652776 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.749072 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.753002 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.849362 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.853347 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.949485 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:02.953761 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.049787 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.054087 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.150057 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.154376 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.250171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.254478 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.350451 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:03.350496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:03.350518 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:03.350910 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:03.350949 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:03.350973 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:03.352335 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:03.354726 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:03.354777 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:03.358315 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:03.402865 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:03.403274 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:03.403309 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:03.403332 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:03.404237 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:03.405257 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:03.406267 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:03.407272 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:03.407410 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:03.408573 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:03.409404 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:03.410209 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:03.411007 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:03.411802 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:03.411826 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:03.454615 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:03.664071 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.664131 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:03.669492 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.669522 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:03.674824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.674840 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:03.680024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.680039 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:03.680050 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:03.690661 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:03.701389 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:03.712181 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:03.928951 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.929011 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:03.934357 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.934386 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:03.939637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.939653 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:03.944859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:03.944874 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:03.944886 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:03.955480 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:03.966186 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:03.976939 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:04.193585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.193652 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:04.198988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.199018 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:04.204321 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.204337 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:04.209521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.209536 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:04.209548 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:04.220145 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:04.230900 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:04.241700 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:04.458472 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.458531 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:04.463894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.463924 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:04.469225 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.469240 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:04.474424 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:04.474439 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:04.474449 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:04.474466 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:04.474479 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:04.474491 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:04.474936 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:04.475481 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:04.476023 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:04.476569 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:04.476691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:04.477500 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.576910 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.577722 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.677318 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.678581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.777514 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.778703 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.877667 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.879340 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.978015 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:04.979592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.078262 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.081771 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:05.081807 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:05.081828 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:05.081848 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:05.082279 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.082315 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:05.082342 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:05.082366 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:05.083704 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:05.083739 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:05.083770 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:05.087296 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:05.134459 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:05.134889 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:05.134929 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:05.134952 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:05.135852 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.136874 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.137883 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.138886 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.139021 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:05.139442 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:05.140283 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:05.141078 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:05.141854 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:05.142630 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:05.142651 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:05.185863 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:05.186340 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.186387 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.286607 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.286659 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.386712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.386760 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.486864 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:05.486904 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:05.486925 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:05.486948 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:05.486996 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:05.487031 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:05.488392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:05.488817 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:05.488859 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:05.492393 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:05.539041 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:05.539470 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:05.539507 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:05.539531 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:05.540446 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.541454 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.542461 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.543463 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:05.543597 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:05.543988 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:05.544795 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:05.545576 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:05.546357 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:05.547135 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:05.547154 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:05.590415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:05.800363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:05.800398 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:05.805703 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:05.805727 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:05.810996 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:05.811011 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:05.816214 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:05.816229 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:05.816240 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:05.826885 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:05.837642 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:05.848451 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:06.065189 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.065256 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:06.070595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.070626 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:06.075920 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.075936 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:06.081120 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.081136 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:06.081148 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:06.091788 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:06.102505 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:06.113287 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:06.329923 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.329984 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:06.335313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.335343 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:06.340643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.340660 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:06.345844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.345860 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:06.345872 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:06.356452 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:06.367168 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:06.377889 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:06.594678 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.594738 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:06.600113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.600143 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:06.605497 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.605512 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:06.610717 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:06.610731 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:06.610741 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:06.610758 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:06.610771 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:06.610783 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:06.611224 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:06.611770 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:06.612317 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:06.612865 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:06.612983 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:06.613791 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:06.713082 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:06.713917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:06.813498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:06.814762 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:06.913932 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:06.915145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.014391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.015673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.114843 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.116040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.215063 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.216316 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.315484 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.316677 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.415836 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.417080 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.516211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.517414 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.616495 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:07.616568 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:07.616591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:07.617004 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:07.617046 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:07.617070 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:07.618425 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:07.619273 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:07.619312 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:07.622865 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:07.668927 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:07.669342 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:07.669379 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:07.669403 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:07.670309 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:07.671325 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:07.672338 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:07.673351 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:07.673489 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:07.673889 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:07.674712 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:07.675513 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:07.676312 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:07.677118 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:07.677142 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:07.719979 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:07.930161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:07.930206 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:07.935558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:07.935577 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:07.940776 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:07.940793 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:07.946008 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:07.946024 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:07.946036 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:07.956616 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:07.967252 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:07.977869 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:08.194378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.194426 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:08.199820 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.199884 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:08.205217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.205248 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:08.210495 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.210509 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:08.210520 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:08.221170 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:08.231955 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:08.242734 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:08.459485 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.459544 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:08.464841 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.464859 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:08.470037 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.470052 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:08.475229 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.475242 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:08.475254 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:08.485891 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:08.496613 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:08.507400 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:08.724249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.724310 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:08.729618 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.729635 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:08.734821 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.734835 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:08.740050 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:08.740065 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:08.740075 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:08.740092 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:08.740105 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:08.740118 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:08.740558 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:08.741103 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:08.741643 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:08.742183 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:08.742302 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:08.742680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:08.842364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:08.842814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:08.942746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:08.943199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.043130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.043584 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.143402 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.143848 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.146573 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:09.146605 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:09.146626 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:09.146646 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:09.147060 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:09.147103 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:09.147135 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:09.148500 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:09.148534 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:09.148560 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:09.152082 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:09.199288 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:09.199722 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:09.199782 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:09.199808 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:09.200711 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.201714 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.202711 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.203705 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.203836 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:09.204194 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:09.205006 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:09.205794 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:09.206577 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:09.207360 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:09.207381 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:09.250680 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:09.251156 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.251202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.351506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.351558 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.451636 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.451693 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.551709 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.552171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.651884 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.652302 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.752123 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:09.752197 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:09.752222 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:09.752641 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:09.752684 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:09.752708 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:09.754048 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:09.754078 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:09.754103 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:09.757648 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:09.804639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:09.805075 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:09.805113 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:09.805137 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:09.806036 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.807035 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.808029 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.809030 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:09.809187 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:09.809607 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:09.810420 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:09.811209 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:09.811993 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:09.812785 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:09.812814 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:09.856079 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:10.065809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.065864 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:10.071157 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.071173 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:10.076355 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.076370 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:10.081543 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.081558 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:10.081569 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:10.092205 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:10.102977 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:10.113765 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:10.330634 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.330693 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:10.336016 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.336035 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:10.341231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.341248 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:10.346460 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.346478 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:10.346490 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:10.357114 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:10.367893 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:10.378682 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:10.595486 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.595545 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:10.600869 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.600892 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:10.606093 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.606109 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:10.611300 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.611314 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:10.611325 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:10.621949 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:10.632637 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:10.643443 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:10.859962 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.860021 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:10.865463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.865483 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:10.870661 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.870675 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:10.875850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:10.875864 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:10.875874 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:10.875903 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:10.875917 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:10.875930 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:10.876372 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:10.876918 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:10.877458 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:10.877999 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:10.878117 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:10.878925 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:10.978355 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:10.979193 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.078587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.079890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.178751 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.179973 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.278967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.280684 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.379107 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.381079 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.479466 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.481517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.579670 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.581668 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.680114 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.682184 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.780491 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.782485 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.880592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:11.880642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:11.880666 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:11.881085 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:11.881130 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:11.881156 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:11.882495 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:11.883359 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:11.883397 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:11.886910 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:11.933162 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:11.933603 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:11.933645 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:11.933670 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:11.934569 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:11.935578 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:11.936609 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:11.937612 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:11.937744 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:11.938159 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:11.938970 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:11.939757 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:11.940542 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:11.941331 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:11.941352 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:11.984653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:12.194303 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.194358 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:12.199679 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.199695 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:12.204875 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.204891 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:12.210073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.210087 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:12.210098 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:12.220690 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:12.231453 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:12.242199 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:12.459015 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.459074 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:12.464373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.464393 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:12.469575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.469590 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:12.474773 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.474787 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:12.474798 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:12.485450 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:12.496226 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:12.506994 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:12.723610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.723686 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:12.729144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.729168 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:12.734363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.734383 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:12.739573 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.739590 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:12.739603 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:12.750254 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:12.760945 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:12.771737 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:12.988376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.988436 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:12.993709 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.993724 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:12.998902 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:12.998916 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:13.004102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:13.004134 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:13.004146 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:13.004169 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:13.004185 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:13.004197 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:13.004638 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:13.005182 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:13.005723 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:13.006264 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:13.006382 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:13.007190 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.106519 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.107360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.206827 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.208113 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.307196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.308386 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.407514 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.410629 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:13.410662 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:13.410683 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:13.410704 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:13.411130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.411166 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:13.411194 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:13.411218 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:13.412551 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:13.412580 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:13.412605 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:13.416129 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:13.463343 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:13.463777 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:13.463816 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:13.463840 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:13.464737 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:13.465741 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:13.466736 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:13.467731 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:13.467862 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:13.468255 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:13.469063 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:13.469851 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:13.470635 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:13.471419 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:13.471439 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:13.514780 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:13.515256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.515303 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.615651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.615710 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.715889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.715949 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.724412 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:13.724446 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:13.729782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:13.729817 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:13.735044 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:13.735061 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:13.740249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:13.740267 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:13.740278 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:09:13.750931 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:09:13.761693 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:09:13.772476 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:09:13.816208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.816284 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.916338 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:13.916394 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:14.016662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:14.016721 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:14.016743 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:14.016766 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:14.016794 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:14.016817 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:14.018149 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:14.018566 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:14.018607 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:14.022133 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:14.068640 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:14.069071 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:14.069109 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:14.069133 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:14.070031 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:14.071028 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:14.072024 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:14.073032 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:14.073168 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:14.073586 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:14.074399 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:14.075188 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:14.075994 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:14.076781 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:14.076807 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:14.120114 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:14.329641 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.329691 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:14.335015 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.335032 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:14.340209 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.340224 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:14.345400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.345414 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:14.345425 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:14.356066 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:14.366845 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:14.377641 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:14.594376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.594436 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:14.599818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.599845 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:14.605033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.605050 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:14.610231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.610245 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:14.610257 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:14.620870 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:14.631636 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:14.642398 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:14.859274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.859334 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:14.864703 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.864725 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:14.869901 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.869915 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:14.875091 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:14.875105 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:14.875116 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:14.885732 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:14.896507 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:14.907295 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:15.123888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:15.123956 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:15.129247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:15.129264 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:15.134458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:15.134478 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:15.139630 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:15.139648 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:15.139658 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:15.139675 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:15.139687 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:15.139700 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:15.140142 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:15.140700 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:15.141260 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:15.141809 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:15.141927 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:15.143168 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.242133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.243355 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.342524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.344280 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.442847 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.444420 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.543010 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.545110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.643299 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.645317 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.743462 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.745963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.843905 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.846249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.944285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:15.946794 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:16.044427 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:16.047203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:16.144536 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:16.144578 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:16.144599 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:16.145013 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:16.145055 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:16.145079 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:16.146415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:16.148111 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:16.148170 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:16.151755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:16.197138 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:16.197570 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:16.197609 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:16.197633 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:16.198529 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:16.199526 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:16.200526 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:16.201528 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:16.201659 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:16.202074 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:16.202908 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:16.203697 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:16.204491 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:16.205281 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:16.205303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:16.248645 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:16.458155 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.458207 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:16.463471 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.463494 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:16.468756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.468771 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:16.473948 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.473962 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:16.473974 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:16.484597 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:16.495361 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:16.506087 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:16.722918 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.722977 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:16.728321 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.728350 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:16.733610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.733626 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:16.738804 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.738818 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:16.738829 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:16.749488 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:16.760255 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:16.771051 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:16.987594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.987653 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:16.992979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.993008 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:16.998282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:16.998297 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:17.003475 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:17.003495 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:17.003506 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:17.014158 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:17.024890 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:17.035674 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:17.252232 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:17.252291 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:17.257606 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:17.257636 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:17.262880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:17.262893 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:17.268070 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:17.268086 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:17.268096 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:17.268113 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:17.268126 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:17.268139 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:17.268599 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:17.269144 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:17.269685 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:17.270226 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:17.270344 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:17.271151 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.370619 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.371450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.471062 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.471952 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.571146 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.572353 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.671261 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.672960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.771399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.773363 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.871697 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.875577 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:17.875611 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:09:17.875633 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:17.875652 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:17.876079 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.876115 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:17.876143 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:17.876178 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:17.877511 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:17.877539 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:17.877564 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:17.881098 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:17.928218 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:17.928650 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:17.928689 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:17.928713 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:17.929614 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:17.930619 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:17.931620 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:17.932617 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:17.932753 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:17.933171 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:17.933981 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:17.934769 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:17.935553 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:17.936337 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:17.936362 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:17.979655 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:17.980131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:17.980206 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:18.080575 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:18.080637 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:18.180974 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:18.181032 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:18.281340 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:18.281382 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:18.281404 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:18.281426 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:18.281454 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:18.281477 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:18.282809 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:18.283227 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:18.283269 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:18.286784 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:18.333410 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:18.333840 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:18.333878 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:18.333902 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:18.334799 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:18.335796 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:18.336795 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:18.337795 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:18.337926 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:18.338356 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:18.339159 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:18.339936 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:18.340714 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:18.341495 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:18.341514 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:18.384708 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:18.594848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.594884 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:18.600219 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.600246 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:18.605482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.605514 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:18.610699 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.610724 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:18.610760 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:18.621414 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:18.632202 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:18.642997 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:18.859875 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.859935 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:18.865420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.865454 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:18.870752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.870766 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:18.875941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:18.875954 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:18.875965 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:18.886615 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:18.897369 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:18.908167 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:19.124866 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.124926 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:19.130226 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.130252 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:19.135521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.135537 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:19.140713 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.140727 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:19.140738 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:19.151386 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:19.162139 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:19.172914 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:19.389564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.389623 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:19.394940 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.394967 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:19.400274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.400290 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:19.405465 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:19.405478 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:19.405488 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:19.405505 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:19.405518 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:19.405530 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:19.405971 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:19.406515 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:19.407055 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:19.407596 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:19.407714 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:19.408557 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.507894 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.508712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.608203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.609497 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.708649 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.709860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.808730 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.809999 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.908982 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:19.910200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.009395 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.010662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.109622 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.110823 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.210047 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.211303 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.310491 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.311691 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.410560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:20.410606 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:20.410627 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:20.411019 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:20.411057 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:20.411081 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:20.412443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:20.413307 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:20.413346 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:20.416889 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:20.463111 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:20.463519 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:20.463554 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:20.463577 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:20.464505 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:20.465527 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:20.466532 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:20.467542 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:20.467683 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:20.468081 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:20.468898 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:20.469706 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:20.470500 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:20.471296 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:20.471320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:20.514197 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:20.724461 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:20.724494 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:20.729799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:20.729824 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:20.735110 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:20.735146 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:20.740389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:20.740405 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:20.740416 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:20.751017 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:20.761677 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:20.772304 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:20.989116 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:20.989152 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:20.994505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:20.994534 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:20.999845 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:20.999867 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:21.005068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.005089 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:21.005101 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:21.015709 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:21.026350 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:21.036990 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:21.253732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.253771 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:21.259137 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.259165 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:21.264456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.264477 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:21.269670 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.269686 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:21.269697 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:21.280276 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:21.290885 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:21.301514 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:21.518260 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.518297 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:21.523648 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.523677 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:21.529005 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.529023 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:21.534223 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:21.534239 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:21.534249 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:21.534265 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:21.534277 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:21.534290 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:21.534731 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:21.535284 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:21.535829 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:21.536381 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:21.540753 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:21.541610 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.641163 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.641977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.741594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.742854 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.841774 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.842985 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.941890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:21.943538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.042141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.043762 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.142412 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.145921 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:22.145956 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:22.145977 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:22.145998 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:22.146399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.146428 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:22.146456 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:22.146479 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:22.147827 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:22.147856 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:22.147881 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:22.151400 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:22.198609 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:22.199021 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:22.199057 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:22.199080 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:22.199980 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.200996 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.202011 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.203020 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.203157 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:22.203552 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:22.204384 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:22.205183 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:22.205985 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:22.206783 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:22.206807 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:22.249670 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:22.250116 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.250176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.350300 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.350356 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.450629 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.450685 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.550950 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:22.550996 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:22.551018 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:22.551041 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:22.551086 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:22.551111 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:22.552459 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:22.552875 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:22.552921 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:22.556460 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:22.603144 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:22.603554 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:22.603590 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:22.603613 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:22.604515 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.605539 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.606552 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.607557 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:22.607701 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:22.608099 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:22.608917 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:22.609724 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:22.610523 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:22.611315 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:22.611339 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:22.654251 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:22.864517 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:22.864552 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:22.869864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:22.869890 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:22.875204 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:22.875219 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:22.880416 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:22.880431 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:22.880443 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:22.891051 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:22.901720 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:22.912345 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:23.129044 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.129093 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:23.134451 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.134481 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:23.139805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.139822 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:23.145023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.145039 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:23.145050 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:23.155656 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:23.166292 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:23.176922 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:23.393647 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.393684 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:23.399036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.399064 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:23.404370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.404400 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:23.409640 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.409670 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:23.409704 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:23.420283 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:23.430910 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:23.441544 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:23.658266 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.658304 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:23.663620 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.663646 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:23.668950 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.668971 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:23.674168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:23.674184 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:23.674194 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:23.674210 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:23.674223 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:23.674235 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:23.674678 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:23.675227 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:23.675773 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:23.676321 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:23.676446 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:23.677291 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:23.776718 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:23.777541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:23.876997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:23.878251 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:23.977301 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:23.978502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.077622 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.078886 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.177911 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.179128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.278134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.279423 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.378488 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.379702 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.478736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.480013 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.578826 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.580403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.679029 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:24.679068 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:24.679089 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:24.679523 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:24.679567 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:24.679591 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:24.680930 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:24.681796 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:24.681833 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:24.685405 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:24.731581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:24.732011 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:24.732050 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:24.732074 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:24.732979 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:24.733983 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:24.734980 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:24.735975 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:24.736106 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:24.736521 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:24.737338 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:24.738114 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:24.738887 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:24.739658 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:24.739675 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:24.782968 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:24.992459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:24.992489 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:24.997726 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:24.997746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:25.002976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.002996 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:25.008192 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.008206 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:25.008217 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:25.018858 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:25.029635 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:25.040408 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:25.257251 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.257310 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:25.262626 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.262654 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:25.267958 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.267972 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:25.273145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.273159 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:25.273171 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:25.283816 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:25.294584 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:25.305362 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:25.521974 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.522033 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:25.527383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.527413 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:25.532684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.532698 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:25.537874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.537888 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:25.537900 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:25.548516 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:25.559284 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:25.570009 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:25.786534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.786602 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:25.791894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.791920 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:25.797199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.797215 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:25.802391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:25.802405 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:25.802415 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:25.802431 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:25.802444 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:25.802457 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:25.802897 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:25.803441 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:25.803982 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:25.804529 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:25.804653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:25.805041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:25.904802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:25.905237 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.004997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.005443 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.008554 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:26.008589 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:26.008610 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:26.008631 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:26.009021 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:26.009057 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:26.009080 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:26.010425 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:26.010454 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:26.010479 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:26.014037 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:26.061222 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:26.061630 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:26.061666 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:26.061690 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:26.062594 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.063609 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.064622 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.065665 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.065814 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:26.066214 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:26.067030 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:26.067834 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:26.068650 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:26.069422 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:26.069438 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:26.112281 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:26.112700 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.112738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.213008 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.213087 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.313404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.313463 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.413756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.413808 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.513837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.514263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.614227 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.614655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.714653 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.715083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.814747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:26.814786 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:26.814808 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:26.815199 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:26.815237 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:26.815261 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:26.816616 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:26.816649 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:26.816675 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:26.820222 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:26.867382 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:26.867790 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:26.867824 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:26.867848 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:26.868774 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.869797 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.870843 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.871854 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:26.872010 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:26.872408 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:26.873230 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:26.874032 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:26.874826 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:26.875619 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:26.875642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:26.918464 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:27.128497 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.128551 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:27.133938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.133955 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:27.139162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.139179 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:27.144412 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.144429 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:27.144441 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:27.155030 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:27.165715 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:27.176362 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:27.393017 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.393054 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:27.398352 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.398368 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:27.403564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.403580 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:27.408773 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.408789 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:27.408800 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:27.419405 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:27.430039 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:27.440658 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:27.657208 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.657249 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:27.662568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.662595 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:27.667893 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.667908 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:27.673088 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.673103 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:27.673114 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:27.683726 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:27.694458 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:27.705234 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:27.922128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.922188 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:27.927489 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.927504 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:27.932691 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.932706 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:27.937881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:27.937895 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:27.937905 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:27.937922 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:27.937947 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:27.937960 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:27.938403 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:27.938946 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:27.939485 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:27.940025 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:27.940143 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:27.940959 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.040504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.041336 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.140862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.142150 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.241162 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.242413 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.341468 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.342808 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.441908 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.443120 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.542302 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.543589 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.642704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.643895 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.742906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.744201 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.843291 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.844509 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.943511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:28.943579 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:28.943602 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:28.944019 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:28.944063 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:28.944087 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:28.945434 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:28.946300 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:28.946342 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:28.949861 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:28.996126 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:28.996579 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:28.996618 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:28.996643 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:28.997549 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:28.998562 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:28.999601 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:29.000611 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:29.000763 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:29.001184 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:29.002015 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:29.002815 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:29.003606 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:29.004399 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:29.004428 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:29.047259 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:29.257313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.257352 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:29.262676 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.262702 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:29.267998 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.268014 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:29.273218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.273234 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:29.273246 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:29.283826 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:29.294451 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:29.305096 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:29.521642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.521680 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:29.527008 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.527034 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:29.532336 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.532352 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:29.537547 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.537563 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:29.537574 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:29.548168 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:29.558802 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:29.569448 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:29.785905 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.785942 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:29.791311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.791342 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:29.796655 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.796671 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:29.801898 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:29.801913 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:29.801924 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:29.812504 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:29.823140 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:29.833768 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:30.050208 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.050257 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:30.055622 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.055650 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:30.060946 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.060962 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:30.066158 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.066187 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:30.066199 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:30.066216 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:30.066229 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:30.066242 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:30.066685 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:30.067232 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:30.067781 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:30.068327 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:30.068453 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:30.071431 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:30.071445 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:30.071456 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:30.071466 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:30.071485 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.071498 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:30.071513 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:30.071525 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:30.072817 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:30.073191 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:30.073208 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:30.076659 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:30.123433 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:30.123842 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:30.123876 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:30.123900 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:30.124799 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:30.125823 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:30.126826 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:30.127835 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:30.127969 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:30.128361 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:30.129170 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:30.129964 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:30.130770 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:30.131566 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:30.131589 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:30.174353 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:30.174775 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.174812 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.275148 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.275198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.375561 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.375611 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.475671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.475743 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.575890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.575940 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.585568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.585603 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:30.590967 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.590994 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:30.596226 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.596242 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:30.601463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.601478 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:30.601490 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:09:30.612073 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:09:30.622700 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:09:30.633346 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:09:30.676079 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.676126 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.776292 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.776342 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.849977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.850012 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:30.855363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.855391 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:30.860678 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.860695 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:30.865941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:30.865956 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:30.865968 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:09:30.876532 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:09:30.887145 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:09:30.897769 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:09:30.909244 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:30.909289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:31.009385 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:31.009444 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:31.109947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:31.109985 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:31.110006 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:31.110028 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:31.110055 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:31.110078 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:31.111420 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:31.111813 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:31.111845 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:31.115392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:31.162059 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:31.162469 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:31.162503 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:31.162545 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:31.163449 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:31.164465 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:31.165476 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:31.166483 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:31.166618 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:31.167014 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:31.167828 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:31.168632 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:31.169430 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:31.170223 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:31.170246 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:31.213029 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:31.423299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.423335 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:31.428643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.428659 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:31.433853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.433869 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:31.439059 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.439074 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:31.439086 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:31.449667 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:31.460300 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:31.470946 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:31.687595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.687639 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:31.692962 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.692980 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:31.698195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.698212 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:31.703430 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.703445 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:31.703456 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:31.714061 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:31.724689 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:31.735329 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:31.951845 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.951881 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:31.957176 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.957192 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:31.962380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.962395 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:31.967594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:31.967609 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:31.967620 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:31.978227 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:31.988848 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:31.999466 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:32.216230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:32.216278 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:32.221581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:32.221607 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:32.226801 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:32.226820 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:32.232023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:32.232038 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:32.232048 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:32.232064 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:32.232076 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:32.232089 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:32.232537 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:32.233086 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:32.233630 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:32.234176 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:32.234296 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:32.235535 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.334346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.335916 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.434469 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.436536 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.534871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.536800 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.635271 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.637337 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.735629 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.737560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.835726 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.838150 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.936167 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:32.938495 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:33.036490 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:33.039293 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:33.136577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:33.139731 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:33.236835 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:33.236873 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:33.236893 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:33.237284 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:33.237320 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:33.237343 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:33.238687 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:33.240346 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:33.240388 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:33.243954 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:33.289379 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:33.289805 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:33.289839 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:33.289863 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:33.290764 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:33.291780 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:33.292791 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:33.293800 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:33.293935 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:33.294330 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:33.295142 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:33.295942 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:33.296742 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:33.297540 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:33.297563 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:33.340351 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:33.550693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.550731 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:33.556094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.556109 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:33.561298 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.561314 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:33.566509 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.566525 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:33.566536 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:33.577143 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:33.587779 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:33.598434 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:33.814865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.814901 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:33.820192 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.820209 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:33.825409 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.825425 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:33.830614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:33.830629 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:33.830641 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:33.841247 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:33.851858 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:33.862505 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:34.079292 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.079338 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:34.084630 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.084647 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:34.089846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.089862 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:34.095085 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.095100 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:34.095112 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:34.105662 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:34.116279 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:34.126918 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:34.343429 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.343481 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:34.348815 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.348832 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:34.354046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.354061 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:34.359254 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:34.359269 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:34.359280 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:34.359296 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:34.359308 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:34.359321 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:34.359781 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:34.360330 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:34.360878 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:34.361424 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:34.361544 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:34.361926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.461846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.462273 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.561928 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.562352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.662317 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.662740 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.762581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.763002 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.862995 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.863422 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.963243 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:34.963666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.063502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.063934 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.163620 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.164043 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.167498 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:35.167531 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/  9mV
2023-04-27 06:09:35.167552 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:35.167572 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:35.167971 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:35.168006 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:35.168029 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:35.169383 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:35.169414 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:35.169440 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:35.172972 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:35.219964 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:35.220387 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:35.220425 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:35.220449 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:35.221348 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.222365 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.223374 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.224386 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.224524 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:35.224918 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:35.225729 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:35.226527 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:35.227327 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:35.228121 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:35.228144 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:35.271005 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:35.271425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.271464 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.371640 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:35.371679 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:35.371700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:35.371723 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:35.371749 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:35.371772 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:35.373117 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:35.373524 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:35.373564 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:35.377106 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:35.423640 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:35.424046 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:35.424078 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:35.424101 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:35.425001 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.426023 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.427032 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.428034 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:35.428172 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:35.428572 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:35.429386 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:35.430188 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:35.430982 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:35.431776 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:35.431800 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:35.474614 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:35.685112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.685148 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:35.690466 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.690491 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:35.695778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.695794 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:35.700991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.701007 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:35.701018 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:35.711605 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:35.722256 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:35.732895 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:35.949529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.949595 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:35.954879 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.954897 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:35.960100 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.960116 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:35.965318 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:35.965334 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:35.965345 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:35.975968 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:35.986737 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:35.997525 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:36.214330 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.214399 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:36.219662 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.219677 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:36.224858 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.224874 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:36.230071 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.230086 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:36.230097 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:36.240705 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:36.251481 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:36.262226 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:36.478964 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.479024 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:36.484323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.484340 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:36.489547 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.489562 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:36.494740 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:36.494756 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:36.494766 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:36.494783 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:36.494796 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:36.494809 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:36.495250 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:36.495794 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:36.496336 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:36.496881 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:36.496998 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:36.497808 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.597186 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.598050 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.697493 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.698770 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.797730 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.798940 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.897837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.899514 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.998129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:36.999755 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.098229 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.100293 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.198668 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.200605 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.298942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.301028 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.399118 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.401430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.499547 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:37.499590 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:37.499612 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:37.500028 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:37.500071 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:37.500096 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:37.501448 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:37.502324 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:37.502361 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:37.505884 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:37.552286 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:37.552698 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:37.552734 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:37.552758 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:37.553658 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:37.554661 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:37.555668 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:37.556669 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:37.556809 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:37.557205 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:37.558015 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:37.558812 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:37.559600 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:37.560394 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:37.560443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:37.603634 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:37.813625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:37.813661 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:37.818951 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:37.818974 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:37.824241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:37.824275 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:37.829455 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:37.829470 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:37.829482 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:37.840140 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:37.850900 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:37.861651 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:38.078267 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.078345 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:38.083687 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.083718 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:38.089017 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.089033 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:38.094215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.094231 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:38.094249 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:38.104864 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:38.115576 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:38.126308 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:38.343088 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.343147 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:38.348493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.348534 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:38.353843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.353858 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:38.359048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.359063 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:38.359074 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:38.369720 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:38.380420 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:38.391158 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:38.607693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.607753 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:38.613096 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.613127 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:38.618417 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.618432 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:38.623621 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:38.623636 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:38.623646 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:38.623663 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:38.623676 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:38.623688 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:38.624131 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:38.624677 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:38.625222 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:38.625766 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:38.625884 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:38.626706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:38.726111 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:38.726923 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:38.826421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:38.827699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:38.926766 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:38.927981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.026846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.030370 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:39.030404 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:39.030425 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:39.030445 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:39.030871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.030906 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:39.030934 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:39.030958 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:39.032301 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:39.032334 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:39.032360 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:39.035886 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:39.082965 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:39.083394 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:39.083433 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:39.083458 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:39.084360 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.085372 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.086375 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.087375 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.087509 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:39.087926 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:39.088778 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:39.089559 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:39.090338 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:39.091113 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:39.091135 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:39.134317 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:39.134794 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.134839 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.234869 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.235289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.334964 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.335408 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.435262 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.435748 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.535734 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.536186 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.635822 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:39.635881 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:39.635904 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:39.636297 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:39.636341 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:39.636366 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:39.637702 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:39.637726 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:39.637751 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:39.641268 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:39.688292 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:39.688724 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:39.688764 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:39.688788 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:39.689686 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.690685 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.691682 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.692680 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:39.692818 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:39.693237 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:39.694051 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:39.694841 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:39.695629 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:39.696414 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:39.696431 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:39.739716 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:39.949279 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:39.949321 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:39.954575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:39.954595 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:39.959817 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:39.959836 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:39.965025 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:39.965039 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:39.965050 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:39.975701 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:39.986475 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:40.003018 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:40.219877 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.219939 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:40.225263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.225293 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:40.230569 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.230599 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:40.235784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.235799 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:40.235810 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:40.246471 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:40.257231 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:40.268011 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:40.484850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.484910 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:40.490235 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.490275 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:40.495546 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.495561 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:40.500746 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.500761 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:40.500773 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:40.511406 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:40.522134 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:40.532881 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:40.749633 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.749692 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:40.755016 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.755044 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:40.760305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.760319 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:40.765502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:40.765518 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:40.765528 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:40.765545 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:40.765557 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:40.765570 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:40.766011 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:40.766554 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:40.767095 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:40.767636 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:40.767753 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:40.768562 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:40.868029 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:40.868856 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:40.968203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:40.969494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.068599 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.069823 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.168757 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.170047 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.269036 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.270273 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.369424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.370714 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.469746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.470961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.570159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.571441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.670336 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.671550 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.770748 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:41.770797 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:41.770821 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:41.771238 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:41.771283 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:41.771308 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:41.772665 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:41.773536 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:41.773578 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:41.777101 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:41.823267 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:41.823701 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:41.823742 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:41.823767 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:41.824669 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:41.825678 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:41.826675 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:41.827672 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:41.827804 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:41.828191 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:41.829007 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:41.829797 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:41.830589 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:41.831380 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:41.831406 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:41.874712 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:42.084096 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.084167 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:42.089448 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.089470 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:42.094724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.094740 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:42.099920 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.099934 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:42.099946 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:42.110597 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:42.121370 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:42.132147 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:42.349021 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.349083 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:42.354437 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.354469 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:42.359733 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.359748 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:42.364928 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.364943 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:42.364954 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:42.375584 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:42.386346 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:42.397118 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:42.613988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.614049 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:42.619383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.619412 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:42.624692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.624706 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:42.629888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.629902 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:42.629914 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:42.640547 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:42.651301 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:42.662029 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:42.878905 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.878966 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:42.884285 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.884314 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:42.889606 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.889621 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:42.894801 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:42.894815 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:42.894825 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:42.894842 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:42.894855 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:42.894868 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:42.895307 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:42.895850 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:42.896393 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:42.896936 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:42.897053 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:42.897861 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:42.997189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:42.998021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.097573 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.100701 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:43.100735 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:43.100755 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:43.100775 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:43.101200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.101235 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:43.101262 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:43.101286 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:43.102617 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:43.102662 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:43.102689 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:43.106207 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:43.153127 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:43.153560 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:43.153600 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:43.153623 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:43.154520 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.155519 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.156516 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.157515 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.157646 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:43.158063 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:43.158873 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:43.159661 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:43.160461 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:43.161229 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:43.161243 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:43.204544 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:43.205021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.205068 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.305194 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.305244 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.405371 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.405422 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.505756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.505803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.605857 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.605906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.706142 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.706192 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.806458 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.806507 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.906845 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:43.906886 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:43.906906 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:43.906929 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:43.906957 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:43.906980 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:43.908335 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:43.908760 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:43.908802 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:43.912362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:43.958867 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:43.959276 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:43.959310 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:43.959345 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:43.960249 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.961267 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.962269 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.963274 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:43.963408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:43.963824 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:43.964645 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:43.965444 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:43.966230 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:43.967021 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:43.967044 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:44.010218 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:44.220187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.220228 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:44.225557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.225573 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:44.230783 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.230798 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:44.235987 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.236003 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:44.236014 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:44.246701 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:44.257458 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:44.268183 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:44.484909 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.484969 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:44.490309 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.490326 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:44.495533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.495549 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:44.500763 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.500778 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:44.500790 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:44.511446 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:44.522171 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:44.532905 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:44.749643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.749703 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:44.754975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.754994 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:44.760193 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.760211 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:44.765401 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:44.765417 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:44.765428 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:44.776083 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:44.786867 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:44.797651 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:45.014435 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:45.014512 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:45.019943 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:45.019965 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:45.025187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:45.025204 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:45.030407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:45.030422 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:45.030433 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:45.030450 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:45.030463 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:45.030475 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:45.030917 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:45.031463 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:45.032004 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:45.032549 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:45.032671 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:45.033480 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.132795 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.133606 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.233044 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.234303 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.333320 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.334511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.433604 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.435249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.533750 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.535343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.634097 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.635746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.734453 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.736031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.834876 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.836531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.935202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:45.936759 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:46.035425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:46.035474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:46.035496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:46.035912 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:46.035955 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:46.035979 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:46.037330 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:46.038233 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:46.038272 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:46.041815 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:46.088002 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:46.088411 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:46.088450 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:46.088474 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:46.089375 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:46.090379 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:46.091381 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:46.092391 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:46.092531 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:46.092949 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:46.093765 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:46.094559 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:46.095347 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:46.096138 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:46.096182 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:46.139342 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:46.349350 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.349392 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:46.354756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.354773 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:46.359984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.360000 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:46.365202 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.365219 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:46.365230 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:46.375886 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:46.386666 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:46.397405 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:46.614115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.614175 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:46.619458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.619477 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:46.624654 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.624672 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:46.629882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.629897 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:46.629909 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:46.640576 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:46.651282 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:46.661996 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:46.878764 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.878824 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:46.884108 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.884127 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:46.889351 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.889369 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:46.894573 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:46.894600 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:46.894612 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:46.905251 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:46.916010 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:46.926792 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:47.143395 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:47.143462 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:47.148780 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:47.148798 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:47.154007 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:47.154024 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:47.159215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:47.159231 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:47.159241 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:47.159258 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:47.159270 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:47.159283 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:47.159723 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:47.160277 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:47.160823 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:47.161365 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:47.161486 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:47.161864 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.261733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.262189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.362109 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.362551 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.462225 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.462673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.562455 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.562876 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.662545 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.663003 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.762758 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.763210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.766714 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:47.766748 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:47.766768 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:47.766788 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:47.767212 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:47.767255 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:47.767279 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:47.768619 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:47.768651 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:47.768677 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:47.772200 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:47.819458 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:47.819913 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:47.819952 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:47.819976 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:47.820885 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:47.821896 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:47.822900 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:47.823901 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:47.824034 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:47.824426 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:47.825232 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:47.826023 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:47.826815 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:47.827607 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:47.827630 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:47.870777 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:47.871250 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.871296 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.971570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:47.971620 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:48.071783 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:48.071843 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:48.080682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.080711 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.085982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.086006 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.091276 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.091292 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.096483 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.096500 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.096511 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:09:48.107145 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:09:48.117815 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:09:48.128580 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:09:48.172200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:48.172267 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:48.172290 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:48.172313 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:48.172342 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:48.172365 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:48.173708 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:48.174129 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:48.174170 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:48.177712 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:48.224537 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:48.224974 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:48.225014 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:48.225073 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:48.225975 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:48.226983 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:48.227984 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:48.228990 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:48.229130 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:48.229533 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:48.230325 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:48.231108 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:48.231891 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:48.232677 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:48.232703 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:48.275944 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:48.485704 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.485740 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.491011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.491035 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.496306 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.496322 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.501511 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.501526 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:48.501537 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:48.512130 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:48.522868 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:48.533644 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:48.750303 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.750367 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:48.755732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.755763 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:48.761050 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.761067 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:48.766254 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:48.766269 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:48.766280 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:48.776859 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:48.787585 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:48.798350 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:49.015020 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.015087 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:49.020438 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.020469 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:49.025785 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.025800 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:49.031003 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.031019 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:49.031030 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:49.041619 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:49.052344 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:49.063104 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:49.279921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.279980 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:49.285316 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.285367 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:49.290618 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.290635 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:49.295820 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:49.295836 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:49.295846 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:49.295863 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:49.295876 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:49.295888 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:49.296332 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:49.296880 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:49.297424 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:49.297970 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:49.298088 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:49.299343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.398432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.399652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.498826 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.500563 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.599248 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.600791 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.699601 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.701356 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.799744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.801713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.900018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:49.902504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.000090 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.002809 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.100538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.103035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.200682 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.203423 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.301129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:50.301177 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:50.301199 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:50.301615 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:50.301657 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:50.301681 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:50.303021 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:50.304729 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:50.304772 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:50.308290 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:50.353707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:50.354158 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:50.354199 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:50.354223 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:50.355120 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:50.356120 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:50.357118 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:50.358121 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:50.358251 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:50.358668 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:50.359479 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:50.360275 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:50.361066 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:50.361852 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:50.361873 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:50.405224 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:50.614873 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.614921 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:50.620203 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.620224 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:50.625471 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.625491 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:50.630708 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.630724 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:50.630735 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:50.641379 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:50.652174 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:50.662961 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:50.879887 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.879947 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:50.885215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.885230 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:50.890408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.890421 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:50.895602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:50.895615 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:50.895627 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:50.906247 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:50.916994 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:50.927795 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:51.144406 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.144479 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:51.149802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.149822 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:51.155017 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.155035 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:51.160246 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.160264 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:51.160276 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:51.170923 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:51.181680 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:51.192468 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:51.409325 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.409403 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:51.414703 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.414720 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:51.419899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.419913 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:51.425093 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:51.425107 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:51.425117 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:51.425134 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:51.425147 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:51.425160 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:51.425601 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:51.426144 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:51.426686 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:51.427228 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:51.427346 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:51.428182 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.527506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.528325 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.627663 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.628949 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.728051 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.729257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.828118 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.829792 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.928282 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:51.929871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.028503 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.030551 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.128750 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.130720 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.228958 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.232866 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:52.232901 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:09:52.232922 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:52.232942 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:52.233370 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.233405 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:52.233433 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:52.233457 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:52.234796 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:52.234831 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:52.234863 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:52.238386 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:52.285489 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:52.285941 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:52.285982 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:52.286007 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:52.286908 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.287914 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.288935 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.289940 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.290075 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:52.290495 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:52.291310 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:52.292104 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:52.292899 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:52.293673 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:52.293697 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:52.336939 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:52.337424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.337472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.437722 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:52.437778 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:52.437801 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:52.437824 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:52.437852 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:52.437876 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:52.439214 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:52.439629 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:52.439668 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:52.443200 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:52.490018 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:52.490424 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:52.490456 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:52.490480 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:52.491378 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.492387 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.493397 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.494397 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:52.494533 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:52.494949 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:52.495762 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:52.496557 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:52.497342 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:52.498115 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:52.498133 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:52.541347 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:52.750876 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:52.750908 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:52.756176 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:52.756198 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:52.761447 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:52.761462 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:52.766622 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:52.766636 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:52.766648 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:52.777240 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:52.787961 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:52.798763 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:53.015558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.015626 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:53.020962 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.020993 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:53.026291 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.026307 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:53.031492 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.031508 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:53.031519 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:53.042117 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:53.052800 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:53.063568 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:53.280352 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.280412 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:53.285765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.285794 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:53.291052 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.291067 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:53.296260 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.296275 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:53.296286 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:53.306883 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:53.317604 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:53.328407 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:53.545178 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.545237 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:53.550582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.550612 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:53.555924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.555941 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:53.561175 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:53.561192 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:53.561202 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:53.561219 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:53.561232 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:53.561245 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:53.561684 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:53.562229 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:53.562773 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:53.563321 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:53.563440 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:53.564250 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.663732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.664604 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.763975 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.765236 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.864196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.865393 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.964315 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:53.965961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.064667 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.066270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.164837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.166486 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.265208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.266798 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.365502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.367156 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.465777 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.467371 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.566129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:54.566168 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:54.566189 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:54.566582 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:54.566619 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:54.566642 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:54.567980 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:54.568819 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:54.568854 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:54.572394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:54.618701 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:54.619130 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:54.619167 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:54.619191 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:54.620095 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:54.621104 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:54.622113 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:54.623116 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:54.623250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:54.623671 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:54.624496 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:54.625274 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:54.626047 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:54.626819 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:54.626850 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:54.670033 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:54.880036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:54.880070 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:54.885350 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:54.885373 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:54.890655 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:54.890669 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:54.895850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:54.895865 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:54.895876 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:54.906505 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:54.917264 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:54.928000 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:55.144668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.144742 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:55.150191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.150225 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:55.155475 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.155491 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:55.160642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.160658 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:55.160670 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:55.171290 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:55.181968 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:55.192704 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:55.409330 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.409390 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:55.414684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.414713 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:55.420019 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.420035 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:55.425231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.425247 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:55.425259 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:55.435917 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:55.446652 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:55.457380 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:55.674063 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.674123 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:55.679464 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.679494 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:55.684749 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.684764 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:55.689951 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:55.689966 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:55.689976 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:55.689994 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:55.690007 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:55.690019 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:55.690458 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:55.691004 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:55.691548 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:55.692090 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:55.692214 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:55.692609 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:55.792535 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:55.792984 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:55.892699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:55.893144 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:55.992862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:55.993282 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.093027 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.093483 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.193253 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.193679 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.293579 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.294025 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.393664 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.394114 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.493913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.494381 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.497862 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:09:56.497897 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:09:56.497918 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:09:56.497938 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:56.498334 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:56.498373 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:09:56.498397 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:56.499734 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:56.499761 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:56.499786 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:09:56.503313 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:56.550257 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:56.550671 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:56.550715 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:09:56.550740 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:09:56.551641 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.552662 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.553677 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.554683 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.554819 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:56.555215 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:56.556031 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:56.556834 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:56.557638 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:56.558431 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:56.558475 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:56.601675 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:56.602153 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.602199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.702432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:56.702475 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:56.702496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:56.702519 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:56.702546 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:56.702570 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:56.703910 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:56.704304 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:56.704342 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:56.707867 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:56.754611 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:56.755049 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:56.755088 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:56.755112 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:56.756017 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.757052 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.758059 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.759061 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:56.759195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:56.759613 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:56.760444 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:56.761250 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:56.762022 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:56.762792 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:56.762809 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:56.805967 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:57.015782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.015827 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:57.021123 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.021150 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:57.026443 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.026459 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:57.031622 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.031637 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:57.031648 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:57.042277 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:57.053000 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:57.063734 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:57.280604 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.280663 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:57.286000 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.286030 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:57.291289 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.291316 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:57.296504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.296520 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:57.296532 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:57.307176 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:57.317900 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:57.328627 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:57.545344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.545404 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:57.550748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.550778 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:57.556083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.556099 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:57.561288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.561303 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:57.561315 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:57.571965 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:57.582710 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:57.593442 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:57.810321 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.810381 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:57.815725 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.815754 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:57.821066 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.821082 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:57.826265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:57.826280 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:57.826291 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:57.826308 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:57.826320 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:57.826333 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:57.826777 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:57.827324 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:57.827865 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:57.828409 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:57.828531 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:57.829341 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:57.928701 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:57.929534 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.029088 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.030358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.129507 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.130704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.229680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.230946 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.330126 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.331343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.430459 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.431736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.530805 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.532040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.630896 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.632218 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.731332 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.732549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.831649 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:09:58.831689 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:09:58.831711 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:09:58.832100 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:58.832135 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:09:58.832184 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:58.833531 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:09:58.834394 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:09:58.834436 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:09:58.837973 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:09:58.884026 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:09:58.884432 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:09:58.884471 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:09:58.884495 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:09:58.885392 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:58.886397 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:58.887405 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:58.888409 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:09:58.888547 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:09:58.888943 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:09:58.889752 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:09:58.890548 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:58.891336 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:58.892125 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:09:58.892163 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:09:58.935367 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:09:59.145140 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.145182 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:09:59.150455 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.150480 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:09:59.155753 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.155768 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:09:59.160982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.160997 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:09:59.161008 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:59.174478 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:59.185248 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:59.195985 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:59.412553 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.412614 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:09:59.417976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.418007 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:09:59.423307 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.423322 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:09:59.428510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.428525 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:09:59.428537 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:59.439159 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:59.449814 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:59.460561 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:59.677314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.677373 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:09:59.682682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.682711 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:09:59.688019 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.688034 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:09:59.693244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.693260 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:09:59.693271 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:09:59.703905 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:09:59.714627 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:09:59.725365 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:09:59.941976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.942030 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:09:59.947330 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.947356 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:09:59.952660 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.952690 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:09:59.957878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:09:59.957893 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:09:59.957903 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:09:59.957920 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:09:59.957932 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:09:59.957945 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:09:59.958388 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:59.958935 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:59.959477 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:59.960021 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:09:59.960139 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:09:59.960957 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.060205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.061030 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.160577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.161832 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.260960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.262158 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.361276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.362544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.461363 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.462950 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.561745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.563017 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.661840 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.663439 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.762212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.765321 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:00.765356 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:00.765377 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:00.765397 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:00.765807 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.765839 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:00.765866 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:00.765889 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:00.767232 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:00.767259 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:00.767284 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:00.770813 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:00.817862 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:00.818267 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:00.818299 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:00.818322 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:00.819224 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:00.820230 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:00.821238 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:00.822249 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:00.822382 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:00.822801 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:00.823616 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:00.824409 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:00.825186 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:00.825959 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:00.825977 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:00.869182 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:00.869657 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.869703 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.970003 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:00.970044 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:00.970066 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:00.970089 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:00.970116 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:00.970140 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:00.971479 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:00.971881 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:00.971921 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:00.975518 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:01.022250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:01.022690 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:01.022729 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:01.022753 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:01.023651 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:01.024663 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:01.025669 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:01.026672 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:01.026807 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:01.027224 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:01.028039 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:01.028827 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:01.029602 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:01.030374 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:01.030392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:01.073570 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:01.079802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.079840 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.085145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.085162 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.090348 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.090363 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.095547 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.095562 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.095574 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:10:01.106167 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:10:01.116867 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:10:01.127652 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:10:01.345286 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.345346 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.350643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.350660 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.355855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.355872 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.361069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.361085 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:01.361097 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:01.371692 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:01.382450 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:01.393218 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:01.579521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.579583 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:01.584875 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.584895 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:01.590103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.590125 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:01.595345 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.595360 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:01.595371 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:01.606020 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:01.616735 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:01.627475 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:01.844249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.844309 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:01.849610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.849627 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:01.854815 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.854830 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:01.860014 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:01.860029 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:01.860040 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:01.870676 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:01.881380 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:01.892147 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:02.108991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:02.109058 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:02.114343 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:02.114360 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:02.119548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:02.119563 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:02.124753 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:02.124768 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:02.124779 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:02.124795 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:02.124808 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:02.124821 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:02.125277 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:02.125822 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:02.126366 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:02.126909 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:02.127027 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:02.127405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.227181 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.227628 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.327356 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.327801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.427617 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.428061 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.527712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.528173 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.627815 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.628234 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.727977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.728392 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.828373 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.828817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.928574 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:02.929018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:03.028960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:03.029418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:03.129073 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:03.129111 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:03.129132 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:03.129546 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:03.129588 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:03.129612 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:03.130953 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:03.130988 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:03.131015 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:03.134555 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:03.181720 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:03.182151 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:03.182190 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:03.182214 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:03.183114 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:03.184122 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:03.185150 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:03.186157 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:03.186292 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:03.186694 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:03.187504 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:03.188300 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:03.189097 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:03.189888 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:03.189918 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:03.233184 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:03.443132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.443183 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:03.448469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.448494 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:03.453787 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.453818 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:03.459024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.459040 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:03.459051 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:03.469722 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:03.480504 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:03.491235 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:03.707841 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.707910 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:03.713265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.713296 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:03.718593 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.718608 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:03.723809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.723838 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:03.723851 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:03.734509 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:03.745243 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:03.755983 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:03.972844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.972903 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:03.978248 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.978278 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:03.983585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.983600 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:03.988805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:03.988821 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:03.988833 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:03.999475 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:04.010185 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:04.020947 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:04.237608 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:04.237673 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:04.243124 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:04.243159 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:04.248476 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:04.248492 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:04.253681 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:04.253696 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:04.253707 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:04.253724 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:04.253737 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:04.253750 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:04.254191 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:04.254738 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:04.255282 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:04.255826 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:04.255945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:04.256324 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.356308 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.356735 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.456574 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.457468 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.556906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.557746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.657238 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.658501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.757664 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.758855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.857953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.859238 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.958082 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:04.959639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:05.058264 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:05.059956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:05.158712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:05.160267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:05.259095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:05.259136 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:05.259157 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:05.259555 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:05.259597 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:05.259621 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:05.260966 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:05.264077 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:05.264107 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:10:05.264128 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:05.264147 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:05.264194 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:05.264222 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:05.267744 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:05.267771 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:05.267797 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:05.267820 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:05.269160 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:05.269558 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:05.269590 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:05.273113 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:05.311609 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:05.312039 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:05.312078 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:05.312102 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:05.313002 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.314008 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.315009 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.316016 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.316166 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:05.318094 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:05.318901 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:05.319684 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:05.320467 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:05.321258 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:05.321280 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:05.322161 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:05.364990 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:05.365428 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:05.365467 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:05.365512 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:05.366415 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.367422 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.368454 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.369464 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:05.369600 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:05.369628 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:05.370422 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:05.371211 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:05.372000 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:05.372786 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:05.372807 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:05.416527 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:05.579509 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.579551 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:05.584878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.584894 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:05.590092 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.590120 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:05.595315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.595330 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:05.595341 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:05.605993 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:05.616718 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:05.627457 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:05.844059 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.844119 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:05.849426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.849449 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:05.854677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.854698 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:05.859913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:05.859931 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:05.859943 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:05.870578 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:05.881335 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:05.892115 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:06.109039 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.109107 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:06.114394 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.114410 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:06.119645 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.119660 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:06.124836 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.124850 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:06.124861 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:06.135517 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:06.146218 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:06.156955 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:06.373698 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.373757 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:06.379069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.379099 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:06.384279 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.384295 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:06.389503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:06.389517 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:06.389527 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:06.389544 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:06.389557 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:06.389570 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:06.390010 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:06.390553 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:06.391095 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:06.391636 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:06.391755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:06.392564 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.491980 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.492812 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.592198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.593519 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.692590 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.693823 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.792711 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.794007 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.892815 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.894418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.993205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:06.994532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.093423 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.094651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.193570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.195237 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.293967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.295566 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.394340 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:07.394380 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:07.394402 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:07.394818 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:07.394861 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:07.394885 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:07.396223 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:07.397089 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:07.397126 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:07.400640 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:07.446810 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:07.447264 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:07.447305 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:07.447330 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:07.448230 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:07.449236 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:07.450233 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:07.451227 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:07.451358 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:07.451777 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:07.452603 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:07.453393 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:07.454177 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:07.454962 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:07.454983 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:07.498249 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:07.708194 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.708243 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:07.713570 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.713587 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:07.718781 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.718797 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:07.723989 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.724005 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:07.724016 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:07.734588 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:07.745203 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:07.755819 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:07.972472 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.972514 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:07.977855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.977872 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:07.983104 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.983121 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:07.988324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:07.988340 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:07.988351 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:07.998956 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:08.009611 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:08.020248 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:08.236778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.236819 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:08.242041 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.242058 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:08.247277 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.247294 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:08.252512 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.252534 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:08.252547 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:08.263124 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:08.273747 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:08.284400 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:08.501030 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.501090 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:08.506391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.506408 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:08.511604 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.511620 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:08.516815 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:08.516831 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:08.516841 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:08.516858 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:08.516871 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:08.516884 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:08.517325 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:08.517893 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:08.518437 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:08.518985 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:08.519107 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:08.519494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.619507 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.619951 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.719862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.720739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.820127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.820937 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.920476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:08.921739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.020816 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.022024 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.121094 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.122346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.221379 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.222580 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.321785 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.323043 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.422037 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.423239 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.522106 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:09.522152 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:09.522174 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:09.522567 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:09.522605 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:09.522630 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:09.523979 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:09.524839 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:09.524875 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:09.528445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:09.574604 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:09.575013 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:09.575048 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:09.575072 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:09.575975 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:09.576990 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:09.578006 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:09.579011 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:09.579147 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:09.579547 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:09.580386 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:09.581191 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:09.581991 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:09.582785 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:09.582809 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:09.625710 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:09.835822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:09.835859 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:09.841155 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:09.841176 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:09.846419 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:09.846439 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:09.851643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:09.851658 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:09.851670 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:09.862268 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:09.872889 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:09.883514 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:10.100066 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.100110 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:10.105417 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.105434 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:10.110616 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.110635 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:10.115846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.115862 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:10.115873 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:10.126466 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:10.137079 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:10.147727 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:10.161867 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:10.161902 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:10.161930 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:10.161963 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:10.161988 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:10.162017 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:10.162040 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:10.163378 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:10.163799 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:10.163872 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:10.167417 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:10.214217 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:10.214627 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:10.214663 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:10.214687 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:10.215586 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:10.216607 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:10.217622 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:10.218628 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:10.218765 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:10.219161 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:10.219975 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:10.220776 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:10.221556 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:10.222330 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:10.222349 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:10.265201 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:10.364517 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.364554 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:10.369909 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.369937 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:10.375211 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.375226 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:10.380428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.380444 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:10.380456 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:10.391069 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:10.401707 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:10.412388 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:10.628878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.628917 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:10.634240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.634267 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:10.639561 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.639574 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:10.644754 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:10.644768 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:10.644778 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:10.644794 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:10.644806 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:10.644819 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:10.645258 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:10.645800 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:10.646340 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:10.646881 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:10.646998 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:10.647375 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:10.747289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:10.747755 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:10.847445 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:10.847888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:10.947643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:10.948073 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.047961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.048391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.148286 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.148706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.248508 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.248950 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.348905 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.349320 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.449188 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.449634 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.549512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.549934 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.649590 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:11.649658 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:11.649682 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:11.650102 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:11.650146 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:11.650170 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:11.651517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:11.651546 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:11.651571 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:11.655096 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:11.702129 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:11.702561 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:11.702600 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:11.702624 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:11.703525 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:11.704526 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:11.705529 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:11.706526 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:11.706656 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:11.707076 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:11.707889 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:11.708680 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:11.709468 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:11.710253 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:11.710294 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:11.753468 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:11.963485 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:11.963526 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:11.968831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:11.968846 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:11.974027 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:11.974042 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:11.979221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:11.979235 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:11.979246 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:11.989856 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:12.000570 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:12.011350 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:12.227990 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.228038 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:12.233320 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.233342 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:12.238607 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.238623 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:12.243809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.243824 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:12.243835 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:12.254440 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:12.265062 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:12.275705 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:12.492308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.492355 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:12.497716 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.497746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:12.503029 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.503044 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:12.508236 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.508252 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:12.508264 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:12.518844 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:12.529456 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:12.540112 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:12.756894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.756939 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:12.762253 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.762280 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:12.767581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.767597 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:12.772805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:12.772821 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:12.772832 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:12.772853 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:12.772871 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:12.772884 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:12.773327 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:12.773875 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:12.774422 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:12.774970 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:12.775092 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:12.775933 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:12.875499 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:12.876292 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:12.975887 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:12.977133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.076300 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.077479 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.176745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.177992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.276896 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.278064 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.377290 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.378531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.477383 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.478947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.577543 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.579163 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.677926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.679503 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.778168 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:13.778208 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:13.778230 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:13.778621 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:13.778658 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:13.778682 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:13.780031 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:13.780871 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:13.780905 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:13.784445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:13.830568 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:13.830977 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:13.831011 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:13.831035 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:13.831936 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:13.832954 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:13.833964 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:13.834973 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:13.835108 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:13.835498 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:13.836310 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:13.837112 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:13.837937 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:13.838735 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:13.838759 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:13.881595 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:14.091595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.091642 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:14.096999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.097028 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:14.102257 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.102277 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:14.107485 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.107502 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:14.107514 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:14.118094 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:14.128706 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:14.139335 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:14.355980 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.356027 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:14.361549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.361578 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:14.366874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.366889 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:14.372083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.372102 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:14.372114 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:14.382720 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:14.393338 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:14.403975 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:14.620605 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.620645 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:14.625999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.626029 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:14.631355 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.631371 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:14.636558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.636573 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:14.636585 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:14.647177 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:14.657798 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:14.668422 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:14.682552 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:14.682586 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:14.682607 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:14.682627 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:14.682650 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:14.682678 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:14.682701 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:14.684045 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:14.684438 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:14.684474 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:14.688007 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:14.734666 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:14.735075 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:14.735140 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:14.735166 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:14.736071 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:14.737098 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:14.738110 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:14.739118 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:14.739252 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:14.739648 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:14.740461 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:14.741276 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:14.742075 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:14.742873 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:14.742896 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:14.785716 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:14.884989 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.885025 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:14.890307 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.890326 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:14.895564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.895584 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:14.900800 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:14.900815 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:14.900825 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:14.900840 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:14.900852 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:14.900864 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:14.901304 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:14.901850 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:14.902395 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:14.902940 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:14.903060 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:14.903435 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.003477 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.003536 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.103762 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.103812 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.203836 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.204263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.304209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.304636 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.404500 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.404924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.504605 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.505044 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.604730 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.605176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.705199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.705625 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.805394 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.805821 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.905482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:15.905523 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:15.905544 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:15.905935 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:15.905972 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:15.905996 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:15.907341 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:15.907368 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:15.907393 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:15.910928 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:15.958049 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:15.958456 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:15.958489 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:15.958512 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:15.959411 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:15.960443 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:15.961457 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:15.962460 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:15.962594 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:15.962989 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:15.963800 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:15.964612 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:15.965414 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:15.966207 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:15.966230 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:16.009042 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:16.219428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.219491 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:16.224824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.224841 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:16.230035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.230051 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:16.235260 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.235276 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:16.235287 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:16.245887 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:16.256581 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:16.267356 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:16.483994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.484058 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:16.489420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.489451 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:16.494684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.494698 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:16.499874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.499889 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:16.499900 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:16.510553 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:16.521336 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:16.532113 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:16.748884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.748944 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:16.754231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.754248 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:16.759426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.759439 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:16.764580 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:16.764598 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:16.764610 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:16.775229 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:16.785908 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:16.796625 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:17.013369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:17.013437 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:17.018735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:17.018751 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:17.023950 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:17.023964 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:17.029144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:17.029159 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:17.029169 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:17.029186 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:17.029199 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:17.029212 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:17.029652 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:17.030195 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:17.030735 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:17.031292 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:17.031410 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:17.032250 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.131785 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.132595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.231980 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.233243 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.332198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.333415 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.432517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.433795 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.532804 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.534021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.632966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.634308 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.733380 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.734590 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.833671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.834965 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.934116 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:17.935312 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:18.034460 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:18.034506 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:18.034528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:18.034942 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:18.034985 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:18.035009 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:18.036352 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:18.037215 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:18.037257 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:18.040775 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:18.086985 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:18.087415 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:18.087451 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:18.087474 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:18.088387 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:18.089392 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:18.090388 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:18.091384 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:18.091515 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:18.091930 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:18.092742 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:18.093532 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:18.094317 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:18.095100 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:18.095121 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:18.138405 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:18.348452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.348488 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:18.353750 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.353773 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:18.359033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.359047 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:18.364237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.370187 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:18.370234 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:18.380939 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:18.391705 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:18.402495 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:18.619085 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.619145 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:18.624484 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.624513 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:18.629805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.629820 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:18.634999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.635014 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:18.635025 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:18.645680 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:18.656397 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:18.667155 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:18.883986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.884046 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:18.889370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.889399 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:18.894656 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.894672 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:18.899854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:18.899867 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:18.899879 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:18.910535 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:18.921322 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:18.932106 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:18.945969 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:18.946029 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:18.946052 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:18.946073 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:18.946542 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:18.946573 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:18.946596 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:18.947927 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:18.948320 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:18.948360 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:18.951859 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:18.998774 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:18.999207 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:18.999247 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:18.999271 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:19.000171 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:19.001196 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:19.002194 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:19.003190 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:19.003322 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:19.003717 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:19.004528 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:19.005322 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:19.006106 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:19.006889 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:19.006910 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:19.050172 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:19.149065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:19.149105 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:19.154424 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:19.154450 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:19.159663 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:19.159678 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:19.164873 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:19.164889 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:19.164899 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:19.164916 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:19.164928 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:19.164941 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:19.165381 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:19.165923 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:19.166465 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:19.167006 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:19.167124 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:19.167502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.267361 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.267810 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.367683 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.368127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.467985 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.468408 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.568354 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.568796 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.668513 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.668969 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.768640 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.769074 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.868995 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.869442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.969214 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:19.969661 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:20.069359 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:20.069817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:20.169559 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:20.169601 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:20.169622 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:20.170037 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:20.170080 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:20.170104 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:20.171440 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:20.171485 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:20.171512 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:20.175033 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:20.222190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:20.222624 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:20.222664 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:20.222688 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:20.223587 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:20.224608 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:20.225612 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:20.226607 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:20.226737 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:20.227154 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:20.227966 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:20.228774 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:20.229545 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:20.230313 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:20.230329 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:20.273563 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:20.483273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.483306 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:20.488567 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.488588 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:20.493829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.493843 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:20.499033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.499047 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:20.499058 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:20.509687 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:20.520402 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:20.531167 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:20.747932 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.747992 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:20.753311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.753340 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:20.758674 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.758689 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:20.763866 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:20.763880 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:20.763892 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:20.774513 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:20.785239 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:20.796014 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:21.012597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.012665 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:21.017984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.018014 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:21.023300 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.023315 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:21.028508 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.028523 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:21.028546 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:21.039155 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:21.049866 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:21.060572 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:21.277482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.277546 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:21.282876 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.282906 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:21.288173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.288189 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:21.293367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:21.293384 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:21.293394 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:21.293411 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:21.293423 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:21.293436 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:21.293876 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:21.294419 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:21.294960 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:21.295500 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:21.295618 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:21.296454 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.395894 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.396701 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.496091 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.497374 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.596452 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.597667 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.696671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.697959 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.796880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.798097 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.897039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.898711 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.997261 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:21.998871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:22.097339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:22.099403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:22.197582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:22.199591 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:22.297954 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:22.297994 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:22.298015 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:22.298430 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:22.298471 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:22.298515 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:22.299854 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:22.300694 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:22.300733 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:22.304250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:22.350445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:22.350880 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:22.350919 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:22.350943 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:22.351841 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:22.352844 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:22.353850 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:22.354847 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:22.354977 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:22.355395 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:22.356223 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:22.357011 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:22.357779 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:22.358552 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:22.358570 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:22.401876 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:22.611548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.611582 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:22.616844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.616866 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:22.622122 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.622137 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:22.627329 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.627343 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:22.627354 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:22.637973 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:22.648719 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:22.659500 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:22.876252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.876312 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:22.881642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.881673 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:22.886947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.886962 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:22.892142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:22.892164 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:22.892178 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:22.902786 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:22.913555 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:22.924343 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:23.140955 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.141023 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:23.146348 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.146377 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:23.151677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.151703 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:23.156886 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.156902 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:23.156913 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:23.167547 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:23.178278 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:23.189034 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:23.405631 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.405696 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:23.411026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.411056 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:23.416367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.416383 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:23.421576 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.421590 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:23.421601 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:23.421617 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:23.421630 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:23.421642 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:23.422084 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:23.422627 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:23.423167 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:23.423708 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:23.423826 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:23.424632 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.524212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.525047 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.624400 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.627509 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:23.627539 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:23.627560 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:23.627580 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:23.627971 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:23.628007 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:23.628031 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:23.629368 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:23.629407 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.629432 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:23.629457 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:23.632981 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:23.680015 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:23.680424 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:23.680462 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:23.680487 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:23.681380 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:23.682382 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:23.683376 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:23.684379 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:23.684513 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:23.684958 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:23.685768 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:23.686555 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:23.687339 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:23.688120 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:23.688141 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:23.731355 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:23.731808 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.731853 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.831890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.832322 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.932036 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.932492 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:23.941369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.941401 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:23.946653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.946677 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:23.951943 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.951958 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:23.957139 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:23.957154 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:23.957166 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:10:23.967823 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:10:23.978622 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:10:23.989406 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:10:24.032486 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.032973 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.132663 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.133128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.206295 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.206339 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:24.211655 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.211684 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:24.216958 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.216972 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:24.222152 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.222166 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:24.222177 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:10:24.232797 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:10:24.243555 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:10:24.254321 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:10:24.265967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.266040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.366133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.366189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.466850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:24.466900 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:24.466941 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:24.466966 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:24.466995 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:24.467019 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:24.468356 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:24.468781 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:24.468823 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:24.472345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:24.518885 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:24.519347 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:24.519389 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:24.519414 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:24.520335 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:24.521341 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:24.522336 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:24.523330 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:24.523460 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:24.523874 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:24.524689 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:24.525480 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:24.526264 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:24.527047 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:24.527068 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:24.570354 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:24.779805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.779845 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:24.785156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.785183 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:24.790391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.790404 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:24.795581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:24.795595 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:24.795606 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:24.806219 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:24.816947 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:24.827726 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:25.044660 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.044729 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:25.050045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.050073 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:25.055329 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.055343 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:25.060518 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.060532 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:25.060544 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:25.071194 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:25.081929 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:25.092669 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:25.309464 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.309544 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:25.314864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.314894 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:25.320155 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.320169 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:25.325346 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.325360 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:25.325371 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:25.336028 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:25.346780 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:25.357570 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:25.574183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.574242 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:25.579559 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.579586 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:25.584851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.584865 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:25.590040 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:25.590054 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:25.590064 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:25.590081 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:25.590094 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:25.590106 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:25.590547 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:25.591089 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:25.591630 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:25.592171 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:25.592292 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:25.593526 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.692417 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.693633 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.792725 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.794456 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.892977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.894571 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.993175 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:25.995294 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.093313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.095688 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.193461 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.196319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.293640 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.296752 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.393977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.396875 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.494359 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.497098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.594470 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:26.594510 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:26.594531 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:26.594945 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:26.594987 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:26.595011 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:26.596347 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:26.598061 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:26.598102 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:26.601641 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:26.647150 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:26.647580 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:26.647619 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:26.647642 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:26.648549 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:26.649553 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:26.650549 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:26.651545 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:26.651676 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:26.652097 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:26.652917 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:26.653694 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:26.654467 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:26.655239 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:26.655256 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:26.698536 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:26.908103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:26.908143 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:26.913407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:26.913427 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:26.918632 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:26.918652 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:26.923856 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:26.923869 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:26.923880 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:26.934521 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:26.945294 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:26.956076 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:27.172848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.172916 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:27.178216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.178233 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:27.183446 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.183460 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:27.188628 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.188642 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:27.188654 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:27.199294 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:27.210004 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:27.220731 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:27.437572 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.437632 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:27.442930 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.442946 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:27.448128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.448142 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:27.453326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.453340 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:27.453351 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:27.464006 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:27.474793 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:27.485581 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:27.702339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.702398 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:27.707692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.707708 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:27.712890 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.712904 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:27.718080 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:27.718094 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:27.718104 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:27.718121 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:27.718133 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:27.718146 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:27.718587 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:27.719133 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:27.719674 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:27.720215 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:27.720334 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:27.721162 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:27.820732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:27.821560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:27.921137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:27.922422 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.021476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.022715 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.121675 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.122955 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.221999 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.223218 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.322337 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.323614 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.422700 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.423914 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.523154 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.524416 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.623532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.624726 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.723729 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:28.723767 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:28.723788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:28.724199 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:28.724242 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:28.724266 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:28.725598 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:28.728283 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:28.728310 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/  9mV
2023-04-27 06:10:28.728331 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:28.728350 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:28.728768 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:28.728809 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:28.732337 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:28.732367 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:28.732393 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:28.732429 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:28.733719 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:28.733732 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:28.733745 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:28.737193 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:28.776303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:28.776738 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:28.776778 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:28.776802 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:28.777698 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.778697 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.779693 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.780703 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.780841 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:28.782414 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:28.783225 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:28.784011 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:28.784789 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:28.785557 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:28.785571 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:28.786439 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:28.829332 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:28.829797 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:28.829840 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:28.829865 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:28.830764 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.831784 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.832786 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.833787 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:28.833919 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:28.833945 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:28.834741 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:28.835527 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:28.836329 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:28.837119 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:28.837140 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:28.880858 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:29.043781 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.043827 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:29.049114 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.049140 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:29.054405 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.054419 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:29.059615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.059629 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:29.059640 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:29.070291 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:29.081081 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:29.091863 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:29.308472 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.308531 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:29.313859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.313887 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:29.319183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.319197 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:29.324378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.324392 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:29.324403 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:29.335047 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:29.345839 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:29.356570 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:29.573160 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.573219 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:29.578536 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.578564 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:29.583848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.583862 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:29.589042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.589056 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:29.589068 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:29.599726 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:29.610479 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:29.621261 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:29.837922 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.837972 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:29.843240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.843263 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:29.848520 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.848534 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:29.853757 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:29.853773 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:29.853783 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:29.853800 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:29.853812 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:29.853825 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:29.854264 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:29.854807 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:29.855348 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:29.855888 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:29.856006 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:29.856814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:29.956060 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:29.956894 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.056360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.057652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.156658 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.157880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.256906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.258596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.356976 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.358962 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.457200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.459263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.557343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.559324 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.657579 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.660012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.757924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.760281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.858086 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:30.858126 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:30.858147 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:30.858566 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:30.858608 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:30.858631 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:30.859966 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:30.860801 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:30.860837 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:30.864442 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:30.910703 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:30.911135 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:30.911174 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:30.911216 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:30.912115 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:30.913121 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:30.914124 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:30.915122 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:30.915252 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:30.915671 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:30.916491 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:30.917282 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:30.918066 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:30.918850 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:30.918871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:30.962055 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:31.171933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.171974 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:31.177246 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.177274 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:31.182539 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.182555 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:31.187744 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.187757 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:31.187768 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:31.198395 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:31.209158 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:31.219916 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:31.436835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.436895 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:31.442215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.442244 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:31.447544 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.447558 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:31.452757 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.452773 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:31.452784 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:31.463406 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:31.474142 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:31.484912 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:31.701601 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.701661 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:31.706982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.707011 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:31.712288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.712304 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:31.717482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.717496 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:31.717507 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:31.728168 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:31.738939 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:31.749754 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:31.966532 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.966591 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:31.971910 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.971938 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:31.977230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.977247 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:31.982438 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:31.982463 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:31.982483 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:31.982520 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:31.982538 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:31.982552 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:31.982994 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:31.983535 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:31.984075 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:31.984619 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:31.984741 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:31.985549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.085069 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.085917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.185420 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.186711 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.285757 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.286981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.386029 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.387319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.486413 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.487625 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.586702 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.587982 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.686771 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.688382 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.786904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.788582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.887011 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.888978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.987283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:32.987324 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:32.987345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:32.987761 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:32.987803 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:32.987826 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:32.989170 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:32.990037 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:32.990075 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:32.993592 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:33.039911 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:33.040343 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:33.040383 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:33.040408 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:33.041304 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.042303 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.043300 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.044298 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.044433 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:33.044848 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:33.045656 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:33.046436 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:33.047215 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:33.047990 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:33.048009 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:33.091291 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:33.300842 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.300877 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:33.306138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.306161 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:33.311412 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.311426 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:33.316580 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.316595 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:33.316607 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:33.327257 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:33.337986 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:33.348729 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:33.565387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.565461 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:33.570959 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.570994 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:33.576296 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.576312 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:33.581507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.581522 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:33.581534 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:33.592189 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:33.602980 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:33.613781 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:33.627653 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:33.627712 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:33.627735 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:33.627756 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:33.628227 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:33.628262 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:33.628286 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:33.629616 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:33.630033 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:33.630075 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:33.633587 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:33.680241 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:33.680677 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:33.680717 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:33.680741 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:33.681637 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.682634 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.683631 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.684626 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:33.684763 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:33.685185 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:33.685995 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:33.686781 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:33.687564 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:33.688350 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:33.688379 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:33.731652 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:33.830488 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.830529 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:33.835848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.835876 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:33.841100 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.841116 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:33.846298 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:33.846312 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:33.846323 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:33.856947 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:33.867700 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:33.878482 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:34.095190 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:34.095246 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:34.100514 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:34.100539 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:34.105796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:34.105810 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:34.111018 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:34.111033 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:34.111043 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:34.111059 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:34.111072 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:34.111084 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:34.111525 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:34.112067 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:34.112609 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:34.113153 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:34.113271 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:34.113649 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.213575 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.214022 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.313929 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.314397 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.414064 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.414512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.514358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.514803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.614444 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.614887 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.714809 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.715253 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.815108 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.815551 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.915208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:34.915651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:35.015561 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:35.016012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:35.115976 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:35.116015 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:35.116035 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:35.116428 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:35.116469 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:35.116493 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:35.117824 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:35.117848 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:35.117872 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:35.121385 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:35.168495 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:35.168932 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:35.168971 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:35.168995 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:35.169891 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:35.170888 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:35.171885 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:35.172885 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:35.173023 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:35.173438 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:35.174249 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:35.175035 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:35.175817 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:35.176621 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:35.176640 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:35.219929 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:35.429607 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.429644 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:35.434924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.434947 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:35.440216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.440250 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:35.445447 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.445461 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:35.445472 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:35.456114 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:35.466900 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:35.477678 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:35.694500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.694560 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:35.699887 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.699915 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:35.705207 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.705223 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:35.710401 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.710415 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:35.710426 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:35.721069 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:35.731853 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:35.742632 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:35.959290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.959350 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:35.964701 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.964730 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:35.970005 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.970021 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:35.975203 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:35.975218 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:35.975229 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:35.985877 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:35.996577 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:36.007365 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:36.224217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:36.224277 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:36.229596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:36.229624 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:36.234911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:36.234925 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:36.240122 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:36.240137 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:36.240153 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:36.240172 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:36.240185 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:36.240198 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:36.240639 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:36.241182 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:36.241723 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:36.242262 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:36.242380 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:36.243188 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.342473 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.343346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.442931 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.444211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.543377 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.544602 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.643705 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.645015 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.744117 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.745356 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.844339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.845621 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.944510 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:36.945736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:37.044662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:37.046339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:37.144806 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:37.146423 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:37.245152 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:37.245192 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:37.245213 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:37.245628 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:37.245670 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:37.245694 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:37.247028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:37.247890 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:37.247925 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:37.251455 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:37.297817 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:37.298248 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:37.298287 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:37.298310 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:37.299209 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:37.300227 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:37.301235 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:37.302230 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:37.302359 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:37.308632 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:37.309487 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:37.310280 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:37.311065 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:37.311851 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:37.311874 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:37.355250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:37.564839 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.564880 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:37.570141 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.570162 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:37.575397 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.575418 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:37.580578 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.580593 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:37.580604 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:37.591252 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:37.601973 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:37.612695 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:37.829270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.829330 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:37.834620 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.834636 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:37.839816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.839831 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:37.845013 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:37.845028 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:37.845040 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:37.855669 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:37.866398 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:37.877182 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:38.093923 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.093991 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:38.099269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.099288 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:38.104476 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.104494 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:38.109676 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.109690 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:38.109701 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:38.120354 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:38.131122 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:38.141863 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:38.358379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.358438 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:38.363738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.363754 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:38.368929 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.368945 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:38.374157 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.374172 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:38.374183 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:38.374199 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:38.374212 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:38.374224 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:38.374665 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:38.375208 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:38.375750 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:38.376293 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:38.376413 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:38.379422 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:38.379436 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:38.379447 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:38.379457 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:38.379469 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:38.379483 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:38.379495 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:38.380784 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:38.380809 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.381179 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:38.381196 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:38.384644 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:38.431286 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:38.431719 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:38.431759 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:38.431783 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:38.432682 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:38.433689 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:38.434685 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:38.435679 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:38.435809 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:38.436193 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:38.437009 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:38.437786 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:38.438558 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:38.439329 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:38.439346 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:38.482628 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:38.483106 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.483153 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.583361 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.583413 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.683714 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.683763 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.692275 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.692310 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:38.697607 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.697621 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:38.702801 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.702816 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:38.708012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:38.708027 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:38.708038 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:10:38.718688 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:10:38.729445 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:10:38.740231 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:10:38.783917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.783993 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.884099 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.884169 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.984194 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:38.984647 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.084561 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.085018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.184931 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.185378 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.285217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.285660 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.385437 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:39.385478 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:39.385499 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:39.385912 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:39.385955 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:39.385979 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:39.387312 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:39.387337 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:39.387361 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:39.390903 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:39.438002 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:39.438433 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:39.438469 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:39.438493 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:39.439388 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:39.440394 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:39.441396 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:39.442392 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:39.442522 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:39.442937 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:39.443746 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:39.444522 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:39.445298 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:39.446071 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:39.446088 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:39.489320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:39.699247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.699283 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:39.704547 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.704570 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:39.709854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.709881 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:39.715103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.715118 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:39.715129 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:39.725725 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:39.736503 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:39.747277 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:39.963980 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.964039 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:39.969368 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.969397 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:39.974631 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.974647 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:39.979832 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:39.979846 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:39.979857 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:39.990473 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:40.001237 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:40.012013 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:40.228714 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.228773 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:40.234091 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.234120 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:40.239415 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.239429 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:40.244580 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.244595 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:40.244607 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:40.255254 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:40.265982 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:40.276722 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:40.493594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.493653 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:40.498967 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.498994 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:40.504266 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.504282 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:40.509462 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:40.509477 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:40.509487 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:40.509504 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:40.509517 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:40.509529 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:40.509971 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:40.510514 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:40.511053 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:40.511593 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:40.511711 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:40.512963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.611814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.613012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.712228 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.713918 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.812461 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.814029 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.912851 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:40.914538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.013295 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.014856 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.113491 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.115550 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.213928 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.215894 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.314342 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.316398 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.414456 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.416777 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.514834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:41.514873 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:41.514894 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:41.515286 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:41.515322 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:41.515346 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:41.516694 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:41.517989 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:41.518022 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:41.521562 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:41.567389 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:41.567795 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:41.567829 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:41.567853 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:41.568774 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:41.569799 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:41.570809 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:41.571812 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:41.571946 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:41.572337 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:41.573152 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:41.573954 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:41.574752 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:41.575547 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:41.575570 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:41.618421 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:41.828689 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:41.828725 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:41.834039 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:41.834081 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:41.839373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:41.839393 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:41.844583 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:41.844598 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:41.844610 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:41.855214 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:41.865836 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:41.876499 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:42.092992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.093038 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:42.098391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.098420 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:42.103706 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.103726 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:42.108919 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.108934 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:42.108946 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:42.119525 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:42.130164 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:42.140806 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:42.357390 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.357440 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:42.362950 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.362984 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:42.368278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.368292 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:42.373468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.373482 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:42.373493 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:42.384140 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:42.394917 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:42.405707 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:42.622232 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.622292 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:42.627615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.627645 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:42.632911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.632926 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:42.638104 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:42.638118 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:42.638128 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:42.638145 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:42.638157 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:42.638170 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:42.638609 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:42.639152 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:42.639694 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:42.640235 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:42.640358 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:42.641165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:42.740533 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:42.741367 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:42.840892 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:42.844016 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:42.844048 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:10:42.844069 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:42.844088 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:42.844519 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:42.844559 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:42.844586 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:42.844609 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:42.845940 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:42.845965 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:42.845990 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:42.849506 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:42.896471 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:42.896904 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:42.896944 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:42.896968 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:42.897863 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:42.898863 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:42.899860 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:42.900873 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:42.901012 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:42.901434 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:42.902246 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:42.903034 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:42.903818 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:42.904605 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:42.904634 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:42.947924 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:42.948376 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:42.948424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.048593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.048656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.148848 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.148904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.248977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.249029 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.349306 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.349358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.449722 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.449773 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.549923 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.549972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.650148 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:43.650190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:43.650211 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:43.650234 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:43.650261 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:43.650284 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:43.651617 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:43.652035 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:43.652076 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:43.655603 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:43.702248 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:43.702681 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:43.702721 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:43.702745 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:43.703641 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:43.704655 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:43.705659 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:43.706655 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:43.706785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:43.707202 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:43.708014 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:43.708816 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:43.709605 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:43.710390 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:43.710411 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:43.753762 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:43.963217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:43.963258 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:43.968521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:43.968541 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:43.973770 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:43.973788 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:43.979008 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:43.979024 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:43.979035 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:43.989668 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:44.000460 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:44.011246 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:44.227924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.227984 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:44.233281 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.233297 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:44.238474 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.238489 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:44.243673 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.243687 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:44.243699 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:44.254324 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:44.265092 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:44.275900 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:44.492432 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.492492 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:44.497793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.497810 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:44.502986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.503000 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:44.508179 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.508195 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:44.508206 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:44.518831 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:44.529586 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:44.540359 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:44.757022 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.757081 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:44.762353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.762371 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:44.767546 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.767560 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:44.772747 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:44.772762 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:44.772772 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:44.772789 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:44.772801 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:44.772814 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:44.773274 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:44.773816 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:44.774358 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:44.774899 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:44.775017 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:44.775824 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:44.875303 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:44.876135 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:44.975432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:44.976719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.075822 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.077031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.176051 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.177345 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.276454 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.277669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.376810 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.378095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.476882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.478490 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.577285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.578570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.677417 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.679023 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.777754 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:45.777796 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:45.777817 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:45.778243 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:45.778286 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:45.778309 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:45.779642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:45.780498 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:45.780543 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:45.784115 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:45.830472 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:45.830902 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:45.830941 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:45.830964 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:45.831862 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:45.832875 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:45.833880 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:45.834877 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:45.835006 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:45.835423 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:45.836234 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:45.837027 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:45.837810 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:45.838591 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:45.838612 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:45.881928 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:46.091452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.091504 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:46.096819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.096848 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:46.102063 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.102078 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:46.107256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.107270 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:46.107281 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:46.117897 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:46.128570 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:46.139342 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:46.356112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.356179 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:46.361502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.361532 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:46.366800 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.366814 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:46.371995 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.372010 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:46.372034 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:46.382691 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:46.393450 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:46.404236 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:46.621148 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.621208 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:46.626533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.626562 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:46.631845 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.631859 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:46.637053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.637069 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:46.637080 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:46.647725 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:46.658473 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:46.669251 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:46.885937 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.885996 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:46.891328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.891358 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:46.896630 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.896646 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:46.901823 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:46.901837 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:46.901847 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:46.901864 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:46.901877 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:46.901889 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:46.902329 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:46.902872 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:46.903413 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:46.903954 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:46.904072 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:46.904907 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.004429 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.005267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.104587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.107693 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:47.107724 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:47.107744 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:47.107764 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:47.108201 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.108240 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:47.108267 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:47.108290 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:47.109622 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:47.109646 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:47.109670 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:47.113187 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:47.160189 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:47.160625 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:47.160686 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:47.160712 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:47.161608 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.162607 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.163604 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.164609 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.164749 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:47.165166 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:47.165976 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:47.166763 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:47.167547 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:47.168331 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:47.168356 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:47.211620 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:47.212097 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.212145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.312220 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.312683 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.412578 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.413018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.512681 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.513128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.612849 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.613296 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.713284 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.713736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.813550 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.813998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.913644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:47.913685 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:47.913706 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:47.914119 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:47.914162 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:47.914186 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:47.915517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:47.915541 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:47.915566 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:47.919138 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:47.966249 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:47.966680 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:47.966719 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:47.966763 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:47.967662 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.968664 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.969669 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.970662 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:47.970792 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:47.971210 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:47.972016 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:47.972809 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:47.973591 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:47.974368 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:47.974386 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:48.017713 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:48.227429 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.227462 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:48.232683 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.232704 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:48.237939 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.237958 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:48.243149 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.243164 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:48.243175 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:48.253790 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:48.264566 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:48.275328 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:48.491986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.492045 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:48.497369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.497398 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:48.502649 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.502665 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:48.507843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.507857 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:48.507868 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:48.518524 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:48.529290 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:48.540071 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:48.756596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.756656 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:48.761977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.762006 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:48.767294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.767308 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:48.772485 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:48.772500 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:48.772512 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:48.783162 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:48.793850 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:48.804573 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:49.021362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:49.021430 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:49.026756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:49.026786 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:49.032085 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:49.032101 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:49.037282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:49.037298 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:49.037308 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:49.037325 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:49.037337 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:49.037350 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:49.037790 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:49.038334 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:49.038875 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:49.039414 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:49.039533 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:49.040345 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.139820 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.140604 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.240169 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.241457 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.340548 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.341765 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.440712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.441999 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.540829 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.542442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.641169 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.642841 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.741363 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.742975 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.841739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.843411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.942074 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:49.943676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:50.042241 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:50.042288 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:50.042309 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:50.042722 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:50.042764 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:50.042788 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:50.044125 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:50.045010 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:50.045055 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:50.048572 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:50.094948 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:50.095404 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:50.095444 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:50.095469 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:50.096366 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:50.097374 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:50.098371 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:50.099367 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:50.099498 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:50.099919 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:50.100731 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:50.101524 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:50.102310 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:50.103093 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:50.103113 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:50.146422 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:50.355990 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.356033 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:50.361348 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.361363 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:50.366540 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.366554 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:50.371736 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.371751 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:50.371762 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:50.382393 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:50.393132 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:50.403913 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:50.620595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.620654 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:50.625921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.625938 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:50.631113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.631127 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:50.636313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.636328 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:50.636340 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:50.646985 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:50.657774 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:50.668570 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:50.885199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.885259 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:50.890555 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.890571 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:50.895758 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.895772 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:50.900964 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:50.900980 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:50.900991 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:50.911639 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:50.922409 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:50.933193 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:51.149943 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:51.150029 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:51.155293 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:51.155311 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:51.160503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:51.160519 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:51.165721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:51.165735 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:51.165745 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:51.165762 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:51.165775 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:51.165787 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:51.166229 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:51.166772 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:51.167311 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:51.167851 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:51.167969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:51.168797 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.268200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.269040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.368486 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.371593 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:51.371623 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:51.371643 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:51.371663 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:51.372089 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.372124 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:51.372171 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:51.372206 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:51.373539 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:51.373563 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:51.373587 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:51.377097 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:51.424135 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:51.424576 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:51.424618 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:51.424642 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:51.425537 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:51.426537 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:51.427532 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:51.428551 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:51.428690 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:51.429112 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:51.429921 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:51.430710 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:51.431493 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:51.432277 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:51.432303 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:51.475559 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:51.476034 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.476082 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.576205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.576257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.676598 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.676648 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.776971 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.777025 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.877270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.877319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.977381 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:51.977429 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:52.077719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:52.077777 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:52.178090 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:52.178130 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:52.178150 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:52.178173 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:52.178201 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:52.178224 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:52.179557 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:52.179976 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:52.180017 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:52.183558 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:52.230272 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:52.230704 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:52.230744 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:52.230768 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:52.231665 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:52.232669 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:52.233674 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:52.234668 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:52.234798 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:52.235214 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:52.236028 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:52.236817 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:52.237607 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:52.238391 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:52.238412 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:52.281723 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:52.491188 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.491241 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:52.496679 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.496699 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:52.501881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.501897 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:52.507074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.507088 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:52.507099 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:52.517705 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:52.528498 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:52.539275 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:52.756131 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.756198 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:52.761510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.761528 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:52.766731 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.766746 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:52.771930 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:52.771946 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:52.771957 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:52.782604 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:52.793361 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:52.804148 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:53.021023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.021090 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:53.026373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.026389 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:53.031570 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.031584 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:53.036764 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.036780 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:53.036791 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:53.047421 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:53.058153 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:53.068918 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:53.285799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.285859 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:53.291156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.291172 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:53.296353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.296369 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:53.301547 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:53.301561 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:53.301571 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:53.301588 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:53.301601 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:53.301613 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:53.302054 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:53.302595 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:53.303136 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:53.303678 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:53.303796 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:53.304603 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.403884 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.404718 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.503978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.505234 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.604212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.605435 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.704643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.706315 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.805028 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.806633 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.905122 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:53.906786 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.005556 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.007165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.105758 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.107432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.205965 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.207564 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.306141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:54.306180 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:54.306200 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:54.306614 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:54.306656 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:54.306679 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:54.308015 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:54.308853 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:54.308889 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:54.312411 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:54.358609 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:54.359055 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:54.359094 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:54.359117 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:54.360014 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:54.361034 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:54.362040 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:54.363035 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:54.363166 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:54.363584 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:54.364396 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:54.365187 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:54.365971 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:54.366754 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:54.366775 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:54.410056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:54.619484 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.619544 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:54.624874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.624902 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:54.630116 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.630130 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:54.635308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.635321 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:54.635333 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:54.645976 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:54.656683 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:54.667465 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:54.884113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.884181 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:54.889461 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.889478 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:54.894671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.894686 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:54.899865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:54.899880 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:54.899891 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:54.910526 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:54.921292 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:54.932074 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:55.148839 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.148906 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:55.154216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.154231 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:55.159428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.159443 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:55.164579 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.164593 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:55.164604 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:55.175219 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:55.185938 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:55.196695 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:55.413546 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.413605 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:55.418882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.418899 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:55.424081 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.424096 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:55.429281 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:55.429296 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:55.429306 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:55.429324 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:55.429337 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:55.429350 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:55.429794 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:55.430336 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:55.430875 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:55.431413 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:55.431532 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:55.432341 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.531647 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.532484 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.631808 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.633046 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.732197 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.733432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.832647 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.835767 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:10:55.835799 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:10:55.835820 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:10:55.835840 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:55.836204 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.836243 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:55.836272 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:10:55.836295 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:55.837630 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:55.837654 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:55.837678 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:10:55.841202 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:55.888327 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:55.888767 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:55.888807 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:10:55.888832 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:10:55.889730 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:55.890729 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:55.891724 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:55.892720 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:55.892857 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:55.893278 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:55.894088 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:55.894874 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:55.895659 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:55.896450 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:55.896465 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:55.939632 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:55.942915 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:55.942993 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.043242 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.043316 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.143339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.143790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.243667 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.244127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.344125 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.344597 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.444523 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:56.444571 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:56.444592 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:56.445008 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:56.445051 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:56.445075 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:56.446408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:56.446431 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:56.446456 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:56.449969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:56.497232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:56.497665 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:56.497704 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:56.497728 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:56.498624 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:56.499623 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:56.500623 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:56.501627 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:56.501758 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:56.502174 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:56.502985 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:56.503772 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:56.504557 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:56.505346 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:56.505368 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:56.548559 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:56.758497 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:56.758537 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:56.763778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:56.763799 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:56.769035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:56.769050 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:56.774231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:56.774244 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:56.774255 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:56.784853 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:56.795618 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:56.806392 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:57.023256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.023325 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:57.028584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.028601 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:57.033824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.033851 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:57.039045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.039061 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:57.039073 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:57.049642 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:57.060284 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:57.070914 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:57.287545 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.287585 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:57.292892 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.292909 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:57.298102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.298117 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:57.303326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.303341 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:57.303352 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:57.313935 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:57.324553 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:57.335194 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:57.551859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.551898 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:57.557188 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.557203 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:57.562401 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.562416 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:57.567612 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:57.567627 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:57.567637 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:57.567654 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:57.567666 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:57.567678 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:57.568121 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:57.568668 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:57.569213 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:57.569760 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:57.569881 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:57.570704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.670192 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.670988 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.770549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.771796 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.870951 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.872140 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.971123 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:57.972366 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.071293 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.072465 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.171558 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.173169 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.271806 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.273383 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.372133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.373769 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.472528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.474104 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.572752 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:58.572820 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:10:58.572843 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:10:58.573262 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:58.573306 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:10:58.573330 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:58.574678 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:10:58.575541 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:10:58.575578 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:10:58.579100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:10:58.625419 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:10:58.625850 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:10:58.625890 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:10:58.625914 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:10:58.626812 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:58.627810 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:58.628815 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:58.629814 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:10:58.629945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:10:58.630361 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:10:58.631174 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:58.631985 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:58.632776 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:10:58.633582 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:10:58.633605 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:10:58.676643 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:10:58.886643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:58.886687 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:10:58.891991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:58.892007 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:10:58.897187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:58.897201 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:10:58.902383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:58.902397 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:10:58.902408 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:58.913046 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:58.923814 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:58.934574 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:59.151311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.151378 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:10:59.156677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.156705 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:10:59.161900 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.161915 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:10:59.167094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.167107 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:10:59.167119 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:59.177725 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:59.188484 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:59.199263 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:59.416089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.416164 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:10:59.421472 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.421500 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:10:59.426703 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.426718 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:10:59.431897 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.431915 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:10:59.431927 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:10:59.442569 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:10:59.453331 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:10:59.464122 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:10:59.680702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.680762 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:10:59.686067 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.686083 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:10:59.691288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.691302 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:10:59.696498 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:10:59.696512 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:10:59.696523 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:10:59.696540 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:10:59.696552 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:10:59.696565 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:10:59.697004 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:59.697545 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:59.698085 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:59.698627 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:10:59.698746 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:10:59.699133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:59.798904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:59.799360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:59.899050 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:59.899496 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:59.999176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:10:59.999626 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.099258 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.099712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.199519 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.199966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.299631 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.300100 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.303968 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:00.304001 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:00.304022 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:00.304042 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:00.304437 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:00.304475 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:00.304499 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:00.305831 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:00.305854 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:00.305879 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:00.309395 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:00.356437 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:00.356866 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:00.356905 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:00.356929 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:00.357825 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.358825 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.359823 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.360820 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.360957 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:00.361378 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:00.362190 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:00.362979 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:00.363762 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:00.364547 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:00.364572 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:00.407869 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:00.408322 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.408369 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.508733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.508789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.609037 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.609090 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.709366 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:00.709408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:00.709430 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:00.709453 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:00.709481 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:00.709504 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:00.710841 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:00.711259 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:00.711300 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:00.714819 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:00.761473 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:00.761909 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:00.761949 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:00.761973 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:00.762868 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.763867 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.764871 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.765874 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:00.766004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:00.766398 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:00.767204 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:00.767991 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:00.768779 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:00.769569 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:00.769590 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:00.812885 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:01.022641 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.022698 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:01.028006 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.028032 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:01.033285 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.033306 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:01.038502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.038517 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:01.038528 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:01.049205 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:01.059943 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:01.070721 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:01.287490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.287549 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:01.292871 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.292899 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:01.298170 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.298184 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:01.303359 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.303373 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:01.303384 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:01.314039 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:01.324756 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:01.335496 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:01.552076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.552136 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:01.557473 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.557501 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:01.562771 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.562785 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:01.567992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.568006 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:01.568017 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:01.578661 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:01.589423 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:01.600233 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:01.816870 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.816929 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:01.822251 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.822280 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:01.827537 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.827552 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:01.832729 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:01.832743 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:01.832754 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:01.832771 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:01.832783 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:01.832796 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:01.833236 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:01.833777 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:01.834318 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:01.834859 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:01.834977 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:01.835802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:01.935083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:01.935904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.035479 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.036789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.135785 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.136985 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.236058 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.237355 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.336211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.337425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.436595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.437873 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.536956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.538169 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.637285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.638572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.737654 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.738868 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.837738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:02.837777 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:02.837798 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:02.838228 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:02.838269 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:02.838292 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:02.839632 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:02.840516 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:02.840562 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:02.844106 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:02.890215 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:02.890649 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:02.890689 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:02.890713 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:02.891612 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:02.892615 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:02.893619 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:02.894617 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:02.894748 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:02.895166 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:02.895975 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:02.896758 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:02.897530 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:02.898299 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:02.898314 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:02.941653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:03.151273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.151327 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:03.156586 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.156607 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:03.161851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.161872 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:03.167062 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.167076 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:03.167087 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:03.177757 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:03.188548 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:03.199329 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:03.416087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.416147 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:03.421463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.421478 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:03.426658 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.426672 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:03.431850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.431867 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:03.431878 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:03.442473 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:03.453203 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:03.463967 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:03.680835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.680895 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:03.686180 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.686195 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:03.691372 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.691387 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:03.696565 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.696598 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:03.696621 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:03.707276 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:03.718012 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:03.728731 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:03.945268 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.945327 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:03.950601 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.950620 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:03.955818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.955832 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:03.961011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:03.961025 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:03.961035 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:03.961052 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:03.961065 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:03.961077 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:03.961519 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:03.962073 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:03.962614 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:03.963154 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:03.963272 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:03.964103 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.063621 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.064443 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.163753 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.165040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.264171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.265399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.364568 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.367677 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:04.367708 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:04.367729 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:04.367748 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:04.368185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.368223 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:04.368251 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:04.368275 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:04.369608 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:04.369633 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:04.369657 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:04.373202 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:04.420390 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:04.420819 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:04.420858 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:04.420882 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:04.421779 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:04.422778 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:04.423775 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:04.424809 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:04.424947 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:04.425372 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:04.426180 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:04.426967 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:04.427753 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:04.428542 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:04.428568 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:04.471861 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:04.472315 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.472360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.572570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.572623 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.672978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.673031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.773360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.773410 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.873595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.873644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.973890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:04.973935 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:04.973956 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:04.973979 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:04.974006 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:04.974030 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:04.975368 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:04.975793 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:04.975835 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:04.979360 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:05.025956 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:05.026401 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:05.026443 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:05.026468 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:05.027369 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:05.028390 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:05.029401 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:05.030402 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:05.030536 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:05.030959 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:05.031782 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:05.032583 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:05.033367 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:05.034150 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:05.034166 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:05.077455 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:05.287074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.287118 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:05.292374 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.292394 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:05.297614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.297633 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:05.302832 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.302847 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:05.302858 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:05.313525 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:05.324293 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:05.335060 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:05.551624 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.551683 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:05.556996 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.557015 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:05.562206 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.562223 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:05.567411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.567426 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:05.567437 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:05.578114 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:05.588886 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:05.599674 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:05.816567 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.816626 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:05.821942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.821959 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:05.827146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.827161 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:05.832352 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:05.832369 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:05.832380 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:05.843105 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:05.853868 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:05.864552 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:06.081230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:06.081302 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:06.086604 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:06.086628 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:06.091817 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:06.091834 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:06.097026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:06.097042 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:06.097052 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:06.097069 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:06.097081 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:06.097094 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:06.097536 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:06.098082 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:06.098624 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:06.099186 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:06.099306 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:06.100141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.199460 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.200273 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.299834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.301090 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.399984 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.401157 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.500267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.501899 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.600539 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.602154 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.700639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.702664 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.800969 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.802914 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.901170 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:06.903204 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:07.001427 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:07.003421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:07.101733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:07.101783 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:07.101805 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:07.102224 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:07.102267 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:07.102291 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:07.103634 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:07.104475 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:07.104511 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:07.108039 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:07.154471 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:07.154906 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:07.154946 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:07.154970 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:07.155868 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:07.156878 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:07.157885 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:07.158887 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:07.159021 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:07.159438 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:07.160253 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:07.161077 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:07.161870 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:07.162659 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:07.162680 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:07.205903 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:07.415458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.415500 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:07.420837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.420866 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:07.426111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.426126 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:07.431309 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.431324 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:07.431335 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:07.441992 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:07.452714 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:07.463463 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:07.680081 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.680142 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:07.685522 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.685552 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:07.690838 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.690853 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:07.696067 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.696082 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:07.696098 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:07.706738 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:07.717520 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:07.728279 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:07.945141 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.945201 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:07.950584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.950616 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:07.955981 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.955998 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:07.961197 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:07.961214 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:07.961226 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:07.971879 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:07.982643 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:07.993384 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:08.210252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:08.210319 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:08.215666 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:08.215697 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:08.220989 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:08.221005 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:08.226186 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:08.226201 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:08.226211 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:08.226228 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:08.226240 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:08.226253 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:08.226694 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:08.227254 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:08.227799 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:08.228342 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:08.228465 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:08.229276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.328755 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.329566 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.428953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.432068 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:08.432098 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:08.432119 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:08.432164 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:08.432599 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.432634 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:08.432661 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:08.432685 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:08.434021 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:08.434048 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:08.434073 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:08.437600 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:08.484877 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:08.485313 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:08.485354 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:08.485378 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:08.486280 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:08.487285 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:08.488290 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:08.489297 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:08.489432 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:08.489848 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:08.490666 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:08.491461 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:08.492254 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:08.493042 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:08.493057 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:08.536302 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:08.536758 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.536803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.637080 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.637133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.737506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.737554 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.837879 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.837967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.938196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:08.938249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:09.038544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:09.038606 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:09.138912 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:09.138963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:09.239066 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:09.239108 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:09.239129 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:09.239152 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:09.239179 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:09.239203 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:09.240559 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:09.240987 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:09.241029 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:09.244559 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:09.291117 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:09.291549 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:09.291588 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:09.291613 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:09.292513 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:09.293523 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:09.294525 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:09.295524 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:09.295657 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:09.296080 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:09.296899 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:09.297698 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:09.298489 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:09.299277 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:09.299298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:09.342550 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:09.551956 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.551998 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:09.557307 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.557324 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:09.562507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.562522 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:09.567707 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.567722 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:09.567733 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:09.578383 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:09.589106 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:09.599897 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:09.816778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.816837 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:09.822157 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.822175 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:09.827362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.827377 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:09.832565 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:09.832581 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:09.832592 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:09.843267 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:09.853959 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:09.864642 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:10.081211 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.081279 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:10.086584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.086601 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:10.091791 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.091805 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:10.096989 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.097005 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:10.097016 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:10.107633 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:10.118353 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:10.129135 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:10.345926 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.345985 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:10.351304 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.351321 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:10.356544 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.356561 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:10.361745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:10.361762 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:10.361772 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:10.361790 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:10.361802 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:10.361815 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:10.362255 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:10.362817 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:10.363361 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:10.363905 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:10.364024 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:10.364844 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.464173 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.464981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.564521 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.565844 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.664664 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.666267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.764890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.766532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.864960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.866949 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.965135 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:10.967150 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.065345 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.067297 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.165605 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.167672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.265756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.268099 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.365869 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:11.365911 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:11.365943 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:11.366360 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:11.366403 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:11.366426 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:11.367770 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:11.368625 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:11.368662 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:11.372189 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:11.418353 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:11.418781 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:11.418821 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:11.418845 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:11.419748 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:11.420771 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:11.421780 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:11.422783 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:11.422918 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:11.423334 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:11.424168 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:11.424966 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:11.425758 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:11.426550 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:11.426573 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:11.469831 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:11.679389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.679431 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:11.684774 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.684803 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:11.690042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.690057 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:11.695260 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.695274 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:11.695286 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:11.705910 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:11.716580 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:11.727352 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:11.944004 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.944063 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:11.949400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.949429 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:11.954720 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.954735 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:11.959923 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:11.959938 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:11.959949 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:11.970611 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:11.981373 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:11.992179 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:12.208725 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.208792 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:12.214146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.214177 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:12.219488 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.219503 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:12.224698 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.224714 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:12.224725 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:12.235378 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:12.246116 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:12.256882 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:12.473582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.473643 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:12.478963 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.478993 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:12.484216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.484235 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:12.489418 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:12.489435 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:12.489445 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:12.489462 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:12.489474 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:12.489486 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:12.489926 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:12.490467 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:12.491008 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:12.491548 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:12.491666 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:12.492068 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.591805 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.592210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.692094 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.692544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.695256 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:12.695282 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:12.695302 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:12.695322 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:12.695759 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:12.695802 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:12.695827 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:12.697168 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:12.697198 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:12.697223 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:12.700739 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:12.747659 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:12.748091 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:12.748131 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:12.748173 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:12.749081 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:12.750079 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:12.751075 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:12.752070 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:12.752202 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:12.752622 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:12.753432 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:12.754218 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:12.755001 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:12.755786 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:12.755807 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:12.799021 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:12.799498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.799545 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.899814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.899870 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:12.999895 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.000325 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.008853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.008882 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.014139 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.014163 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.019421 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.019456 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.024643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.024658 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.024669 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:11:13.035312 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:11:13.046057 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:11:13.056784 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:11:13.100210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.100682 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.200642 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.201098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.300802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.301269 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.400969 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.401415 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.501109 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:13.501150 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:13.501171 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:13.501586 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:13.501626 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:13.501650 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:13.502982 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:13.503006 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:13.503031 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:13.506600 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:13.553620 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:13.554048 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:13.554086 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:13.554110 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:13.555008 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:13.556007 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:13.557007 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:13.558011 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:13.558142 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:13.558559 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:13.559371 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:13.560167 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:13.560971 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:13.561757 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:13.561777 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:13.605070 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:13.814628 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.814670 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.819983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.820009 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.825228 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.825244 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.830443 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:13.830458 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:13.830469 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:13.841113 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:13.851862 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:13.862643 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:14.079570 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.079640 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:14.084981 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.085012 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:14.090286 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.090315 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:14.095496 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.095511 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:14.095522 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:14.106176 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:14.116872 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:14.127658 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:14.344435 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.344494 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:14.349816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.349844 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:14.355114 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.355131 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:14.360315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.360330 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:14.360341 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:14.370959 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:14.381725 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:14.392509 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:14.609170 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.609230 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:14.614568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.614598 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:14.619865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.619880 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:14.625064 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:14.625080 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:14.625090 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:14.625107 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:14.625119 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:14.625132 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:14.625572 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:14.626115 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:14.626655 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:14.627194 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:14.627311 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:14.628547 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:14.727619 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:14.728812 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:14.827892 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:14.829600 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:14.928189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:14.929801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.028340 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.036208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.128492 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.136653 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.228596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.236917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.328977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.337110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.429122 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.437368 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.529304 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.537493 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.629441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:15.629486 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:15.629507 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:15.629934 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:15.629976 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:15.630000 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:15.631337 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:15.637730 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:15.637775 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:15.641296 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:15.682004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:15.682436 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:15.682475 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:15.682499 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:15.683396 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:15.684401 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:15.685406 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:15.686404 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:15.686534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:15.691587 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:15.692400 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:15.693180 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:15.693952 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:15.694722 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:15.694739 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:15.737975 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:15.944735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:15.944776 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:15.950093 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:15.950121 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:15.955383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:15.955397 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:15.960581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:15.960596 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:15.960608 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:15.971250 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:15.981976 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:15.992706 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:16.209380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.209447 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:16.214771 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.214820 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:16.220103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.220119 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:16.225316 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.225331 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:16.225343 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:16.235983 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:16.246755 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:16.257525 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:16.474326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.474386 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:16.479710 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.479738 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:16.485036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.485053 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:16.490232 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.490246 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:16.490257 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:16.500860 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:16.511603 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:16.522373 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:16.739171 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.739229 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:16.744556 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.744586 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:16.749829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.749846 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:16.755024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:16.755038 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:16.755048 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:16.755064 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:16.755077 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:16.755089 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:16.755529 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:16.756071 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:16.756614 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:16.757161 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:16.757280 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:16.758516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:16.857680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:16.858898 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:16.957787 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:16.959528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.057859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.059859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.157942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.161435 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:17.161469 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:11:17.161490 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:17.161510 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:17.161924 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:17.161986 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:17.162012 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:17.163347 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:17.163381 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.163407 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:17.163432 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:17.166957 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:17.214180 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:17.214616 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:17.214656 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:17.214680 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:17.215576 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.216579 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.217585 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.218582 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.218712 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:17.219129 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:17.219940 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:17.220727 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:17.221500 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:17.222267 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:17.222282 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:17.265501 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:17.265977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.266024 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.366149 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.366200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.466433 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.466486 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.566814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.566865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.667200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.667248 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.767349 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:17.767392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:17.767413 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:17.767436 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:17.767463 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:17.767486 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:17.768828 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:17.769252 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:17.769293 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:17.772821 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:17.819485 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:17.819926 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:17.819965 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:17.819989 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:17.820890 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.821897 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.822894 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.823890 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:17.824020 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:17.824415 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:17.825226 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:17.826014 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:17.826798 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:17.827581 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:17.827601 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:17.870951 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:18.080592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.080649 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:18.085894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.085917 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:18.091164 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.091179 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:18.096368 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.096384 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:18.096395 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:18.107039 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:18.117820 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:18.128569 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:18.345272 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.345331 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:18.350669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.350698 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:18.355966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.355981 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:18.361168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.361185 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:18.361196 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:18.371814 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:18.382541 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:18.393326 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:18.609946 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.610006 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:18.615331 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.615361 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:18.620665 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.620683 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:18.625860 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.625874 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:18.625885 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:18.636571 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:18.647355 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:18.658114 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:18.874848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.874908 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:18.880232 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.880263 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:18.885575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.885591 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:18.890766 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:18.890780 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:18.890790 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:18.890807 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:18.890819 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:18.890832 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:18.891272 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:18.891815 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:18.892357 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:18.892905 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:18.893023 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:18.893832 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:18.993134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:18.993971 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.093360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.094656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.193613 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.194835 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.293954 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.295627 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.394129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.395732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.494388 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.496418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.594529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.596512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.694723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.697137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.795161 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.797521 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.895444 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:19.895485 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:19.895506 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:19.895922 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:19.895964 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:19.895987 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:19.897330 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:19.898202 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:19.898259 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:19.901779 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:19.947980 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:19.948386 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:19.948422 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:19.948446 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:19.949342 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:19.950341 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:19.951337 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:19.952336 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:19.952474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:19.952891 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:19.953700 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:19.954489 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:19.955274 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:19.956058 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:19.956079 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:19.999310 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:20.209235 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.209298 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:20.214748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.214780 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:20.220065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.220083 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:20.225265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.225283 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:20.225294 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:20.235921 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:20.246697 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:20.257471 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:20.474326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.474385 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:20.479706 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.479734 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:20.485025 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.485041 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:20.490219 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.490233 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:20.490245 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:20.500855 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:20.511621 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:20.522415 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:20.739328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.739388 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:20.744714 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.744745 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:20.750048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.750063 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:20.755255 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:20.755275 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:20.755299 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:20.765951 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:20.776690 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:20.787472 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:21.004001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:21.004069 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:21.009411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:21.009444 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:21.014712 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:21.014728 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:21.019902 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:21.019916 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:21.019926 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:21.019942 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:21.019955 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:21.019967 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:21.020409 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:21.020955 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:21.021496 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:21.022036 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:21.022154 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:21.022548 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.122361 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.122814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.222517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.222964 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.226069 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:21.226102 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:21.226123 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:21.226142 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:21.226557 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:21.226599 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:21.226623 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:21.227958 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:21.227982 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:21.228007 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:21.231527 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:21.278517 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:21.278944 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:21.278980 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:21.279005 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:21.279900 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:21.280901 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:21.281906 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:21.282903 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:21.283034 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:21.283446 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:21.284254 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:21.285063 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:21.285833 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:21.286600 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:21.286615 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:21.329880 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:21.330357 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.330404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.430424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.430872 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.530641 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.531091 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.630801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.631249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.730953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.731398 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.831174 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.831619 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.931483 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:21.931928 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:22.031796 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:22.031851 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:22.031874 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:22.032265 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:22.032306 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:22.032330 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:22.033664 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:22.033688 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:22.033713 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:22.037233 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:22.084516 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:22.084952 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:22.084991 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:22.085015 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:22.085915 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:22.086912 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:22.087908 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:22.088929 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:22.089068 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:22.089486 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:22.090298 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:22.091085 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:22.091867 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:22.092679 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:22.092708 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:22.135990 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:22.345694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.345737 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:22.351063 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.351091 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:22.356316 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.356331 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:22.361507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.361520 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:22.361531 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:22.372168 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:22.382921 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:22.393713 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:22.610534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.610594 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:22.615915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.615944 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:22.621255 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.621270 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:22.626450 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.626465 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:22.626476 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:22.637138 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:22.647887 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:22.658658 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:22.875225 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.875285 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:22.880597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.880627 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:22.885915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.885930 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:22.891109 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:22.891123 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:22.891135 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:22.901723 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:22.912499 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:22.923273 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:23.139895 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:23.139963 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:23.145309 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:23.145339 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:23.150625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:23.150641 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:23.155818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:23.155832 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:23.155842 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:23.155859 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:23.155871 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:23.155883 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:23.156327 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:23.156872 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:23.157414 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:23.157955 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:23.158085 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:23.158896 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.258131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.258967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.358512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.359798 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.458900 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.460116 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.559211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.560511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.659304 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.660909 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.759627 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.761300 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.859775 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.861747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.959939 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:23.962421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:24.060203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:24.062588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:24.160432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:24.160475 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:24.160496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:24.160910 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:24.160952 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:24.160975 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:24.162310 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:24.163616 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:24.163653 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:24.167180 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:24.212869 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:24.213299 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:24.213337 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:24.213360 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:24.214257 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:24.215256 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:24.216254 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:24.217260 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:24.217392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:24.217809 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:24.218619 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:24.219428 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:24.220227 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:24.221016 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:24.221030 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:24.264348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:24.473940 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.473978 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:24.479245 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.479268 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:24.484534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.484549 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:24.489741 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.489757 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:24.489768 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:24.500420 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:24.511184 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:24.521927 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:24.738680 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.738735 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:24.744027 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.744054 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:24.749346 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.749362 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:24.754543 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:24.754558 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:24.754569 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:24.765205 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:24.775970 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:24.786734 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:25.003335 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.003403 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:25.008747 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.008777 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:25.014070 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.014089 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:25.019286 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.019301 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:25.019312 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:25.029965 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:25.040642 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:25.051413 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:25.268230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.268305 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:25.273766 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.273802 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:25.279056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.279072 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:25.284263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:25.284279 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:25.284289 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:25.284306 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:25.284318 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:25.284331 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:25.284773 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:25.285328 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:25.285870 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:25.286411 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:25.286528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:25.287339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.386719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.387549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.487019 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.490134 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:25.490169 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:25.490190 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:25.490210 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:25.490612 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.490647 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:25.490675 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:25.490698 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:25.492030 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:25.492055 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:25.492079 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:25.495620 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:25.542635 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:25.543068 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:25.543108 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:25.543132 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:25.544029 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:25.545044 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:25.546050 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:25.547046 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:25.547181 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:25.547594 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:25.548408 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:25.549203 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:25.549987 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:25.550771 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:25.550791 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:25.593968 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:25.594450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.594498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.694778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.694834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.794960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.795014 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.895272 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.895344 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.995526 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:25.995579 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:26.095870 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:26.095935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:26.196046 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:26.196095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:26.296494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:26.296538 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:26.296559 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:26.296582 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:26.296609 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:26.296633 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:26.297965 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:26.298381 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:26.298420 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:26.301943 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:26.348639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:26.349074 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:26.349112 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:26.349136 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:26.350033 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:26.351031 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:26.352025 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:26.353042 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:26.353180 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:26.353595 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:26.354407 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:26.355195 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:26.355980 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:26.356772 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:26.356799 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:26.400117 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:26.609787 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.609834 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:26.615177 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.615192 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:26.620386 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.620414 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:26.625594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.625608 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:26.625619 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:26.636233 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:26.647004 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:26.657791 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:26.874683 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.874744 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:26.880023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.880043 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:26.885222 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.885238 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:26.890422 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:26.890437 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:26.890448 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:26.901083 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:26.911834 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:26.922583 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:27.139293 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.139361 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:27.144655 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.144674 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:27.149867 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.149883 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:27.155064 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.155079 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:27.155090 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:27.165739 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:27.176508 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:27.187295 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:27.404069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.404129 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:27.409420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.409436 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:27.414604 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.414618 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:27.419795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:27.419810 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:27.419820 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:27.419837 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:27.419849 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:27.419862 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:27.420303 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:27.420848 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:27.421389 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:27.421928 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:27.422046 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:27.422852 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.522322 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.523159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.622628 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.623917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.722859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.724076 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.823260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.824547 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.923656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:27.924877 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.023868 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.025153 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.124291 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.125509 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.224599 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.225889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.324791 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.326006 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.424992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:28.425034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:28.425055 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:28.425468 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:28.425510 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:28.425534 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:28.426871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:28.427737 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:28.427773 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:28.431292 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:28.477474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:28.477908 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:28.477947 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:28.477971 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:28.478867 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:28.479867 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:28.480869 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:28.481871 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:28.482004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:28.482419 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:28.483229 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:28.484014 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:28.484822 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:28.485614 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:28.485635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:28.528880 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:28.738324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:28.738369 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:28.743669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:28.743685 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:28.748871 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:28.748886 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:28.754077 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:28.754091 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:28.754102 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:28.764714 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:28.775482 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:28.786225 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:29.002837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.002906 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:29.008175 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.008192 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:29.013376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.013391 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:29.018571 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.018589 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:29.018601 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:29.029248 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:29.039992 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:29.050748 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:29.267550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.267610 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:29.272876 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.272893 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:29.278094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.278112 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:29.283310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.283325 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:29.283337 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:29.293973 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:29.304718 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:29.315494 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:29.532142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.532219 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:29.537524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.537540 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:29.542740 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.542755 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:29.547951 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:29.547967 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:29.547977 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:29.547994 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:29.548006 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:29.548019 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:29.548461 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:29.549009 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:29.549551 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:29.550092 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:29.550210 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:29.550588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.553243 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:29.553260 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:29.553271 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:29.553281 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:29.553293 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:29.553308 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:29.553320 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:29.554608 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:29.554977 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:29.554993 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:29.558500 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:29.605359 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:29.605803 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:29.605840 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:29.605864 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:29.606759 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:29.607759 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:29.608771 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:29.609775 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:29.609907 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:29.610300 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:29.611104 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:29.611890 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:29.612692 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:29.613462 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:29.613477 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:29.656652 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:29.657129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.657175 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.757430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.757487 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.857574 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.857624 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.957979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:29.958031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.058134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.058200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.158516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.158569 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.258738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.258786 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.359178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.359245 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.459352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.459800 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.559778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:30.559820 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:30.559841 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:30.560203 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:30.560246 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:30.560270 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:30.561623 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:30.561650 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:30.561675 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:30.565212 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:30.612169 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:30.612612 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:30.612649 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:30.612673 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:30.613572 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:30.614570 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:30.615565 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:30.616563 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:30.616700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:30.617115 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:30.617924 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:30.618712 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:30.619496 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:30.620284 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:30.620311 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:30.663536 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:30.873291 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:30.873339 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:30.878673 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:30.878689 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:30.883873 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:30.883892 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:30.889088 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:30.889104 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:30.889115 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:30.899768 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:30.910556 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:30.921334 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:31.137998 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.138066 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:31.143367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.143384 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:31.148566 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.148582 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:31.153791 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.153806 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:31.153817 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:31.164435 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:31.175167 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:31.185897 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:31.402756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.402816 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:31.408118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.408134 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:31.413310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.413326 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:31.418514 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.418529 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:31.418541 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:31.429169 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:31.439938 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:31.450699 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:31.667543 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.667603 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:31.672905 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.672921 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:31.678103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.678121 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:31.683302 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:31.683317 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:31.683327 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:31.683344 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:31.683357 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:31.683369 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:31.683810 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:31.684352 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:31.684895 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:31.685435 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:31.685553 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:31.686360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:31.785956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:31.786406 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:31.886148 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:31.887052 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:31.986368 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:31.987217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.086821 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.087745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.187178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.188012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.287288 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.288544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.387367 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.388610 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.487801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.489468 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.588210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.589816 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.688535 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:32.688576 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:32.688597 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:32.689039 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:32.689082 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:32.689106 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:32.690443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:32.691304 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:32.691341 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:32.694859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:32.741075 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:32.741511 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:32.741551 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:32.741574 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:32.742469 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:32.743469 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:32.744467 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:32.745470 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:32.745602 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:32.746018 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:32.746828 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:32.747617 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:32.748406 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:32.749195 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:32.749217 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:32.792392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:33.002504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.002574 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:33.007882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.007900 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:33.013089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.013106 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:33.018294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.018309 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:33.018321 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:33.028921 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:33.039655 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:33.050426 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:33.267212 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.267271 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:33.272555 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.272573 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:33.277795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.277811 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:33.283021 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.283036 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:33.283048 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:33.293705 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:33.304455 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:33.315205 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:33.532012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.532071 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:33.537388 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.537419 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:33.542640 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.542656 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:33.547852 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.547868 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:33.547879 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:33.558482 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:33.569195 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:33.579974 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:33.796773 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.796833 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:33.802133 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.802150 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:33.807341 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.807357 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:33.812559 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:33.812574 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:33.812585 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:33.812602 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:33.812615 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:33.812628 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:33.813071 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:33.813618 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:33.814161 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:33.814706 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:33.814823 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:33.815213 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:33.817859 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:33.817875 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:33.817886 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:33.817896 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:33.817908 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:33.817923 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:33.817935 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:33.819225 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:33.819596 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:33.819613 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:33.823063 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:33.869939 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:33.870371 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:33.870410 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:33.870434 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:33.871336 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:33.876516 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:33.877560 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:33.878568 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:33.878705 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:33.879133 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:33.879955 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:33.880773 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:33.881590 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:33.882382 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:33.882406 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:33.925710 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:33.926165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:33.926212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.026243 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.026704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.126338 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.126767 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.226728 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.227155 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.326991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.327439 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.427360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.427819 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.527614 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.528056 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.627677 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.628144 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.727777 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.728578 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.828512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:34.828552 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:34.828573 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:34.828963 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:34.828998 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:34.829022 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:34.830362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:34.830389 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:34.830414 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:34.833935 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:34.881117 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:34.881549 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:34.881589 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:34.881613 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:34.882513 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:34.883520 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:34.884526 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:34.885534 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:34.885669 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:34.886119 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:34.886930 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:34.887719 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:34.888502 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:34.889290 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:34.889311 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:34.932544 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:35.142210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.142250 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:35.147523 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.147546 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:35.152808 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.152824 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:35.158025 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.158040 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:35.158051 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:35.168640 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:35.179244 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:35.189858 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:35.406365 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.406405 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:35.411737 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.411766 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:35.417068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.417084 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:35.422281 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.422296 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:35.422307 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:35.432904 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:35.443504 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:35.454115 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:35.670693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.670740 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:35.676124 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.676171 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:35.681519 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.681537 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:35.686728 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.686743 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:35.686754 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:35.697331 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:35.707955 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:35.718588 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:35.935039 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.935080 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:35.940454 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.940483 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:35.945767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.945782 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:35.950980 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:35.950995 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:35.951005 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:35.951022 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:35.951046 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:35.951060 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:35.951503 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:35.952053 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:35.952601 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:35.953150 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:35.953271 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:35.954082 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.053663 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.054465 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.153886 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.155129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.254062 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.255237 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.354289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.355905 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.454416 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.455962 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.554855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.556472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.654970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.656548 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.755319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.756948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.855410 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.857390 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.955561 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:36.955601 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:36.955621 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:36.956016 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:36.956059 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:36.956083 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:36.957436 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:36.958293 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:36.958330 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:36.961870 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:37.007997 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:37.008407 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:37.008444 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:37.008468 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:37.009368 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:37.010388 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:37.011393 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:37.012443 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:37.012584 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:37.012984 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:37.013803 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:37.014595 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:37.015379 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:37.016167 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:37.016191 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:37.058995 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:37.269391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.269425 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:37.274723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.274746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:37.280023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.280039 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:37.285280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.285295 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:37.285306 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:37.295885 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:37.306515 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:37.317155 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:37.533982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.534020 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:37.539365 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.539393 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:37.544682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.544705 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:37.549902 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.549917 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:37.549928 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:37.560514 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:37.571140 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:37.581781 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:37.798469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.798508 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:37.803858 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.803885 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:37.809173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.809189 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:37.814380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:37.814396 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:37.814407 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:37.824983 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:37.835599 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:37.846236 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:38.063003 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:38.063040 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:38.068323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:38.068346 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:38.073637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:38.073653 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:38.078892 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:38.078907 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:38.078927 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:38.078944 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:38.078957 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:38.078969 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:38.079411 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:38.079959 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:38.080504 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:38.081052 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:38.081173 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:38.081551 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.084222 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:38.084237 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:38.084248 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:38.084258 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:38.084270 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:38.084284 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:38.084296 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:38.085588 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:38.085968 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:38.085985 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:38.089432 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:38.136402 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:38.136809 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:38.136843 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:38.136867 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:38.137765 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:38.138781 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:38.139784 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:38.140793 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:38.140933 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:38.141324 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:38.142131 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:38.142927 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:38.143727 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:38.144522 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:38.144550 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:38.187376 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:38.187796 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.187835 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.288200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.288253 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.388315 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.388364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.488510 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.488558 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.588650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.588702 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.689019 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.689066 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.789454 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.789504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.889579 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.889633 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.989861 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:38.989922 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:39.090244 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:39.090293 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:39.090314 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:39.090337 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:39.090364 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:39.090387 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:39.091732 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:39.092128 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:39.092183 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:39.095726 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:39.142405 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:39.142811 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:39.142841 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:39.142864 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:39.143786 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:39.144820 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:39.145838 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:39.146854 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:39.146989 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:39.147412 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:39.148238 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:39.149067 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:39.149844 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:39.150621 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:39.150639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:39.193499 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:39.403382 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.403411 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:39.408671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.408693 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:39.413953 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.413968 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:39.419167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.419193 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:39.419205 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:39.429815 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:39.440453 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:39.451129 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:39.667597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.667632 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:39.672953 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.672979 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:39.678268 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.678288 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:39.683486 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.683501 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:39.683513 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:39.694110 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:39.704751 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:39.715413 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:39.932124 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.932179 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:39.937538 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.937566 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:39.942896 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.942911 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:39.948105 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:39.948121 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:39.948132 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:39.958719 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:39.969377 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:39.980000 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:40.196500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:40.196556 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:40.201923 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:40.201951 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:40.207289 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:40.207304 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:40.212497 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:40.212512 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:40.212523 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:40.212538 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:40.212551 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:40.212563 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:40.213004 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:40.213550 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:40.214102 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:40.214647 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:40.214768 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:40.215606 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.314946 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.315741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.415276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.416524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.515714 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.516894 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.615968 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.617205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.716086 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.717636 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.816212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.817824 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.916512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:40.918078 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:41.016771 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:41.018408 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:41.116935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:41.118503 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:41.217381 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:41.217420 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:41.217441 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:41.217834 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:41.217870 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:41.217894 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:41.219240 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:41.220092 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:41.220127 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:41.223683 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:41.270060 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:41.270467 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:41.270498 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:41.270522 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:41.271426 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:41.272444 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:41.273456 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:41.274464 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:41.274598 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:41.274992 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:41.275808 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:41.276614 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:41.277388 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:41.278159 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:41.278176 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:41.320991 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:41.531367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.531405 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:41.536802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.536832 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:41.542184 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.542222 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:41.547424 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.547442 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:41.547454 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:41.558033 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:41.568642 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:41.579283 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:41.796069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.796113 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:41.801478 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.801508 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:41.806816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.806831 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:41.812022 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:41.812038 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:41.812049 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:41.822644 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:41.833272 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:41.843896 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:42.060394 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.060441 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:42.065784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.065813 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:42.071132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.071148 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:42.076342 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.076358 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:42.076370 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:42.086964 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:42.097567 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:42.108197 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:42.324833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.324869 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:42.330187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.330212 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:42.335490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.335505 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:42.340705 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:42.340721 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:42.340731 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:42.340747 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:42.340760 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:42.340772 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:42.341214 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:42.341761 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:42.342306 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:42.342853 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:42.342974 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:42.343365 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.443216 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.443644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.543330 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.543756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.643626 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.644052 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.744061 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.744503 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.844209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.844665 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.944283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:42.945083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.044353 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.045150 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.144673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.145472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.148938 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:43.148971 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:43.148993 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:43.149013 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:43.149403 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:43.149437 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:43.149461 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:43.150805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:43.150831 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:43.150856 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:43.154384 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:43.201405 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:43.201813 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:43.201847 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:43.201870 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:43.202769 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.203785 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.204794 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.205807 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.205942 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:43.206331 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:43.207130 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:43.207919 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:43.208715 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:43.209506 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:43.209527 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:43.252338 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:43.252785 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.252829 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.352919 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:43.352980 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:43.353002 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:43.353025 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:43.353052 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:43.353076 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:43.354450 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:43.354848 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:43.354884 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:43.358432 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:43.405197 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:43.405605 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:43.405639 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:43.405662 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:43.406564 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.407579 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.408610 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.409620 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:43.409755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:43.410149 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:43.410960 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:43.411759 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:43.412561 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:43.413362 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:43.413386 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:43.456226 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:43.666383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.666423 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:43.671735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.671770 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:43.676955 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.676969 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:43.682148 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.682161 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:43.682172 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:43.692755 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:43.703504 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:43.714244 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:43.930867 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.930926 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:43.936210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.936228 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:43.941421 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.941436 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:43.946608 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:43.946624 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:43.946635 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:43.957369 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:43.968112 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:43.978951 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:44.195792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.195887 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:44.201315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.201337 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:44.206525 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.206540 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:44.211726 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.211739 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:44.211768 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:44.222441 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:44.233223 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:44.243937 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:44.460807 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.460866 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:44.466145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.466160 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:44.471339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.471353 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:44.476534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:44.476553 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:44.476564 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:44.476581 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:44.476594 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:44.476606 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:44.477047 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:44.477589 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:44.478131 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:44.478671 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:44.478789 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:44.479614 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.579016 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.579860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.679228 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.680524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.779389 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.780596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.879657 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.881339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.980047 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:44.981650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.080402 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.082094 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.180733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.182337 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.280802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.282858 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.380889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.383263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.480970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:45.481013 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:45.481034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:45.481452 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:45.481494 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:45.481517 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:45.482854 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:45.484107 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:45.484147 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:45.487678 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:45.533472 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:45.533906 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:45.533943 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:45.533966 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:45.534864 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:45.535863 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:45.536872 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:45.537873 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:45.538005 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:45.538420 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:45.539229 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:45.540016 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:45.540814 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:45.541602 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:45.541623 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:45.584824 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:45.794710 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:45.794759 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:45.800094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:45.800111 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:45.805308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:45.805324 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:45.810518 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:45.810534 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:45.810546 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:45.821125 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:45.831765 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:45.842390 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:46.059170 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.059222 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:46.064528 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.064546 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:46.069768 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.069786 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:46.074993 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.075027 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:46.075039 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:46.085625 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:46.096244 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:46.106903 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:46.323482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.323522 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:46.328822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.328839 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:46.334055 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.334072 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:46.339285 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.339302 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:46.339314 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:46.349890 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:46.360506 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:46.371199 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:46.587809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.587850 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:46.593145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.593161 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:46.598384 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.598401 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:46.603613 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:46.603629 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:46.603639 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:46.603656 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:46.603668 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:46.603681 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:46.604126 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:46.604674 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:46.605223 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:46.605771 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:46.605892 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:46.606705 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:46.706050 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:46.706860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:46.806276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:46.807538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:46.906593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:46.907817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.006733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.008404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.106846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.108814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.207137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.209176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.307498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.309457 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.407626 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.411476 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:47.411534 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:47.411557 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:47.411577 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:47.412006 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.412043 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:47.412071 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:47.412095 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:47.413428 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:47.413458 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:47.413483 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:47.416999 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:47.464026 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:47.464432 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:47.464468 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:47.464492 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:47.465387 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.466387 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.467383 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.468381 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.468516 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:47.468934 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:47.469745 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:47.470532 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:47.471317 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:47.472099 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:47.472120 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:47.515461 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:47.515940 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.515986 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.616202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:47.616250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:47.616272 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:47.616295 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:47.616323 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:47.616346 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:47.617682 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:47.618098 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:47.618137 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:47.621660 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:47.668308 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:47.668721 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:47.668756 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:47.668780 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:47.669679 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.670711 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.671726 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.672739 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:47.672883 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:47.673282 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:47.674098 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:47.674882 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:47.675666 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:47.676449 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:47.676473 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:47.719287 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:47.929600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:47.929638 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:47.934907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:47.934931 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:47.940224 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:47.940254 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:47.945468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:47.945484 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:47.945496 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:47.956089 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:47.966754 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:47.977400 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:48.193911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.193963 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:48.199342 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.199373 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:48.204699 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.204715 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:48.209926 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.209942 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:48.209953 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:48.220511 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:48.231139 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:48.241754 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:48.458387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.458428 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:48.463802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.463833 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:48.469138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.469157 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:48.474371 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.474387 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:48.474399 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:48.484990 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:48.495645 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:48.506270 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:48.722781 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.722829 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:48.728167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.728194 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:48.733545 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.733564 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:48.738783 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:48.738801 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:48.738811 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:48.738828 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:48.738841 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:48.738854 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:48.739299 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:48.739850 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:48.740402 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:48.740953 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:48.741076 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:48.741886 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:48.841202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:48.842042 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:48.941519 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:48.942779 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.041596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.043184 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.142027 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.143283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.242161 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.243411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.342318 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.343999 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.442696 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.444264 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.542948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.544586 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.643110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.644691 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.743522 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:49.743570 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:49.743591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:49.743983 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:49.744022 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:49.744046 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:49.745413 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:49.746286 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:49.746326 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:49.749904 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:49.796254 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:49.796664 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:49.796699 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:49.796742 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:49.797650 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:49.798668 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:49.799673 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:49.800698 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:49.800845 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:49.801241 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:49.802069 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:49.802861 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:49.803650 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:49.804437 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:49.804463 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:49.847335 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:50.057384 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.057427 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:50.062747 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.062774 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:50.068084 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.068100 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:50.073318 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.073334 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:50.073345 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:50.083938 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:50.094574 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:50.105197 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:50.321834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.321875 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:50.327246 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.327275 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:50.332567 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.332583 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:50.337778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.337794 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:50.337805 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:50.348386 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:50.358994 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:50.369652 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:50.586099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.586133 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:50.591425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.591449 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:50.596732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.596766 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:50.602030 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.602045 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:50.602057 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:50.612647 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:50.623265 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:50.633879 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:50.850697 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.850737 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:50.856144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.856218 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:50.861550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.861568 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:50.866824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:50.866842 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:50.866857 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:50.866879 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:50.866892 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:50.866904 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:50.867345 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:50.867894 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:50.868444 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:50.868992 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:50.869116 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:50.869510 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:50.969393 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:50.969825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.069646 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.070087 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.169738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.170173 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.270162 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.270593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.370554 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.370984 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.470915 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.471347 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.571328 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.571761 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.671742 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.672178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.674905 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:51.674932 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:51.674952 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:51.674972 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:51.675362 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:51.675397 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:51.675420 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:51.676772 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:51.676804 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:51.676830 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:51.680369 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:51.727610 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:51.728019 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:51.728056 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:51.728098 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:51.729000 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.730021 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.731034 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.732047 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.732186 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:51.732591 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:51.733404 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:51.734208 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:51.735013 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:51.735817 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:51.735844 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:51.778680 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:51.779105 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.779164 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.879189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:51.879236 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:51.879257 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:51.879648 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:51.879686 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:51.879711 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:51.881059 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:51.881101 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:51.881136 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:51.884673 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:51.931728 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:51.932139 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:51.932193 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:51.932219 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:51.933123 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.934134 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.935140 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.936170 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:51.936312 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:51.936714 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:51.937537 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:51.938328 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:51.939113 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:51.939905 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:51.939927 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:51.982722 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:52.193045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.193085 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:52.198394 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.198421 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:52.203689 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.203705 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:52.208905 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.208921 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:52.208932 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:52.219506 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:52.230116 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:52.240740 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:52.457338 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.457377 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:52.462696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.462725 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:52.468048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.468064 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:52.473281 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.473298 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:52.473309 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:52.483889 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:52.494502 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:52.505127 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:52.721893 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.721946 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:52.727306 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.727336 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:52.732644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.732662 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:52.737879 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.737895 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:52.737907 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:52.748502 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:52.759113 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:52.769725 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:52.986376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.986409 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:52.991691 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.991715 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:52.996995 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:52.997012 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:53.002206 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:53.002227 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:53.002238 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:53.002254 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:53.002267 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:53.002279 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:53.002721 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:53.003269 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:53.003822 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:53.004371 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:53.004503 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:53.007850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.107339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.108174 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.207742 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.209023 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.307846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.309399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.408123 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.409744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.508583 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.510173 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.609002 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.610257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.709202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.710426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.809383 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.811017 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.909623 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:53.911222 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:54.009888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:54.009942 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:54.009964 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:54.010357 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:54.010396 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:54.010420 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:54.011767 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:54.012651 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:54.012692 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:54.016236 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:54.062313 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:54.062722 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:54.062757 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:54.062781 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:54.063684 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:54.064719 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:54.065735 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:54.066742 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:54.066880 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:54.067277 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:54.068094 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:54.068893 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:54.069678 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:54.070453 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:54.070471 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:54.113285 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:54.323675 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.323710 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:54.329007 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.329031 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:54.334322 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.334363 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:54.339568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.339583 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:54.339595 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:54.350170 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:54.360802 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:54.371426 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:54.587946 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.587981 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:54.593310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.593336 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:54.598680 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.598697 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:54.603903 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.603919 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:54.603931 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:54.614514 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:54.625142 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:54.635815 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:54.852347 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.852387 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:54.857740 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.857770 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:54.863152 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.863168 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:54.868395 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:54.868411 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:54.868423 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:54.878996 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:54.889631 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:54.900280 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:55.117076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:55.117123 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:55.122480 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:55.122510 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:55.127794 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:55.127810 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:55.133012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:55.133028 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:55.133039 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:55.133055 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:55.133067 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:55.133080 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:55.133520 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:55.134070 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:55.134618 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:55.135167 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:55.135288 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:55.135683 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.235340 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.235796 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.335686 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.336128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.435824 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.436257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.536219 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.536649 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.636540 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.636983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.736669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.737110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.836850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.837296 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.937035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.937462 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:55.940945 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:11:55.940980 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:11:55.941001 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:11:55.941021 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:55.941411 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:55.941449 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:11:55.941473 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:55.942838 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:55.942868 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:55.942894 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:11:55.946455 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:55.993694 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:55.994103 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:55.994139 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:11:55.994163 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:11:55.995064 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:55.996078 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:55.997106 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:55.998118 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:55.998257 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:55.998655 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:55.999470 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:56.000281 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:56.001089 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:56.001889 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:56.001914 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:56.044772 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:56.045212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:56.045256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:56.145624 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:56.145671 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:56.145692 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:56.145715 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:56.145743 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:56.145765 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:56.147111 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:56.147546 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:56.147594 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:56.151141 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:56.197766 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:56.198174 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:56.198208 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:56.198232 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:56.199133 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:56.200146 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:56.201181 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:56.202190 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:56.202327 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:56.202723 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:56.203534 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:56.204334 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:56.205140 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:56.205935 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:56.205959 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:56.248802 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:56.455481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.455520 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.460885 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.460914 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.466202 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.466223 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.471419 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.471435 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.471447 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:11:56.482033 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:11:56.492633 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:11:56.503298 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:11:56.520068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.520102 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.525456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.525489 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.530826 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.530842 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.536043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.536070 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:56.536083 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:56.546678 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:56.557306 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:56.567942 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:56.754823 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.754853 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:56.760120 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.760142 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:56.765421 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.765443 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:56.770684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:56.770712 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:56.770734 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:56.781331 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:56.791969 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:56.802593 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:57.019407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.019449 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:57.024770 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.024797 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:57.030126 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.030143 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:57.035339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.035355 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:57.035367 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:57.045963 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:57.056609 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:57.067258 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:57.283846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.283883 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:57.289211 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.289238 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:57.294551 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.294567 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:57.299761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:57.299778 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:57.299788 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:57.299804 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:57.299817 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:57.299829 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:57.300272 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:57.300824 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:57.301370 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:57.301919 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:57.302040 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:57.302417 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.402461 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.402515 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.502683 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.502739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.602807 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.602862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.703152 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.703207 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.803348 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.803412 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.903708 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:57.903762 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.003850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.003913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.104223 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.104327 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.204709 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.204769 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.305125 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:58.305169 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:11:58.305191 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:11:58.305215 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:58.305242 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:11:58.305266 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:58.306600 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:11:58.307018 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:11:58.307059 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:11:58.310578 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:11:58.357211 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:11:58.357643 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:11:58.357683 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:11:58.357707 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:11:58.358608 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:58.359604 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:58.360599 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:58.361600 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:11:58.361731 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:11:58.362148 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:11:58.362959 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:58.363745 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:58.364552 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:11:58.365345 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:11:58.365369 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:11:58.408592 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:11:58.618263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.618302 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:11:58.623566 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.623588 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:11:58.628846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.628875 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:11:58.634071 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.634086 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:11:58.634097 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:58.644759 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:58.655498 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:58.666272 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:58.882919 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.882979 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:11:58.888311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.888340 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:11:58.893589 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.893604 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:11:58.898782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:58.898797 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:11:58.898809 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:58.909428 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:58.920226 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:58.931008 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:59.147607 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.147676 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:11:59.153007 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.153039 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:11:59.158327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.158343 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:11:59.163521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.163535 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:11:59.163546 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:11:59.174210 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:11:59.184952 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:11:59.195743 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:11:59.412545 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.412604 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:11:59.417913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.417932 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:11:59.423134 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.423151 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:11:59.428355 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:11:59.428371 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:11:59.428381 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:11:59.428399 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:11:59.428411 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:11:59.428424 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:11:59.428867 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:59.429412 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:59.429956 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:59.430496 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:11:59.430617 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:11:59.430996 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.530693 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.531119 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.630956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.631399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.731355 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.731778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.831533 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.831978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.931862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:11:59.932287 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.032026 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.032480 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.132338 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.132766 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.232671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.233113 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.332992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.333421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.433260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:00.433299 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:00.433319 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:00.433737 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:00.433778 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:00.433802 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:00.435138 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:00.435166 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:00.435191 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:00.438720 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:00.485697 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:00.486126 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:00.486165 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:00.486189 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:00.487091 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:00.488095 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:00.489102 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:00.490106 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:00.490240 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:00.490656 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:00.491471 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:00.492279 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:00.493073 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:00.493865 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:00.493886 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:00.537038 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:00.746875 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:00.746911 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:00.752198 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:00.752223 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:00.757491 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:00.757506 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:00.762685 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:00.762700 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:00.762711 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:00.773355 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:00.784089 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:00.794838 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:01.011453 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.011522 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:01.016852 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.016882 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:01.022164 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.022180 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:01.027399 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.027414 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:01.027426 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:01.038082 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:01.048765 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:01.059509 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:01.276111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.276186 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:01.281534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.281563 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:01.286845 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.286860 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:01.292049 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.292064 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:01.292075 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:01.302724 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:01.313489 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:01.324287 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:01.338566 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:01.338625 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:12:01.338649 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:01.338669 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:01.338693 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:01.338723 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:01.338747 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:01.340079 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:01.340498 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:01.340544 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:01.344125 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:01.390942 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:01.391380 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:01.391420 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:01.391444 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:01.392343 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:01.393351 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:01.394358 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:01.395362 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:01.395517 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:01.395915 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:01.396728 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:01.397525 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:01.398314 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:01.399102 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:01.399125 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:01.442423 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:01.540900 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.540936 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:01.546225 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.546249 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:01.551518 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.551552 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:01.556743 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:01.556758 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:01.556768 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:01.556785 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:01.556797 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:01.556810 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:01.557252 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:01.557799 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:01.558342 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:01.558886 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:01.559005 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:01.559393 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.659201 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.659647 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.759398 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.759818 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.859564 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.860005 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.959801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:01.960192 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.060139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.060617 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.160570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.160987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.260686 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.261128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.361084 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.361505 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.461276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.461716 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.561720 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:02.561761 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:02.561782 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:02.562171 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:02.562205 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:02.562228 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:02.563567 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:02.563594 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:02.563619 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:02.567146 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:02.614223 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:02.614632 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:02.614666 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:02.614690 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:02.615593 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:02.616608 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:02.617622 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:02.618627 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:02.618761 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:02.619180 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:02.619999 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:02.620793 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:02.621575 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:02.622354 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:02.622374 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:02.665223 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:02.875242 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:02.875275 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:02.880567 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:02.880590 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:02.885851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:02.885867 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:02.891059 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:02.891074 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:02.891086 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:02.901661 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:02.912300 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:02.922932 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:03.139644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.139722 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:03.145070 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.145107 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:03.150349 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.150367 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:03.155558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.155575 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:03.155587 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:03.166280 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:03.176989 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:03.187754 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:03.404596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.404656 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:03.409973 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.410002 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:03.415269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.415283 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:03.420478 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.420492 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:03.420504 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:03.431114 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:03.441746 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:03.452517 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:03.669342 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.669397 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:03.674653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.674678 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:03.679944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.679959 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:03.685137 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:03.685151 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:03.685162 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:03.685179 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:03.685192 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:03.685205 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:03.685647 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:03.686190 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:03.686731 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:03.687272 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:03.687390 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:03.688200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:03.787706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:03.788546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:03.888185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:03.889119 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:03.988552 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:03.989394 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.088813 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.090109 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.188893 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.190491 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.289242 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.290951 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.389432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.391041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.489792 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.491461 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.589906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.591901 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.690119 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:04.690188 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:04.690211 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:04.690633 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:04.690677 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:04.690701 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:04.692042 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:04.692884 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:04.692922 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:04.696442 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:04.742630 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:04.743061 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:04.743100 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:04.743124 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:04.744023 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:04.745037 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:04.746039 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:04.747034 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:04.747165 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:04.747581 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:04.748397 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:04.749190 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:04.749975 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:04.750760 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:04.750781 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:04.794019 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:05.004088 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.004134 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:05.009434 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.009460 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:05.014723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.014737 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:05.019915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.019929 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:05.019941 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:05.030562 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:05.041304 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:05.052077 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:05.268987 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.269047 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:05.274374 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.274404 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:05.279653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.279667 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:05.284853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.284869 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:05.284894 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:05.295548 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:05.306304 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:05.317083 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:05.533898 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.533957 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:05.539288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.539319 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:05.544647 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.544664 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:05.549846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.549862 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:05.549874 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:05.560531 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:05.571343 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:05.582076 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:05.596342 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:05.596401 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:05.596424 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:05.596444 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:05.596469 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:05.596499 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:05.596522 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:05.597855 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:05.598272 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:05.598314 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:05.601878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:05.648489 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:05.648922 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:05.648962 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:05.648985 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:05.649882 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:05.650882 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:05.651881 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:05.652877 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:05.653013 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:05.653428 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:05.654240 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:05.655031 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:05.655822 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:05.656608 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:05.656633 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:05.699936 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:05.798789 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.798830 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:05.804084 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.804103 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:05.809351 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.809370 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:05.814583 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:05.814597 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:05.814608 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:05.814624 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:05.814636 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:05.814649 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:05.815088 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:05.815632 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:05.816178 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:05.816724 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:05.816842 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:05.817219 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:05.916956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:05.917407 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.017337 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.017792 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.117759 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.118178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.218018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.218464 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.318134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.318576 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.418484 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.418924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.518646 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.519091 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.618745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.619186 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.718856 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.719297 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.819019 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:06.819059 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:06.819080 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:06.819495 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:06.819537 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:06.819560 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:06.820895 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:06.820923 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:06.820948 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:06.824468 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:06.871413 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:06.871842 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:06.871881 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:06.871923 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:06.872825 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:06.873836 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:06.874837 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:06.875832 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:06.875962 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:06.876353 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:06.877158 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:06.877945 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:06.878730 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:06.879514 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:06.879535 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:06.922846 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:07.132584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.132622 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:07.137867 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.137889 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:07.143125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.143139 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:07.148319 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.148333 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:07.148344 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:07.158990 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:07.169770 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:07.180561 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:07.397206 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.397267 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:07.402584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.402613 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:07.407903 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.407918 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:07.413115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.413129 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:07.413141 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:07.423806 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:07.434577 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:07.445349 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:07.662128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.662188 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:07.667517 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.667533 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:07.672744 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.672760 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:07.677975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.677989 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:07.678001 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:07.688570 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:07.699351 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:07.710118 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:07.926641 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.926700 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:07.931978 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.932006 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:07.937195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.937211 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:07.942400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:07.942417 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:07.942427 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:07.942444 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:07.942456 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:07.942469 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:07.942910 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:07.943459 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:07.944004 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:07.944547 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:07.944669 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:07.945478 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.044723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.045563 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.145099 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.146372 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.245249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.246455 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.345350 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.347022 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.445551 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.447145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.545876 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.547507 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.646269 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.647849 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.746435 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.748115 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.846676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.848231 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.946750 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:08.946789 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:08.946810 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:08.947224 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:08.947267 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:08.947291 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:08.948626 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:08.949499 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:08.949537 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:08.953057 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:08.999349 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:08.999795 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:08.999834 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:08.999858 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:09.000765 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.001780 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.002778 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.003772 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.003904 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:09.004299 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:09.005109 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:09.005896 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:09.006679 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:09.007462 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:09.007483 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:09.050783 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:09.260596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.260638 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:09.265979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.265995 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:09.271171 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.271188 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:09.276373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.276387 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:09.276398 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:09.287052 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:09.297816 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:09.308567 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:09.525418 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.525478 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:09.530748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.530764 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:09.535961 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.535976 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:09.541154 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.541168 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:09.541180 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:09.551797 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:09.562536 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:09.573301 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:09.789915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.789975 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:09.795282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.795299 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:09.800507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.800521 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:09.805718 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:09.805733 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:09.805744 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:09.816404 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:09.827170 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:09.837911 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:09.852171 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:09.852249 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:09.852274 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:09.852294 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:09.852320 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:09.852351 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:09.852375 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:09.853708 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:09.854131 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:09.854173 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:09.857694 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:09.904548 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:09.904982 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:09.905022 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:09.905045 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:09.905943 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.906946 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.907946 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.908941 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:09.909076 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:09.909493 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:09.910305 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:09.911092 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:09.911876 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:09.912656 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:09.912672 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:09.955956 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:10.054486 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:10.054535 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:10.059867 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:10.059896 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:10.065097 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:10.065113 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:10.070311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:10.070327 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:10.070337 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:10.070353 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:10.070366 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:10.070378 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:10.070819 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:10.071362 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:10.071904 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:10.072447 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:10.072568 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:10.072957 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.172806 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.173248 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.273039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.273514 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.373172 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.373618 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.473524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.473965 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.573908 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.574348 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.673979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.674424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.774308 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.774748 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.874704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.875146 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.974922 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:10.975365 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:11.075270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:11.075316 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:11.075337 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:11.075751 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:11.075791 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:11.075815 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:11.077150 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:11.077180 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:11.077206 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:11.080720 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:11.127956 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:11.128360 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:11.128393 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:11.128417 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:11.129313 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:11.130312 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:11.131308 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:11.132304 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:11.132438 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:11.132858 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:11.133670 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:11.134452 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:11.135229 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:11.136008 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:11.136029 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:11.179277 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:11.388868 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.388913 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:11.394176 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.394195 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:11.399438 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.399457 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:11.404647 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.404661 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:11.404672 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:11.415322 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:11.426062 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:11.436809 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:11.653480 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.653539 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:11.658836 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.658851 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:11.664053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.664067 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:11.669246 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.669260 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:11.669271 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:11.679891 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:11.690642 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:11.701382 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:11.918081 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.918140 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:11.923431 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.923447 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:11.928579 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.928594 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:11.933774 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:11.933789 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:11.933800 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:11.944448 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:11.955209 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:11.965938 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:12.182530 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:12.182597 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:12.187875 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:12.187891 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:12.193068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:12.193082 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:12.198262 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:12.198277 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:12.198287 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:12.198303 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:12.198316 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:12.198329 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:12.198784 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:12.199326 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:12.199867 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:12.206104 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:12.206237 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:12.207090 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.306353 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.307212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.406478 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.407753 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.506591 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.507817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.606902 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.608567 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.707288 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.708891 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.807502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.809537 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.907930 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:12.909888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:13.008145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:13.010220 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:13.108525 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:13.110497 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:13.208810 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:13.208848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:13.208869 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:13.209286 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:13.209329 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:13.209353 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:13.210688 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:13.211524 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:13.211554 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:13.215073 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:13.261258 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:13.261687 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:13.261727 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:13.261750 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:13.262647 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:13.263647 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:13.264657 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:13.265661 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:13.265792 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:13.266213 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:13.267022 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:13.267810 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:13.268598 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:13.269388 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:13.269409 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:13.312754 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:13.522326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.522369 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:13.527629 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.527650 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:13.532895 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.532914 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:13.538124 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.538139 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:13.538150 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:13.548723 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:13.559484 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:13.570243 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:13.787026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.787086 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:13.792372 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.792388 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:13.797568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.797583 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:13.802767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:13.802781 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:13.802792 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:13.813441 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:13.824234 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:13.835015 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:14.051701 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.051769 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:14.057068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.057083 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:14.062267 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.062282 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:14.067463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.067478 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:14.067490 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:14.078120 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:14.088866 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:14.099640 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:14.113957 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:14.114016 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:14.114039 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:14.114060 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:14.114084 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:14.114114 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:14.114137 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:14.115468 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:14.115886 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:14.115928 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:14.119450 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:14.166113 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:14.166547 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:14.166586 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:14.166610 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:14.167529 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:14.168549 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:14.169555 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:14.170550 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:14.170681 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:14.171103 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:14.171917 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:14.172703 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:14.173472 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:14.174237 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:14.174251 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:14.217545 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:14.316251 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.316292 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:14.321605 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.321633 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:14.326855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.326869 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:14.332054 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:14.332068 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:14.332078 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:14.332095 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:14.332107 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:14.332120 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:14.332561 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:14.333105 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:14.333645 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:14.334184 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:14.334302 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:14.334679 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.434577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.435029 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.534775 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.535217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.635110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.635556 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.735481 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.735924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.835576 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.836020 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.935858 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:14.936277 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.035983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.036413 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.136209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.136662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.236426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.236871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.336667 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:15.336714 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:15.336736 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:15.337162 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:15.337205 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:15.337231 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:15.338565 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:15.338591 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:15.338617 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:15.342128 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:15.389388 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:15.389820 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:15.389861 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:15.389886 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:15.390785 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:15.391788 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:15.392787 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:15.393789 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:15.393922 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:15.394341 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:15.395145 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:15.395921 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:15.396698 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:15.397478 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:15.397500 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:15.440699 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:15.650775 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.650807 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:15.656055 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.656077 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:15.661329 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.661345 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:15.666522 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.666536 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:15.666548 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:15.677193 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:15.687969 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:15.698747 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:15.915499 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.915560 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:15.920883 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.920912 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:15.926183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.926210 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:15.931392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:15.931407 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:15.931419 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:15.942062 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:15.952773 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:15.963544 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:16.180089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.180172 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:16.185504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.185533 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:16.190773 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.190787 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:16.195966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.195981 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:16.195992 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:16.206648 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:16.217416 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:16.228207 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:16.444810 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.444870 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:16.450196 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.450224 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:16.455495 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.455510 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:16.460720 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:16.460734 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:16.460744 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:16.460761 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:16.460774 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:16.460787 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:16.461227 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:16.461770 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:16.462309 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:16.462849 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:16.462968 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:16.463792 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.563333 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.564174 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.663748 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.665046 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.763882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.765469 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.864141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.865823 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.964292 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:16.965890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.064692 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.066371 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.165035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.166655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.265308 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.266963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.365732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.367332 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.466064 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:17.466101 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:17.466122 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:17.466536 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:17.466578 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:17.466602 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:17.467939 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:17.468775 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:17.468808 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:17.472348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:17.518584 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:17.519013 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:17.519052 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:17.519075 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:17.519972 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:17.520981 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:17.521983 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:17.522979 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:17.523125 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:17.523544 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:17.524358 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:17.525151 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:17.525935 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:17.526719 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:17.526741 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:17.569853 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:17.779614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:17.779650 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:17.784933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:17.784958 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:17.790239 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:17.790254 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:17.795450 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:17.795464 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:17.795476 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:17.806143 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:17.816873 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:17.827612 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:18.044402 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.044470 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:18.049818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.049868 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:18.055131 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.055147 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:18.060328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.060343 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:18.060355 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:18.070950 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:18.081711 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:18.092510 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:18.309069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.309129 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:18.314464 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.314493 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:18.319799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.319814 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:18.324999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.325014 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:18.325026 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:18.335639 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:18.346427 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:18.357209 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:18.371008 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:18.371068 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:18.371090 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:18.371111 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:18.371579 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:18.371610 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:18.371634 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:18.372987 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:18.373416 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:18.373458 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:18.376986 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:18.423632 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:18.424065 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:18.424105 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:18.424129 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:18.425048 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:18.426060 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:18.427061 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:18.428061 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:18.428197 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:18.428596 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:18.429403 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:18.430195 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:18.430986 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:18.431776 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:18.431800 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:18.475096 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:18.573925 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.573986 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:18.579319 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.579349 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:18.584583 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.584599 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:18.589806 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:18.589821 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:18.589831 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:18.589848 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:18.589861 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:18.589873 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:18.590312 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:18.590857 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:18.591400 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:18.591942 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:18.592062 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:18.592441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.692194 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.692614 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.792461 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.792905 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.892531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.892986 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.992747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:18.993191 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.092939 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.093403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.193180 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.193624 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.293363 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.293792 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.393516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.393963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.493736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.494155 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.594012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:19.594052 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:19.594073 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:19.594489 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:19.594531 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:19.594554 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:19.595892 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:19.595919 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:19.595945 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:19.599512 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:19.646581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:19.647043 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:19.647086 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:19.647111 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:19.648008 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:19.649008 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:19.650008 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:19.651003 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:19.651133 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:19.651552 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:19.652386 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:19.653182 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:19.653966 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:19.654751 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:19.654772 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:19.698031 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:19.907535 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:19.907578 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:19.912835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:19.912854 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:19.918107 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:19.918125 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:19.923327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:19.923341 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:19.923352 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:19.933991 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:19.944699 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:19.955482 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:20.172313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.172382 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:20.177721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.177737 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:20.182942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.182955 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:20.188131 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.188145 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:20.188163 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:20.198798 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:20.209540 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:20.220335 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:20.437111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.437171 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:20.442450 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.442465 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:20.447624 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.447638 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:20.452818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.452832 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:20.452844 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:20.463493 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:20.474271 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:20.485035 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:20.701694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.701754 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:20.707048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.707063 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:20.712239 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.712253 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:20.717447 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:20.717461 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:20.717471 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:20.717488 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:20.717501 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:20.717513 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:20.717955 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:20.718498 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:20.719040 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:20.719579 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:20.719697 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:20.720525 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:20.820052 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:20.820885 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:20.920372 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:20.921651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.020757 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.021984 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.121181 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.122471 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.221570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.222786 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.321758 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.323045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.422132 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.423351 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.522532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.523817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.622895 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.624107 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.723004 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:21.723043 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:21.723064 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:21.723478 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:21.723520 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:21.723544 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:21.724880 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:21.725767 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:21.725809 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:21.729328 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:21.775542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:21.775974 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:21.776013 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:21.776037 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:21.776936 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:21.777938 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:21.778935 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:21.779930 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:21.780061 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:21.780479 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:21.781293 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:21.782080 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:21.782863 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:21.783646 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:21.783667 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:21.827013 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:22.036376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.036428 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:22.041748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.041776 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:22.046992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.047006 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:22.052184 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.052198 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:22.052210 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:22.062855 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:22.073565 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:22.084349 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:22.301143 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.301211 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:22.306637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.306667 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:22.311961 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.311975 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:22.317154 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.317170 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:22.317181 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:22.327807 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:22.338566 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:22.349332 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:22.566185 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.566245 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:22.571565 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.571593 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:22.576862 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.576878 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:22.582055 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.582069 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:22.582093 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:22.592714 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:22.603458 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:22.614212 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:22.830966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.831026 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:22.836345 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.836375 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:22.841674 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.841690 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:22.846873 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:22.846887 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:22.846897 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:22.846914 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:22.846926 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:22.846939 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:22.847380 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:22.847923 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:22.848475 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:22.849021 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:22.849140 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:22.849948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:22.949203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:22.950038 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.049553 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.050851 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.149646 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.151246 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.249865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.253385 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:23.253420 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:23.253441 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:23.253461 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:23.253888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.253924 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:23.253952 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:23.253976 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:23.255309 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:23.255333 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:23.255358 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:23.258873 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:23.305798 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:23.306229 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:23.306268 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:23.306293 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:23.307191 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.308190 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.309219 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.310218 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.310348 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:23.310769 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:23.311583 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:23.312385 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:23.313166 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:23.313929 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:23.313943 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:23.357198 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:23.357672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.357719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.458002 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.458055 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.558139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.558189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.658449 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.658498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.758733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.758782 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.858815 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:23.858857 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:23.858878 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:23.859300 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:23.859342 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:23.859366 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:23.860709 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:23.860738 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:23.860763 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:23.864361 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:23.911321 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:23.911756 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:23.911796 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:23.911820 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:23.912722 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.913729 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.914724 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.915719 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:23.915848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:23.916247 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:23.917061 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:23.917849 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:23.918656 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:23.919441 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:23.919462 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:23.962801 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:24.172470 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.172507 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:24.177749 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.177770 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:24.183042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.183061 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:24.188265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.188280 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:24.188292 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:24.198945 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:24.209738 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:24.220519 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:24.437205 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.437265 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:24.442584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.442614 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:24.447904 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.447919 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:24.453097 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.453112 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:24.453124 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:24.463742 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:24.474487 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:24.485262 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:24.702017 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.702077 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:24.707404 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.707434 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:24.712717 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.712733 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:24.717915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.717929 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:24.717940 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:24.728578 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:24.739351 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:24.750083 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:24.966764 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.966824 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:24.972142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.972191 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:24.977459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.977474 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:24.982603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:24.982618 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:24.982629 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:24.982646 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:24.982658 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:24.982671 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:24.983111 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:24.983654 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:24.984195 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:24.984768 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:24.984889 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:24.985699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.085083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.085932 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.185407 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.186692 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.285770 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.286989 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.386070 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.387353 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.486432 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.487650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.586738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.588020 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.687120 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.688316 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.787270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.788572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.887699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.888919 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.987914 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:25.987955 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:25.987976 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:25.988365 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:25.988404 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:25.988428 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:25.989762 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:25.990621 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:25.990661 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:25.994186 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:26.040464 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:26.040906 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:26.040946 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:26.040970 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:26.041865 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:26.042863 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:26.043860 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:26.044875 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:26.045015 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:26.045433 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:26.046263 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:26.047054 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:26.047837 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:26.048620 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:26.048638 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:26.091920 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:26.301421 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.301463 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:26.306725 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.306747 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:26.311984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.312003 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:26.317198 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.317213 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:26.317224 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:26.327874 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:26.338637 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:26.349415 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:26.566315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.566374 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:26.571703 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.571732 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:26.577028 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.577044 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:26.582221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.582235 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:26.582246 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:26.592849 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:26.603610 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:26.614385 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:26.831288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.831347 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:26.836669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.836699 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:26.841984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.842000 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:26.847181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:26.847196 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:26.847207 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:26.857848 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:26.868573 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:26.879358 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:27.096230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:27.096297 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:27.101615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:27.101645 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:27.106936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:27.106950 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:27.112167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:27.112183 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:27.112194 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:27.112211 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:27.112224 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:27.112236 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:27.112690 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:27.113235 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:27.113776 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:27.114315 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:27.114433 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:27.115266 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.214659 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.215490 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.315020 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.316287 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.415410 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.416598 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.515715 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.518838 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:27.518872 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:27.518893 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:27.518913 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:27.519339 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.519375 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:27.519402 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:27.519426 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:27.520761 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:27.520790 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:27.520816 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:27.524334 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:27.571356 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:27.571786 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:27.571825 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:27.571849 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:27.572748 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:27.573756 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:27.574751 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:27.575745 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:27.575875 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:27.576269 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:27.577075 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:27.577861 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:27.578644 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:27.579427 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:27.579448 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:27.622768 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:27.623245 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.623292 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.723396 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.723470 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.823495 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.823942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.923592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:27.924037 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:28.023671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:28.024129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:28.123838 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:28.123879 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:28.123900 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:28.124298 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:28.124344 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:28.124368 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:28.125701 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:28.125726 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:28.125750 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:28.129269 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:28.176279 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:28.176711 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:28.176750 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:28.176774 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:28.177670 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:28.178668 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:28.179665 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:28.180664 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:28.180803 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:28.181220 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:28.182033 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:28.182814 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:28.183592 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:28.184379 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:28.184402 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:28.227626 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:28.437097 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.437153 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:28.442458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.442474 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:28.447613 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.447627 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:28.452811 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.452826 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:28.452837 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:28.463445 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:28.474186 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:28.484909 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:28.701610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.701670 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:28.706943 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.706960 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:28.712182 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.712198 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:28.717395 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.717409 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:28.717420 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:28.728050 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:28.738816 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:28.749606 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:28.966512 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.966572 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:28.971845 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.971861 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:28.977043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.977059 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:28.982233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:28.982247 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:28.982259 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:28.992872 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:29.003623 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:29.014405 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:29.231068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:29.231128 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:29.236406 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:29.236424 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:29.241603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:29.241623 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:29.246824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:29.246839 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:29.246849 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:29.246866 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:29.246878 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:29.246891 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:29.247332 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:29.247876 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:29.248419 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:29.248961 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:29.249079 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:29.249904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.349369 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.350199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.449645 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.450936 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.549712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.551312 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.649788 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.651455 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.750025 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.751651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.850448 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.852117 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.950733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:29.952308 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:30.050890 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:30.052958 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:30.151104 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:30.153070 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:30.251476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:30.251516 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:30.251537 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:30.251952 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:30.251994 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:30.252017 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:30.253375 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:30.254245 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:30.254282 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:30.257799 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:30.304001 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:30.304408 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:30.304445 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:30.304469 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:30.305364 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:30.306362 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:30.307358 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:30.308351 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:30.308486 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:30.308904 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:30.309715 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:30.310502 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:30.311285 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:30.312070 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:30.312091 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:30.355337 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:30.565411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.565454 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:30.570739 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.570755 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:30.575936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.575950 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:30.581144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.581160 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:30.581171 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:30.591801 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:30.602581 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:30.613356 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:30.830144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.830204 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:30.835515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.835530 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:30.840725 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.840740 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:30.845937 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:30.845952 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:30.845963 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:30.856585 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:30.867325 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:30.878079 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:31.094906 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.094974 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:31.100269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.100286 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:31.105468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.105484 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:31.110661 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.110692 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:31.110704 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:31.121338 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:31.132102 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:31.142909 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:31.359610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.359670 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:31.364972 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.364990 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:31.370170 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.370187 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:31.375367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:31.375381 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:31.375391 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:31.375408 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:31.375421 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:31.375433 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:31.375874 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:31.376423 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:31.376969 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:31.377510 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:31.377628 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:31.378436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.477938 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.478769 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.578345 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.579631 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.678429 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.680053 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.778530 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.782491 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.881986 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.882826 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.982408 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:31.983713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.082819 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.084057 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.183123 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.184379 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.283506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.284698 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.383865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:32.383904 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:32.383925 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:32.384314 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:32.384351 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:32.384375 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:32.385708 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:32.388395 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:32.388423 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:32.388444 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:32.388463 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:32.388879 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:32.388932 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:32.392465 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:32.392482 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:32.392497 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:32.392511 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:32.393802 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:32.393815 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:32.393830 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:32.397287 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:32.436491 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:32.436920 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:32.436959 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:32.436982 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:32.437880 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.438878 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.439878 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.440880 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.441016 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:32.442596 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:32.443408 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:32.444195 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:32.444996 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:32.445762 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:32.445776 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:32.446637 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:32.489513 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:32.489952 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:32.489990 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:32.490015 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:32.490916 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.491915 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.492933 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.493936 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:32.494066 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:32.494092 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:32.494884 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:32.495669 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:32.496454 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:32.497242 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:32.497263 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:32.540985 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:32.704214 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.704263 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:32.709548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.709573 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:32.714835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.714850 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:32.720027 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.720041 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:32.720052 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:32.730669 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:32.741431 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:32.752237 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:32.969033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.969093 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:32.974411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.974439 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:32.979744 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.979758 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:32.984936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:32.984951 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:32.984963 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:32.995611 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:33.006371 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:33.017157 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:33.233911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.233970 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:33.239294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.239324 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:33.244579 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.244605 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:33.249784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.249800 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:33.249811 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:33.260456 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:33.271257 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:33.281996 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:33.498872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.498932 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:33.504255 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.504283 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:33.509590 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.509605 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:33.514783 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:33.514797 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:33.514808 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:33.514824 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:33.514837 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:33.514849 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:33.515289 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:33.515831 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:33.516373 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:33.516916 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:33.517034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:33.517886 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.617338 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.618169 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.717698 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.718991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.817953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.819167 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.918070 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:33.919735 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.018131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.020123 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.118516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.120575 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.218904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.220887 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.319047 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.321041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.419145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.421120 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.519261 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:34.519300 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:34.519321 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:34.519756 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:34.519800 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:34.519825 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:34.521163 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:34.522032 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:34.522068 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:34.525590 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:34.571724 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:34.572160 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:34.572200 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:34.572224 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:34.573121 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:34.574120 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:34.575116 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:34.576114 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:34.576249 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:34.576671 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:34.577483 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:34.578267 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:34.579052 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:34.579837 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:34.579858 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:34.623196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:34.832872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:34.832916 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:34.838183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:34.838205 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:34.843452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:34.843473 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:34.848664 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:34.848679 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:34.848690 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:34.859338 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:34.870066 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:34.880826 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:35.097761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.097829 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:35.103153 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.103171 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:35.108357 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.108373 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:35.113573 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.113588 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:35.113600 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:35.124226 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:35.134968 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:35.145770 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:35.362623 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.362685 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:35.367979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.368008 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:35.373209 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.373233 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:35.378425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.378440 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:35.378452 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:35.389072 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:35.399790 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:35.410517 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:35.627199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.627259 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:35.632561 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.632579 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:35.637761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.637776 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:35.642959 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:35.642974 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:35.642985 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:35.643001 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:35.643014 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:35.643027 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:35.643485 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:35.644032 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:35.644585 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:35.645132 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:35.645249 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:35.645637 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:35.745585 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:35.746036 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:35.846027 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:35.846512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:35.946349 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:35.946802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.046738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.047192 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.147151 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.147589 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.247506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.247956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.347648 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.348098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.447822 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.448207 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.547885 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.548307 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.648207 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:36.648274 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:36.648298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:36.648713 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:36.648756 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:36.648781 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:36.650118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:36.650144 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:36.650168 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:36.653700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:36.656802 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:36.656836 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:36.656856 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:36.656876 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:36.656899 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:36.656925 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:36.656948 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:36.658274 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:36.658699 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:36.658740 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:36.662252 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:36.700635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:36.701057 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:36.701093 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:36.701117 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:36.702011 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.703008 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.704005 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.705002 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.705139 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:36.705558 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:36.706372 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:36.707158 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:36.707940 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:36.708724 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:36.708749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:36.709632 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:36.752543 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:36.753007 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:36.753049 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:36.753074 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:36.753974 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.754988 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.755998 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.757008 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:36.757152 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:36.757199 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:36.758002 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:36.758803 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:36.759599 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:36.760390 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:36.760408 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:36.804185 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:36.967074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:36.967121 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:36.972427 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:36.972441 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:36.977639 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:36.977654 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:36.982830 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:36.982844 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:36.982855 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:36.993492 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:37.004246 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:37.015048 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:37.231869 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.231928 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:37.237197 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.237212 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:37.242389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.242403 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:37.247579 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.247593 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:37.247604 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:37.258232 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:37.268962 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:37.279763 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:37.496456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.496516 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:37.501799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.501814 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:37.506994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.507008 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:37.512218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.512232 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:37.512243 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:37.522894 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:37.533706 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:37.544516 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:37.761341 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.761401 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:37.766712 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.766729 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:37.771919 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.771947 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:37.777138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:37.777152 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:37.777163 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:37.777180 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:37.777205 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:37.777219 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:37.777660 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:37.778218 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:37.778758 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:37.779298 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:37.779416 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:37.780263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:37.879724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:37.880569 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:37.979814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:37.981428 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.079947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.081532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.180036 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.182087 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.280403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.282393 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.380652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.382704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.480813 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.482767 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.581189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.583248 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.681366 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.683342 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.781467 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:38.781506 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:38.781528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:38.781944 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:38.781987 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:38.782011 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:38.783354 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:38.784222 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:38.784261 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:38.787773 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:38.834145 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:38.834564 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:38.834604 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:38.834629 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:38.835528 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:38.836550 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:38.837563 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:38.838595 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:38.838734 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:38.839151 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:38.839968 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:38.840777 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:38.841581 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:38.842373 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:38.842394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:38.885608 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:39.095391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.095443 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:39.100745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.100773 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:39.105985 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.106000 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:39.111197 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.111210 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:39.111222 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:39.121857 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:39.132571 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:39.143302 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:39.359871 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.359930 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:39.365258 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.365288 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:39.370592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.370607 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:39.375779 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.375793 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:39.375804 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:39.386437 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:39.397198 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:39.407970 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:39.624596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.624656 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:39.629977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.630007 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:39.635308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.635325 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:39.640504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.640519 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:39.640530 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:39.651150 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:39.661869 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:39.672571 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:39.889467 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.889527 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:39.894841 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.894869 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:39.900131 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.900145 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:39.905330 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:39.905344 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:39.905366 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:39.905384 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:39.905397 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:39.905410 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:39.905851 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:39.906393 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:39.906932 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:39.907473 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:39.907591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:39.907981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.007656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.008119 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.107745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.108212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.208177 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.208651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.308526 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.308979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.408898 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.409351 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.509131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.509571 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.609227 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.609678 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.709597 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.710044 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.809871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.810319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.910284 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:40.910327 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:40.910348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:40.910765 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:40.910808 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:40.910832 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:40.912170 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:40.912200 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:40.912226 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:40.915742 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:40.918834 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:40.918867 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:40.918888 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:40.918907 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:40.918930 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:40.918978 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:40.919003 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:40.920333 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:40.920752 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:40.920793 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:40.924311 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:40.962839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:40.963272 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:40.963312 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:40.963336 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:40.964234 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:40.965238 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:40.966236 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:40.967231 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:40.967361 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:40.967782 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:40.968605 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:40.969391 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:40.970163 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:40.970933 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:40.970950 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:40.971817 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:41.014695 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:41.015171 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:41.015214 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:41.015240 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:41.016139 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:41.017168 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:41.018169 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:41.019165 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:41.019296 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:41.019321 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:41.020117 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:41.020902 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:41.021689 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:41.022474 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:41.022495 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:41.066192 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:41.229318 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.229356 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.234673 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.234706 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.239997 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.240014 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.245230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.245259 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.245272 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:41.255910 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:41.266632 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:41.277407 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:41.294368 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.294434 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.299669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.299691 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.304941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.304956 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.310146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.310160 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:41.310172 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:12:41.320756 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:12:41.331521 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:12:41.342276 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:12:41.494328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.494387 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.499671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.499692 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.504937 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.504957 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.510161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.510175 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.510186 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:41.520781 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:41.531547 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:41.542272 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:41.559640 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.559698 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.564982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.565001 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.570195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.570209 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.575390 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.575404 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:41.575415 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:12:41.586060 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:12:41.596776 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:12:41.607563 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:12:41.758912 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.758971 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:41.764305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.764333 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:41.769563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.769578 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:41.774754 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:41.774768 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:41.774779 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:41.785425 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:41.796206 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:41.806995 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:42.023872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:42.023945 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:42.029269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:42.029303 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:42.034615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:42.034633 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:42.039808 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:42.039821 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:42.039831 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:42.039848 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:42.039861 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:42.039873 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:42.040315 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:42.040859 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:42.041401 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:42.041940 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:42.042058 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:42.042436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.142373 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.142810 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.242725 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.243180 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.342837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.343279 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.442997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.443444 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.543185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.543634 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.643505 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.643956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.743879 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.744304 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.843981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.844403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.944172 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:42.944616 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:43.044346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:43.044397 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:43.044418 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:43.044813 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:43.044854 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:43.044878 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:43.046223 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:43.046253 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:43.046278 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:43.049816 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:43.097028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:43.097481 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:43.097521 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:43.097546 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:43.098443 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:43.099444 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:43.100441 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:43.101441 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:43.101573 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:43.101996 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:43.102805 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:43.103585 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:43.104374 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:43.105156 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:43.105175 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:43.148476 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:43.357883 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.357932 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:43.363208 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.363233 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:43.368477 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.368498 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:43.373701 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.373716 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:43.373727 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:43.384379 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:43.395145 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:43.405891 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:43.622502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.622562 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:43.627854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.627870 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:43.633068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.633089 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:43.638292 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.638311 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:43.638323 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:43.648911 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:43.659689 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:43.670498 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:43.887087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.887146 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:43.892422 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.892438 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:43.897593 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.897609 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:43.902792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:43.902805 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:43.902817 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:43.913451 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:43.924228 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:43.935017 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:44.151822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:44.151908 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:44.157190 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:44.157206 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:44.162390 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:44.162404 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:44.167610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:44.167635 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:44.167661 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:44.167678 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:44.167690 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:44.167703 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:44.168144 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:44.168695 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:44.169237 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:44.169776 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:44.169894 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:44.170271 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.270016 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.270461 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.370209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.370655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.470531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.470973 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.570754 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.571199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.671160 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.671609 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.771439 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.771878 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.871817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.872205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.972084 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:44.972527 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:45.072183 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:45.072641 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:45.172560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:45.172599 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:45.172620 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:45.173038 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:45.173081 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:45.173104 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:45.174438 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:45.174463 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:45.174487 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:45.178072 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:45.225028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:45.225463 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:45.225502 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:45.225526 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:45.226423 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.227419 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.228420 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.229422 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.229553 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:45.229971 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:45.230780 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:45.231566 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:45.232347 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:45.233134 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:45.233155 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:45.276004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:45.486091 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.486131 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:45.491484 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.491500 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:45.496702 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.496722 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:45.501924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.501940 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:45.501951 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:45.512505 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:45.523142 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:45.533774 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:45.750363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.750406 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:45.755707 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.755724 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:45.760918 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.760934 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:45.766162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:45.766178 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:45.766189 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:45.776784 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:45.787417 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:45.798037 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:45.812224 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:45.812258 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/  9mV
2023-04-27 06:12:45.812280 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:45.812310 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:45.812343 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:45.812373 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:45.812397 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:45.813741 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:45.814161 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:45.814230 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:45.817784 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:45.864556 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:45.864966 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:45.865002 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:45.865026 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:45.865922 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.866938 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.867947 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.868954 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:45.869095 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:45.869491 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:45.870306 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:45.871107 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:45.871910 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:45.872711 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:45.872730 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:45.915530 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:46.014863 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.014909 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:46.020282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.020468 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:46.025727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.025743 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:46.030941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.030957 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:46.030969 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:46.041557 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:46.052183 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:46.062804 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:46.279553 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.279594 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:46.284951 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.284982 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:46.290270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.290287 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:46.295483 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:46.295500 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:46.295510 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:46.295527 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:46.295540 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:46.295553 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:46.295996 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:46.296546 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:46.297095 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:46.297642 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:46.297763 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:46.298141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.397933 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.398385 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.498178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.498610 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.598556 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.598987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.698942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.699374 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.799370 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.799810 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.899741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:46.900180 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.000063 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.000502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.100470 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.100911 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.200871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.201307 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.301245 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:47.301291 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:47.301314 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:47.301706 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:47.301744 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:47.301768 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:47.303113 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:47.303150 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:47.303187 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:47.306726 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:47.353897 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:47.354306 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:47.354341 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:47.354365 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:47.355266 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:47.356280 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:47.357294 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:47.358300 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:47.358438 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:47.358838 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:47.359658 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:47.360464 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:47.361262 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:47.362061 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:47.362086 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:47.404937 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:47.614886 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.614930 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:47.620265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.620282 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:47.625477 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.625493 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:47.630691 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.630706 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:47.630717 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:47.641306 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:47.651937 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:47.662603 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:47.879259 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.879319 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:47.884585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.884604 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:47.889843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.889866 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:47.895076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:47.895092 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:47.895104 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:47.905689 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:47.916330 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:47.926956 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:48.143434 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.143486 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:48.148789 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.148806 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:48.154014 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.154029 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:48.159226 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.159242 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:48.159254 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:48.169836 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:48.180464 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:48.191129 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:48.407808 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.407846 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:48.413125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.413143 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:48.418373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.418390 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:48.423605 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:48.423620 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:48.423630 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:48.423647 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:48.423659 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:48.423671 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:48.424113 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:48.424662 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:48.425213 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:48.425760 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:48.425881 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:48.426725 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.526024 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.526850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.626283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.627554 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.726565 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.727765 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.826948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.828580 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.927337 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:48.928926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.027737 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.029390 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.128105 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.129677 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.228479 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.230127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.328928 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.330530 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.429388 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:49.429433 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:49.429455 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:49.429846 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:49.429885 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:49.429910 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:49.431264 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:49.432124 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:49.432185 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:49.435734 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:49.482082 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:49.482490 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:49.482526 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:49.482550 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:49.483453 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:49.484470 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:49.485485 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:49.486490 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:49.486627 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:49.487027 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:49.487849 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:49.488666 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:49.489472 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:49.490290 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:49.490318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:49.533157 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:49.743191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:49.743225 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:49.748514 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:49.748539 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:49.753826 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:49.753844 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:49.759056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:49.759084 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:49.759106 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:49.769678 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:49.780308 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:49.790930 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:50.007541 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.007586 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:50.012931 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.012958 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:50.018238 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.018253 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:50.023463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.023491 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:50.023514 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:50.034110 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:50.044760 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:50.055408 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:50.272220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.272261 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:50.277614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.277643 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:50.282974 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.282997 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:50.288194 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.288210 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:50.288221 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:50.298798 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:50.309406 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:50.320068 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:50.333752 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:50.333787 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:50.333808 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:50.333828 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:50.334304 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:50.334337 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:50.334368 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:50.335721 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:50.336116 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:50.336166 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:50.339709 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:50.386455 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:50.386879 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:50.386938 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:50.386964 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:50.387867 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:50.388887 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:50.389904 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:50.390911 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:50.391056 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:50.396033 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:50.396866 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:50.397671 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:50.398470 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:50.399264 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:50.399289 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:50.442143 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:50.536732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.536769 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:50.542125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.542154 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:50.547388 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.547405 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:50.552585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:50.552601 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:50.552612 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:50.552628 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:50.552641 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:50.552653 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:50.553093 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:50.553646 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:50.554191 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:50.554740 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:50.554862 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:50.555240 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.655034 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.655466 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.755360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.755791 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.855783 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.856199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.955888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:50.956313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.056112 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.056562 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.156404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.156851 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.256827 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.257282 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.356935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.357371 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.457209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.457651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.557392 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:51.557437 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:51.557459 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:51.557851 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:51.557889 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:51.557913 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:51.559263 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:51.559301 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:51.559336 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:51.562873 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:51.609837 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:51.610248 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:51.610284 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:51.610308 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:51.611207 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:51.612229 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:51.613245 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:51.614255 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:51.614392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:51.614789 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:51.615601 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:51.616407 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:51.617202 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:51.617979 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:51.617997 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:51.660872 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:51.870705 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:51.870737 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:51.876001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:51.876022 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:51.881299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:51.881315 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:51.886511 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:51.886526 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:51.886537 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:51.897132 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:51.907764 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:51.918399 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:52.135039 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.135086 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:52.140397 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.140425 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:52.145600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.145617 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:52.150808 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.150823 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:52.150834 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:52.161413 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:52.172031 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:52.182658 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:52.399210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.399247 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:52.404581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.404597 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:52.409792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.409808 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:52.414999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.415014 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:52.415025 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:52.425628 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:52.436278 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:52.446897 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:52.663613 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.663651 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:52.668958 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.668973 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:52.674167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.674183 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:52.679372 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:52.679387 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:52.679397 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:52.679413 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:52.679425 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:52.679438 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:52.679877 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:52.680426 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:52.680972 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:52.681518 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:52.681639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:52.682449 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:52.781945 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:52.782741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:52.882324 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:52.883571 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:52.982666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:52.983855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.083043 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.084293 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.183122 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.184673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.283405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.285016 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.383706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.385267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.483893 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.485501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.584110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.585673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.684363 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:53.684416 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:53.684439 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:53.684834 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:53.684876 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:53.684900 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:53.686250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:53.687105 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:53.687141 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:53.690697 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:53.736760 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:53.737167 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:53.737201 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:53.737224 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:53.738126 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:53.739139 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:53.740147 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:53.741179 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:53.741314 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:53.741711 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:53.742525 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:53.743324 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:53.744126 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:53.744937 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:53.744964 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:53.787805 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:53.998034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:53.998071 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:54.003423 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.003465 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:54.008642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.008658 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:54.013852 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.013867 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:54.013878 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:54.024465 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:54.035087 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:54.045697 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:54.262524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.262568 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:54.267866 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.267882 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:54.273073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.273089 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:54.278295 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.278309 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:54.278321 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:54.288901 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:54.299523 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:54.310162 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:54.526592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.526628 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:54.531968 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.531995 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:54.537210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.537227 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:54.542428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.542443 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:54.542454 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:54.553029 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:54.563646 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:54.574265 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:54.588396 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:54.588430 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:54.588450 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:54.588470 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:54.588493 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:54.588521 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:54.588545 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:54.589884 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:54.590283 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:54.590324 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:54.593863 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:54.640453 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:54.640862 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:54.640896 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:54.640920 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:54.641817 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:54.642832 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:54.643839 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:54.644848 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:54.644987 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:54.645378 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:54.646190 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:54.646983 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:54.647788 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:54.648600 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:54.648618 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:54.691445 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:54.791033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.791068 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:54.796414 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.796430 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:54.801599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.801614 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:54.806809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:54.806823 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:54.806833 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:54.806849 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:54.806861 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:54.806874 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:54.807313 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:54.807861 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:54.808406 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:54.808953 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:54.809074 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:54.809485 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:54.909198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:54.909623 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.009543 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.009976 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.109778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.110203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.210150 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.210574 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.310370 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.310794 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.410461 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.410888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.510552 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.510975 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.610704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.611130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.710810 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.711244 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.811061 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:55.811109 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:55.811130 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:55.811522 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:55.811560 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:55.811584 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:55.812947 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:55.812998 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:55.813027 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:55.816576 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:55.863497 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:55.863908 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:55.863943 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:55.863968 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:55.864887 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:55.865910 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:55.866916 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:55.867923 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:55.868065 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:55.868460 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:55.869274 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:55.870077 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:55.870871 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:55.871668 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:55.871693 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:55.914519 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:56.124884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.124929 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:56.130245 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.130262 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:56.135453 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.135469 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:56.140646 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.140663 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:56.140675 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:56.151277 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:56.161901 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:56.172528 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:56.389244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.389283 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:56.394603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.394619 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:56.399810 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.399826 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:56.405020 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.405036 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:56.405048 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:56.415647 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:56.426262 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:56.436906 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:56.653633 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.653696 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:56.658987 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.659003 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:56.664180 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.664196 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:56.669380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.669393 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:56.669417 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:56.680031 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:56.690774 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:56.701541 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:56.918387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.918447 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:56.923745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.923762 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:56.928942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.928957 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:56.934154 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:56.934170 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:56.934180 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:56.934197 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:56.934210 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:56.934222 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:56.934663 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:56.935207 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:56.935748 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:56.936289 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:56.936409 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:56.937217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.036594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.037436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.136824 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.138112 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.237116 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.238331 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.337421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.338700 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.437584 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.438801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.537752 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.539429 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.638196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.639819 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.738298 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.739979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.838528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.840125 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.938624 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:57.938665 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:12:57.938686 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:57.939104 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:57.939147 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:12:57.939191 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:57.940534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:57.941410 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:57.941448 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:12:57.944963 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:57.991146 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:57.991577 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:57.991616 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:12:57.991640 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:12:57.992552 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:57.993558 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:57.994553 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:57.995547 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:57.995677 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:57.996096 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:57.996908 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:57.997700 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:57.998484 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:57.999268 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:57.999289 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:58.042495 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:58.252325 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.252370 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:12:58.257674 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.257689 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:12:58.262872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.262887 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:12:58.268065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.268079 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:12:58.268091 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:58.278741 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:58.289467 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:58.300241 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:58.516936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.516995 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:12:58.522267 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.522283 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:12:58.527460 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.527474 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:12:58.532578 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.532593 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:12:58.532605 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:58.543219 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:58.553912 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:58.564641 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:58.781320 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.781380 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:12:58.786626 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.786641 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:12:58.791813 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.791841 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:12:58.797024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:58.797040 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:12:58.797051 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:12:58.807665 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:12:58.818429 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:12:58.829181 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:12:58.843445 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:12:58.843504 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:12:58.843527 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:12:58.843548 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:12:58.843571 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:58.843601 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:12:58.843625 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:58.844965 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:12:58.845392 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:12:58.845434 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:12:58.848958 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:12:58.895532 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:12:58.895967 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:12:58.896007 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:12:58.896031 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:12:58.896933 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:58.897942 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:58.898938 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:58.899934 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:12:58.900064 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:12:58.900488 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:12:58.901304 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:58.902091 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:58.902877 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:12:58.903662 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:12:58.903683 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:12:58.947019 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:12:59.045812 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:59.045859 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:12:59.051174 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:59.051189 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:12:59.056373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:59.056390 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:12:59.061571 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:12:59.061586 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:12:59.061596 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:12:59.061613 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:12:59.061626 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:12:59.061638 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:12:59.062079 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:59.062621 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:59.063162 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:59.063716 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:12:59.063835 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:12:59.064167 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.164204 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.164652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.264419 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.264866 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.364598 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.365045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.464823 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.465267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.564971 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.565426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.665365 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.665831 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.765769 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.766216 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.865998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.866441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.966114 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:12:59.966536 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:00.066413 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:00.066463 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:00.066485 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:00.066900 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:00.066941 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:00.066965 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:00.068303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:00.068336 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:00.068374 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:00.071895 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:00.118828 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:00.119259 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:00.119298 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:00.119322 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:00.120225 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:00.121238 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:00.122241 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:00.123244 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:00.123379 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:00.123802 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:00.124621 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:00.125441 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:00.126231 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:00.127019 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:00.127040 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:00.170109 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:00.380218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.380263 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:00.385598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.385615 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:00.390800 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.390816 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:00.396000 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.396015 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:00.396026 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:00.406621 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:00.417347 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:00.428089 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:00.644780 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.644840 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:00.650147 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.650163 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:00.655353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.655368 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:00.660551 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.660566 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:00.660577 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:00.671170 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:00.681914 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:00.692641 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:00.909505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.909563 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:00.914878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.914895 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:00.920094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.920109 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:00.925294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:00.925309 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:00.925320 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:00.935929 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:00.946688 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:00.957467 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:01.174246 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:01.174314 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:01.179612 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:01.179631 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:01.184817 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:01.184833 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:01.190041 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:01.190058 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:01.190068 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:01.190085 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:01.190098 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:01.190110 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:01.190551 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:01.191108 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:01.191654 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:01.192197 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:01.192323 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:01.193151 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.292364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.293195 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.392510 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.393764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.492840 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.494058 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.592997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.594643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.693065 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.695017 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.793216 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.795257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.893494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.895475 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.993661 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:01.996062 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:02.093850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:02.096219 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:02.194256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:02.194296 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:02.194318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:02.194735 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:02.194776 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:02.194800 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:02.196141 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:02.197045 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:02.197082 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:02.200611 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:02.247000 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:02.247436 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:02.247475 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:02.247498 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:02.248400 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:02.249410 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:02.250413 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:02.251416 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:02.251550 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:02.251967 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:02.252782 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:02.253583 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:02.254378 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:02.255167 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:02.255191 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:02.298390 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:02.508301 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.508345 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:02.513645 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.513674 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:02.518979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.518995 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:02.524181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.524196 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:02.524207 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:02.534848 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:02.545531 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:02.556298 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:02.773151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.773210 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:02.778567 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.778602 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:02.783923 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.783939 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:02.789119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:02.789134 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:02.789146 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:02.799766 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:02.810481 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:02.821206 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:03.038003 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.038071 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:03.043410 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.043440 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:03.048705 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.048721 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:03.053904 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.053919 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:03.053930 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:03.064579 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:03.075337 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:03.086066 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:03.302669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.302729 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:03.308068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.308098 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:03.313396 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.313412 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:03.318596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:03.318612 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:03.318622 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:03.318639 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:03.318664 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:03.318678 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:03.319119 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:03.319663 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:03.320214 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:03.320760 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:03.320881 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:03.321689 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.421198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.422008 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.521386 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.522673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.621570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.622786 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.721979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.725088 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:03.725123 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:03.725145 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:03.725164 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:03.725568 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.725599 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:03.725626 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:03.725650 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:03.726989 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:03.727016 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:03.727041 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:03.730576 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:03.777758 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:03.778194 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:03.778233 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:03.778258 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:03.779156 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:03.780174 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:03.781180 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:03.782184 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:03.782318 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:03.782734 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:03.783541 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:03.784328 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:03.785108 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:03.785889 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:03.785906 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:03.829129 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:03.829603 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.829678 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.929849 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:03.929902 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.029974 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.030039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.130131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.130180 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.230485 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.230538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.330935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:04.330978 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:04.330999 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:04.331022 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:04.331050 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:04.331073 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:04.332414 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:04.332813 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:04.332846 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:04.336368 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:04.383256 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:04.383690 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:04.383729 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:04.383753 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:04.384662 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:04.385672 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:04.386676 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:04.387678 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:04.387812 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:04.388203 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:04.389025 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:04.389820 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:04.390613 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:04.391402 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:04.391423 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:04.434689 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:04.644456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.644494 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:04.649804 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.649829 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:04.655116 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.655131 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:04.660317 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.660332 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:04.660344 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:04.670931 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:04.681691 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:04.692472 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:04.909374 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.909434 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:04.914760 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.914793 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:04.920102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.920118 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:04.925320 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:04.925336 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:04.925347 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:04.935995 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:04.946743 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:04.957537 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:05.174310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.174377 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:05.179717 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.179746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:05.185030 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.185046 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:05.190224 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.190239 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:05.190250 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:05.200899 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:05.211668 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:05.222447 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:05.439176 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.439250 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:05.444778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.444815 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:05.450099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.450115 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:05.455314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:05.455329 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:05.455340 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:05.455356 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:05.455369 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:05.455382 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:05.455823 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:05.456370 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:05.456918 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:05.457464 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:05.457582 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:05.458411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.557760 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.558626 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.657942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.659229 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.758134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.759350 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.858340 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.860001 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.958513 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:05.960119 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.058718 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.060753 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.159128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.161088 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.259345 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.261799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.359702 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.362080 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.460059 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:06.460097 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:06.460118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:06.460533 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:06.460579 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:06.460603 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:06.461939 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:06.462800 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:06.462836 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:06.466352 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:06.512583 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:06.513017 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:06.513056 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:06.513080 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:06.513976 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:06.514976 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:06.515972 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:06.516980 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:06.517118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:06.517536 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:06.518351 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:06.519137 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:06.519921 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:06.520705 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:06.520730 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:06.564043 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:06.773522 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:06.773577 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:06.778902 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:06.778930 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:06.784139 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:06.784160 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:06.789344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:06.789370 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:06.789383 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:06.800023 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:06.810775 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:06.821534 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:07.038405 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.038458 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:07.043739 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.043762 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:07.049027 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.049043 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:07.054240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.054255 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:07.054267 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:07.064854 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:07.075466 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:07.086119 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:07.302816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.302852 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:07.308168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.308193 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:07.313490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.313506 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:07.318696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.318711 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:07.318723 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:07.329304 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:07.339922 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:07.350544 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:07.567307 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.567344 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:07.572685 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.572713 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:07.578035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.578051 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:07.583247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.583262 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:07.583272 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:07.583289 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:07.583301 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:07.583314 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:07.583755 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:07.584307 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:07.584855 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:07.585402 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:07.585523 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:07.588516 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:07.588532 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:07.588543 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:07.588553 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:07.588572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.588586 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:07.588600 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:07.588612 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:07.589910 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:07.590299 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:07.590331 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:07.593801 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:07.640715 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:07.641127 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:07.641162 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:07.641186 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:07.642086 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:07.643104 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:07.644111 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:07.645117 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:07.645256 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:07.645647 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:07.646458 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:07.647252 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:07.648056 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:07.648853 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:07.648881 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:07.691682 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:07.692109 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.692174 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.792319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.792399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.892606 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.892655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.901878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.901912 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:07.907273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.907289 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:07.912479 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.912495 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:07.917684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:07.917699 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:07.917711 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:13:07.928300 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:13:07.938921 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:13:07.949570 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:13:07.992983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:07.993031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.093048 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.093482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.166147 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.166184 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:08.171470 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.171486 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:08.176694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.176711 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:08.181910 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.181925 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:08.181936 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:13:08.192532 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:13:08.203142 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:13:08.213780 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:13:08.225267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.225313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.325531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.325574 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.426047 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.426462 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.526151 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.526573 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.627007 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:08.627048 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:08.627069 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:08.627092 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:08.627119 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:08.627143 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:08.628504 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:08.628902 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:08.628935 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:08.632474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:08.679276 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:08.679683 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:08.679717 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:08.679741 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:08.680665 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:08.681687 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:08.682698 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:08.683704 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:08.683839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:08.684230 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:08.685043 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:08.685842 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:08.686639 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:08.687434 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:08.687457 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:08.730304 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:08.940313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.940346 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:08.945641 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.945683 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:08.950989 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.951009 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:08.961971 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:08.962004 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:08.962021 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:08.972690 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:08.983355 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:08.993990 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:09.210625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.210680 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:09.215991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.216021 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:09.221254 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.221270 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:09.226465 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.226481 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:09.226493 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:09.237077 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:09.247711 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:09.258344 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:09.475130 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.475168 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:09.480475 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.480491 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:09.485681 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.485697 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:09.490895 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.490911 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:09.490923 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:09.501500 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:09.512123 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:09.522778 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:09.739272 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.739316 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:09.744667 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.744697 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:09.749947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.749968 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:09.755163 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:09.755179 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:09.755189 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:09.755207 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:09.755220 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:09.755233 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:09.755677 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:09.756227 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:09.756775 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:09.757327 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:09.757448 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:09.758684 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:09.857501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:09.859073 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:09.957654 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:09.959804 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.057859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.060202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.158106 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.160988 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.258476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.261185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.358723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.361593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.458963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.461713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.559172 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.562379 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.659570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.662640 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.759713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:10.759756 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:10.759777 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:10.760176 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:10.760215 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:10.760239 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:10.761577 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:10.763281 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:10.763324 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:10.766859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:10.812425 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:10.812860 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:10.812899 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:10.812923 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:10.813825 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:10.814830 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:10.815834 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:10.816839 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:10.816978 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:10.817397 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:10.818214 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:10.819007 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:10.819797 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:10.820603 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:10.820631 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:10.863887 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:11.073399 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.073444 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:11.078722 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.078746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:11.084017 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.084052 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:11.089257 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.089272 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:11.089283 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:11.099932 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:11.110692 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:11.121435 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:11.338098 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.338157 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:11.343505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.343535 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:11.348831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.348847 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:11.354034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.354050 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:11.354061 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:11.364653 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:11.375417 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:11.386153 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:11.602759 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.602828 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:11.608171 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.608206 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:11.613508 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.613524 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:11.618708 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.618724 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:11.618735 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:11.629409 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:11.640178 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:11.650934 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:11.867626 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.867695 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:11.873042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.873072 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:11.878411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.878428 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:11.883619 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:11.883634 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:11.883644 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:11.883661 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:11.883674 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:11.883686 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:11.884126 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:11.884672 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:11.885220 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:11.885762 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:11.885882 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:11.888855 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:11.888872 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/  9mV
2023-04-27 06:13:11.888882 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:11.888908 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:11.888932 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:11.888946 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:11.888960 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:11.888973 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:11.890276 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:11.890647 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:11.890663 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:11.894109 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:11.940747 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:11.941186 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:11.941225 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:11.941249 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:11.942147 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:11.943149 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:11.944175 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:11.945183 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:11.945317 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:11.945715 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:11.946525 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:11.947318 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:11.948111 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:11.948895 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:11.948912 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:11.992190 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:11.992681 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:11.992730 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.092921 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.092996 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.193203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.193255 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.293277 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.293694 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.393494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.393936 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.493934 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.494348 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.594034 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.594480 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.694439 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.694867 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.794618 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.795063 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.895038 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:12.895077 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:12.895098 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:12.895487 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:12.895522 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:12.895546 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:12.896887 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:12.896918 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:12.896945 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:12.900473 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:12.947631 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:12.948035 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:12.948066 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:12.948090 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:12.948989 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:12.950000 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:12.951008 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:12.952005 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:12.952142 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:12.952579 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:12.953394 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:12.954185 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:12.954973 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:12.955766 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:12.955789 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:12.998948 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:13.208841 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.208888 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:13.214196 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.214222 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:13.219506 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.219521 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:13.224708 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.224724 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:13.224735 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:13.235388 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:13.246120 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:13.256856 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:13.473708 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.473767 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:13.479094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.479123 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:13.484395 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.484410 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:13.489620 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.489635 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:13.489658 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:13.500338 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:13.511111 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:13.521783 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:13.738681 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.738741 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:13.744073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.744103 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:13.749396 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.749411 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:13.754596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:13.754611 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:13.754622 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:13.765277 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:13.776008 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:13.786802 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:14.003569 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:14.003646 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:14.009156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:14.009189 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:14.014486 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:14.014503 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:14.019694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:14.019709 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:14.019719 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:14.019736 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:14.019748 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:14.019761 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:14.020212 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:14.020762 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:14.021311 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:14.021858 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:14.021979 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:14.022792 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.122231 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.123031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.222643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.223891 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.323054 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.324214 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.423213 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.424454 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.523334 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.524903 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.623448 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.625486 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.723903 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.725848 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.824208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.826733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.924347 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:14.927099 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:15.024747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:15.024796 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:15.024817 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:15.025233 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:15.025275 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:15.025299 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:15.026635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:15.028305 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:15.028350 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:15.031872 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:15.077303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:15.077737 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:15.077776 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:15.077800 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:15.078698 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.079696 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.080718 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.081727 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.081859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:15.082276 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:15.083085 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:15.083872 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:15.084656 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:15.085443 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:15.085465 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:15.128653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:15.338662 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.338699 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:15.343965 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.343988 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:15.349249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.349272 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:15.354468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.354482 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:15.354493 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:15.365111 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:15.375858 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:15.386619 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:15.603484 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.603544 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:15.608854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.608876 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:15.614063 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.614080 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:15.619285 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.619300 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:15.619311 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:15.629910 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:15.640509 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:15.651151 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:15.664887 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:15.664924 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:15.664945 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:15.664966 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:15.665436 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:15.665469 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:15.665493 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:15.666835 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:15.667228 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:15.667261 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:15.670811 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:15.717608 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:15.718022 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:15.718057 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:15.718081 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:15.718982 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.720002 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.721014 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.722024 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:15.722159 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:15.722555 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:15.723370 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:15.724172 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:15.724969 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:15.725741 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:15.725756 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:15.768544 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:15.867863 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.867907 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:15.873273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.873303 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:15.878537 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.878553 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:15.883762 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:15.883777 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:15.883789 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:15.894366 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:15.904980 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:15.915622 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:16.132333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:16.132381 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:16.137669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:16.137685 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:16.142890 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:16.142907 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:16.148100 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:16.148115 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:16.148126 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:16.148142 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:16.148165 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:16.148184 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:16.148626 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:16.149172 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:16.149718 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:16.150261 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:16.150382 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:16.150761 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.250566 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.250991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.350857 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.351281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.451041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.451466 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.551434 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.551861 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.651798 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.652202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.751920 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.752337 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.852098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.852521 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.952192 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:16.952617 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:17.052289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:17.052724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:17.152605 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:17.152644 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:17.152665 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:17.153057 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:17.153093 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:17.153117 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:17.154463 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:17.154491 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:17.154516 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:17.158047 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:17.205101 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:17.205528 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:17.205564 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:17.205589 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:17.206490 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:17.207507 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:17.208515 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:17.209528 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:17.209663 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:17.210058 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:17.210869 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:17.211668 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:17.212472 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:17.213274 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:17.213298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:17.256229 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:17.466533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.466571 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:17.471904 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.471920 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:17.477118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.477134 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:17.482324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.482339 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:17.482350 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:17.492952 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:17.503581 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:17.514219 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:17.730806 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.730845 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:17.736159 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.736176 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:17.741362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.741377 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:17.746563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.746578 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:17.746589 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:17.757190 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:17.767841 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:17.778473 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:17.994967 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:17.995007 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:18.000290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:18.000311 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:18.005511 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:18.005527 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:18.010723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:18.010739 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:18.010750 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:18.021341 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:18.031961 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:18.042585 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:18.259312 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:18.259371 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:18.264695 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:18.264711 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:18.269902 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:18.269922 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:18.275118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:18.275133 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:18.275143 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:18.275160 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:18.275173 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:18.275185 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:18.275628 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:18.276176 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:18.276724 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:18.277271 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:18.277391 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:18.278202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.377748 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.378541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.478036 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.479281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.578370 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.579541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.678789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.680115 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.779269 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.780496 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.879671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.880972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.979899 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:18.981088 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:19.080140 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:19.081452 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:19.180270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:19.181874 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:19.280676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:19.280718 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:19.280739 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:19.281155 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:19.281198 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:19.281222 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:19.282562 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:19.283427 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:19.283466 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:19.286989 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:19.333329 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:19.333755 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:19.333807 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:19.333833 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:19.334736 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.335758 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.336769 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.337782 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.337921 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:19.338347 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:19.339166 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:19.339968 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:19.340774 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:19.341570 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:19.341591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:19.384781 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:19.485970 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:19.486011 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:19.486032 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:19.486052 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:19.486468 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:19.486512 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:19.486537 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:19.487870 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:19.488263 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:19.488301 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:19.491821 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:19.538375 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:19.538804 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:19.538843 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:19.538867 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:19.539763 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.540763 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.541764 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.542761 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:19.542891 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:19.543309 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:19.544120 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:19.544918 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:19.545689 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:19.546457 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:19.546472 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:19.589772 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:19.596009 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.596048 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:19.601363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.601381 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:19.606563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.606577 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:19.611759 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.611777 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:19.611789 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:19.622407 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:19.633139 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:19.643945 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:19.860493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.860553 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:19.865982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.866000 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:19.871178 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.871192 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:19.876392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:19.876410 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:19.876422 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:19.887082 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:19.897829 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:19.908575 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:20.125416 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.125484 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:20.130767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.130786 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:20.135993 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.136008 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:20.141190 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.141204 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:20.141215 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:20.151825 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:20.162594 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:20.173380 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:20.390316 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.390376 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:20.395675 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.395690 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:20.400869 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.400884 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:20.406062 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:20.406076 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:20.406087 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:20.406103 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:20.406116 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:20.406129 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:20.406569 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:20.407112 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:20.407652 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:20.408193 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:20.408313 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:20.409121 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.508412 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.509262 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.608732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.610043 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.709045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.710282 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.809210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.810499 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.909361 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:20.910593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.009479 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.011167 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.109749 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.111350 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.209967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.211648 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.310369 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.311968 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.410724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:21.410764 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:21.410785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:21.411199 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:21.411242 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:21.411266 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:21.412606 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:21.413475 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:21.413512 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:21.417039 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:21.463154 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:21.463591 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:21.463630 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:21.463654 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:21.464555 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:21.465561 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:21.466558 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:21.467553 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:21.467683 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:21.468099 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:21.468916 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:21.469710 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:21.470494 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:21.471281 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:21.471301 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:21.514631 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:21.724323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:21.724369 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:21.729713 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:21.729742 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:21.734953 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:21.734971 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:21.740168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:21.740187 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:21.740199 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:21.750847 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:21.761568 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:21.772307 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:21.989101 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:21.989167 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:21.994483 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:21.994502 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:21.999684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:21.999700 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:22.004881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.004902 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:22.004915 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:22.015556 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:22.026312 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:22.037101 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:22.253953 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.254015 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:22.259314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.259330 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:22.264527 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.264542 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:22.269721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.269735 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:22.269747 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:22.280436 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:22.291206 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:22.301946 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:22.518558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.518620 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:22.523899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.523916 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:22.529098 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.529120 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:22.534305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:22.534321 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:22.534332 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:22.534350 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:22.534363 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:22.534376 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:22.534818 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:22.535362 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:22.535905 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:22.536447 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:22.536568 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:22.536947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.636744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.637220 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.736978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.737435 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.837187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.837636 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.937290 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:22.937750 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.037746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.038218 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.137963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.138411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.238051 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.238504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.338232 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.338706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.438596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.439045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.539018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:23.539062 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:23.539083 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:23.539499 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:23.539541 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:23.539565 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:23.540936 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:23.540974 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:23.541001 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:23.544552 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:23.547639 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:23.547669 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:23.547690 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:23.547710 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:23.547739 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:23.547783 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:23.547814 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:23.549141 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:23.549546 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:23.549573 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:23.553034 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:23.591733 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:23.592180 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:23.592221 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:23.592263 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:23.593163 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.594163 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.595165 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.596174 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.596318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:23.596736 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:23.597568 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:23.598360 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:23.599146 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:23.599932 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:23.599953 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:23.600788 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:23.643590 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:23.644060 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:23.644102 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:23.644128 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:23.645045 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.646049 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.647046 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.648042 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:23.648175 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:23.648203 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:23.648997 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:23.649785 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:23.650570 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:23.651353 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:23.651373 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:23.695203 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:23.858316 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:23.858357 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:23.863715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:23.863755 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:23.869065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:23.869081 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:23.874283 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:23.874297 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:23.874308 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:23.884937 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:23.895723 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:23.906497 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:24.123299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.123375 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:24.128841 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.128877 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:24.134182 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.134216 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:24.139413 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.139432 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:24.139444 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:24.150133 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:24.160871 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:24.171674 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:24.388253 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.388313 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:24.393634 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.393662 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:24.398920 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.398935 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:24.404115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.404129 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:24.404140 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:24.414790 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:24.425579 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:24.436288 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:24.653125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.653185 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:24.658510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.658538 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:24.663828 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.663843 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:24.669039 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:24.669053 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:24.669064 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:24.669081 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:24.669093 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:24.669106 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:24.669546 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:24.670088 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:24.670629 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:24.671170 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:24.671289 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:24.672121 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:24.771639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:24.772482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:24.872057 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:24.873358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:24.972420 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:24.973639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.072673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.073982 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.173112 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.174331 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.273477 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.274764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.373587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.374828 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.473793 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.475463 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.573956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.575559 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.674181 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:25.674230 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:25.674252 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:25.674667 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:25.674710 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:25.674734 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:25.676073 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:25.676936 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:25.676977 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:25.680496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:25.726818 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:25.727251 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:25.727289 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:25.727313 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:25.728229 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:25.729250 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:25.730262 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:25.731270 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:25.731408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:25.731813 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:25.732633 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:25.733420 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:25.734205 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:25.734990 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:25.735012 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:25.778286 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:25.988393 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:25.988434 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:25.993692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:25.993715 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:25.998975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:25.999012 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:26.004224 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.004244 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:26.004255 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:26.014893 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:26.025648 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:26.036448 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:26.253119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.253179 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:26.258533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.258587 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:26.263907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.263927 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:26.269119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.269133 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:26.269144 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:26.279798 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:26.290583 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:26.301369 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:26.517935 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.517995 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:26.523328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.523356 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:26.528580 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.528595 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:26.533793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.533815 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:26.533828 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:26.544415 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:26.555181 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:26.565914 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:26.782534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.782595 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:26.787932 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.787960 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:26.793252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.793270 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:26.798449 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:26.798463 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:26.798474 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:26.798490 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:26.798503 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:26.798516 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:26.798957 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:26.799499 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:26.800038 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:26.800583 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:26.800703 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:26.801528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:26.901093 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:26.901936 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.001463 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.002764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.101820 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.103045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.202115 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.203420 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.302537 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.303755 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.402842 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.404165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.503147 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.504344 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.603285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.604959 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.703388 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.705360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.803569 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:27.803620 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:27.803641 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:27.804060 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:27.804103 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:27.804127 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:27.805493 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:27.808601 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:27.808634 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:27.808655 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:27.808675 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:27.808698 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:27.808724 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:27.812244 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:27.812273 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:27.812299 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:27.812321 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:27.813650 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:27.814072 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:27.814113 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:27.817641 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:27.856009 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:27.856417 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:27.856453 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:27.856477 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:27.857373 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.858372 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.859367 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.860387 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.860527 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:27.862461 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:27.863298 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:27.864097 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:27.864884 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:27.865674 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:27.865695 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:27.866572 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:27.909509 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:27.909973 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:27.910016 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:27.910041 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:27.910941 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.914619 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.915654 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.916661 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:27.916801 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:27.916831 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:27.917629 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:27.918415 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:27.919200 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:27.919985 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:27.920007 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:27.963737 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:28.126733 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.126790 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:28.132108 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.132125 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:28.137305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.137320 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:28.142529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.142543 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:28.142555 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:28.153191 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:28.163944 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:28.174742 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:28.391615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.391677 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:28.396944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.396961 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:28.402162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.402177 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:28.407356 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.407371 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:28.407383 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:28.418035 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:28.428783 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:28.439567 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:28.656171 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.656236 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:28.661575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.661604 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:28.666794 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.666811 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:28.672004 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.672020 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:28.672032 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:28.682680 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:28.693375 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:28.704177 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:28.920834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.920893 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:28.926163 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.926178 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:28.931386 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.931403 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:28.936583 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:28.936599 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:28.936610 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:28.936627 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:28.936640 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:28.936652 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:28.937092 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:28.937646 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:28.938191 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:28.938734 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:28.938853 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:28.939663 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.038974 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.039819 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.139288 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.140581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.239405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.240965 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.339587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.341242 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.439733 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.441344 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.539954 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.541957 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.640210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.642208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.740341 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.742774 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.840575 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.842913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.940725 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:29.940767 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:29.940788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:29.941204 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:29.941246 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:29.941270 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:29.942608 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:29.943492 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:29.943530 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:29.947070 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:29.993268 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:29.993698 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:29.993737 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:29.993761 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:29.994658 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:29.995656 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:29.996654 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:29.997662 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:29.997798 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:29.998189 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:29.998998 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:29.999786 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:30.000571 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:30.001370 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:30.001392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:30.044710 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:30.254237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.254275 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:30.259540 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.259563 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:30.264818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.264833 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:30.270027 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.270041 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:30.270052 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:30.280655 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:30.291414 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:30.302170 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:30.518664 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.518724 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:30.524046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.524075 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:30.529377 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.529392 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:30.534573 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.534588 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:30.534599 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:30.545221 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:30.555986 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:30.566764 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:30.783523 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.783583 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:30.788913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.788941 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:30.794216 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.794235 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:30.799448 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:30.799462 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:30.799486 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:30.810108 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:30.820826 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:30.831582 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:31.048240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:31.048308 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:31.053635 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:31.053665 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:31.058979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:31.058996 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:31.064181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:31.064201 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:31.064211 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:31.064228 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:31.064241 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:31.064253 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:31.064696 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:31.065239 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:31.065783 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:31.066327 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:31.066445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:31.066840 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.166741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.167189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.266991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.267436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.367112 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.367529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.467482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.467925 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.567679 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.568122 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.668103 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.668565 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.768500 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.768951 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.868594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.869040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.968977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:31.969450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:32.069306 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:32.069355 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:32.069377 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:32.069792 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:32.069834 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:32.069858 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:32.071218 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:32.071245 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:32.071270 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:32.074796 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:32.077876 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:32.077904 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:32.077921 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:32.077937 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:32.077955 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:32.077977 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:32.077995 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:32.079307 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:32.079714 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:32.079748 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:32.083240 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:32.122000 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:32.122432 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:32.122472 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:32.122496 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:32.123395 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.124398 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.125400 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.126394 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.126525 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:32.126946 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:32.127759 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:32.128548 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:32.129319 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:32.130086 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:32.130101 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:32.130960 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:32.173864 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:32.174325 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:32.174367 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:32.174392 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:32.175291 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.176292 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.177299 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.178296 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:32.178427 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:32.178452 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:32.179248 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:32.180033 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:32.180819 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:32.181629 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:32.181653 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:32.225448 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:32.388469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.388521 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:32.393809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.393831 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:32.399089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.399104 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:32.404314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.404328 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:32.404339 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:32.414953 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:32.425731 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:32.436515 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:32.653105 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.653164 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:32.658487 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.658517 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:32.663840 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.663854 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:32.669038 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.669053 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:32.669064 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:32.679695 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:32.690459 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:32.701240 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:32.917936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.918003 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:32.923439 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.923474 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:32.928752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.928766 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:32.933944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:32.933958 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:32.933970 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:32.944576 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:32.955330 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:32.966070 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:33.182717 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:33.182786 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:33.188110 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:33.188137 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:33.193452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:33.193466 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:33.198606 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:33.198623 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:33.198633 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:33.198651 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:33.198663 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:33.198676 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:33.199117 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:33.199658 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:33.200206 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:33.200763 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:33.200883 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:33.201693 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.300962 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.301799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.401035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.402318 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.501273 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.502494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.601583 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.603260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.701980 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.703582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.802335 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.804018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.902728 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:33.904313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:34.002827 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:34.004485 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:34.102927 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:34.104926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:34.203209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:34.203252 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:34.203273 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:34.203689 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:34.203732 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:34.203756 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:34.205095 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:34.205963 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:34.206000 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:34.209532 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:34.255782 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:34.256194 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:34.256233 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:34.256256 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:34.257152 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:34.258151 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:34.259147 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:34.260144 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:34.260291 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:34.260707 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:34.261518 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:34.262327 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:34.263114 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:34.263899 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:34.263920 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:34.307251 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:34.516928 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.516966 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:34.522223 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.522245 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:34.527505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.527519 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:34.532715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.532731 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:34.532742 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:34.543387 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:34.554118 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:34.564867 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:34.781431 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.781491 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:34.786813 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.786841 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:34.792105 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.792119 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:34.797298 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:34.797312 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:34.797323 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:34.807976 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:34.818765 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:34.829549 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:35.046427 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.046495 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:35.051829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.051858 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:35.057140 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.057154 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:35.062338 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.062352 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:35.062364 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:35.072995 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:35.083761 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:35.094551 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:35.311313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.311373 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:35.316688 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.316716 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:35.321988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.322002 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:35.327178 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:35.327192 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:35.327202 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:35.327219 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:35.327232 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:35.327245 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:35.327685 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:35.328245 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:35.328792 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:35.329334 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:35.329456 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:35.330267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.429708 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.430522 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.530139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.531403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.630309 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.631510 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.730654 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.731913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.830737 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.832313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.931165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:35.932440 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.031286 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.032526 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.131622 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.133267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.232044 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.233654 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.332203 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:36.332243 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:36.332265 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:36.332679 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:36.332721 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:36.332746 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:36.334082 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:36.337169 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:36.337202 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:36.337223 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:36.337243 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:36.337266 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:36.337293 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:36.340817 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:36.340838 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:36.340857 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:36.340873 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:36.342178 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:36.342590 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:36.342631 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:36.346214 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:36.384635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:36.385066 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:36.385103 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:36.385127 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:36.386025 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.387023 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.388016 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.389027 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.389163 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:36.391119 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:36.391929 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:36.392718 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:36.393509 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:36.394295 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:36.394316 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:36.395181 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:36.438083 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:36.438546 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:36.438587 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:36.438613 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:36.439519 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.440562 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.441580 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.442593 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:36.442731 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:36.442757 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:36.443558 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:36.444364 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:36.445168 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:36.445969 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:36.445998 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:36.489685 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:36.652908 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.652946 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:36.658230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.658252 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:36.663513 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.663547 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:36.668746 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.668760 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:36.668771 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:36.679420 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:36.690146 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:36.700908 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:36.917732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.917792 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:36.923112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.923139 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:36.928398 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.928413 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:36.933615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:36.933631 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:36.933643 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:36.944232 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:36.954862 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:36.965483 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:37.182161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.182216 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:37.187536 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.187563 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:37.192860 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.192875 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:37.198050 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.198068 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:37.198080 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:37.208684 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:37.219457 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:37.230208 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:37.446872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.446932 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:37.452265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.452295 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:37.457594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.457607 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:37.462789 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:37.462803 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:37.462814 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:37.462830 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:37.462843 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:37.462856 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:37.463296 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:37.463838 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:37.464381 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:37.464925 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:37.465043 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:37.465850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.565434 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.566267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.665676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.667411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.765922 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.767527 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.865991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.868055 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.966132 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:37.968416 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.066498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.068945 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.166612 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.169376 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.266875 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.269711 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.367159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.369887 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.467268 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:38.467308 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:38.467329 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:38.467743 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:38.467785 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:38.467809 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:38.469149 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:38.470848 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:38.470891 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:38.474409 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:38.519715 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:38.520130 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:38.520181 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:38.520209 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:38.521106 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:38.522106 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:38.523103 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:38.524099 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:38.524231 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:38.524650 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:38.525463 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:38.526251 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:38.527035 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:38.527819 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:38.527840 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:38.571028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:38.780737 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:38.780774 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:38.786040 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:38.786063 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:38.791321 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:38.791335 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:38.796551 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:38.796565 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:38.796576 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:38.807202 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:38.817932 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:38.828670 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:39.045251 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.045319 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:39.050644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.050672 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:39.055935 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.055951 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:39.061129 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.061143 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:39.061154 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:39.071799 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:39.082545 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:39.093312 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:39.310141 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.310201 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:39.315523 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.315551 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:39.320814 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.320829 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:39.326009 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.326023 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:39.326034 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:39.336622 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:39.347379 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:39.358125 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:39.574748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.574807 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:39.580133 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.580170 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:39.585432 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.585446 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:39.590606 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:39.590620 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:39.590630 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:39.590647 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:39.590659 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:39.590672 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:39.591114 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:39.591659 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:39.592205 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:39.592747 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:39.592866 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:39.593245 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.693271 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.693723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.793532 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.794424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.893816 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.894609 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.994262 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:39.995143 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.094335 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.095561 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.194450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.196139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.294548 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.296585 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.394652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.396741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.494727 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.497077 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.595111 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:40.595151 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:40.595172 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:40.595562 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:40.595602 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:40.595627 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:40.597018 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:40.597906 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:40.597953 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:40.601538 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:40.647843 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:40.648275 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:40.648316 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:40.648341 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:40.649246 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:40.650253 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:40.651260 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:40.652279 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:40.652420 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:40.652838 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:40.653674 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:40.654472 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:40.655267 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:40.656061 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:40.656085 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:40.699392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:40.908857 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:40.908912 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:40.914244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:40.914273 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:40.919516 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:40.919530 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:40.924724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:40.924754 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:40.924767 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:40.935372 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:40.946108 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:40.956830 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:41.001085 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:41.001153 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:41.001176 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:41.001196 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:41.001615 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:41.001660 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:41.001685 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:41.003018 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:41.003436 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:41.003475 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:41.007008 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:41.053628 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:41.054063 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:41.054102 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:41.054126 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:41.055022 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:41.056021 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:41.057031 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:41.058032 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:41.058163 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:41.058581 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:41.059388 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:41.060170 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:41.060966 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:41.061743 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:41.061762 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:41.105071 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:41.173609 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.173651 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:41.178939 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.178955 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:41.184132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.184146 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:41.189336 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.189351 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:41.189362 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:41.199972 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:41.210750 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:41.221553 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:41.438445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.438504 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:41.443804 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.443820 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:41.449001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.449015 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:41.454209 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.454224 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:41.454235 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:41.464817 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:41.475544 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:41.486303 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:41.702842 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.702902 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:41.708164 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.708180 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:41.713362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.713378 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:41.718577 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:41.718591 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:41.718601 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:41.718618 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:41.718630 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:41.718643 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:41.719084 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:41.719629 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:41.720171 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:41.720717 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:41.720836 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:41.721221 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:41.820907 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:41.821362 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:41.921347 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:41.921799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.021567 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.022024 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.121683 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.122131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.222133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.222584 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.322421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.322869 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.422744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.423187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.522966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.523419 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.623346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.623798 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.723684 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:42.723743 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:42.723765 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:42.724203 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:42.724249 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:42.724274 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:42.725612 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:42.725637 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:42.725662 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:42.729218 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:42.776181 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:42.776620 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:42.776659 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:42.776683 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:42.777578 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:42.778575 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:42.779571 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:42.780568 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:42.780704 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:42.781122 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:42.781932 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:42.782720 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:42.783503 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:42.784287 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:42.784312 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:42.827604 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:43.037168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.037233 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:43.042696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.042713 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:43.047905 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.047921 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:43.053123 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.053142 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:43.053159 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:43.063742 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:43.074375 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:43.085004 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:43.301776 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.301817 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:43.307161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.307177 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:43.312389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.312411 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:43.317598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.317613 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:43.317624 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:43.328204 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:43.338828 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:43.349469 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:43.566263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.566302 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:43.571611 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.571638 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:43.576854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.576870 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:43.582062 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.582077 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:43.582088 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:43.592654 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:43.603261 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:43.613871 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:43.830650 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.830688 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:43.835987 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.836002 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:43.841194 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.841211 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:43.846407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:43.846423 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:43.846433 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:43.846449 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:43.846462 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:43.846474 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:43.846917 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:43.847464 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:43.848010 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:43.848560 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:43.848682 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:43.849059 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:43.949001 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:43.949427 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.049442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.049876 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.149668 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.150091 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.249925 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.250352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.350018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.350445 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.450172 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.450596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.550574 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.550998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.650893 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.651315 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.751358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.751800 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.851602 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:44.851641 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:44.851681 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:44.852076 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:44.852116 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:44.852141 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:44.853513 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:44.853546 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:44.853571 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:44.857106 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:44.904227 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:44.904638 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:44.904677 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:44.904701 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:44.905605 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:44.906616 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:44.907629 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:44.908633 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:44.908772 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:44.909163 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:44.909975 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:44.910770 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:44.911572 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:44.912382 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:44.912410 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:44.955231 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:45.165379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.165420 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:45.170738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.170765 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:45.176062 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.176082 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:45.181278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.181293 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:45.181305 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:45.191891 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:45.202507 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:45.213152 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:45.261517 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:45.261552 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:45.261572 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:45.261592 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:45.261982 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:45.262016 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:45.262039 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:45.263383 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:45.263410 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:45.263435 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:45.266976 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:45.314225 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:45.314632 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:45.314666 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:45.314689 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:45.315589 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:45.316607 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:45.317618 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:45.318626 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:45.318761 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:45.319151 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:45.319961 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:45.320768 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:45.321581 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:45.322380 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:45.322404 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:45.365198 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:45.429612 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.429656 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:45.435008 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.435036 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:45.440371 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.440388 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:45.445582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.445597 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:45.445609 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:45.456186 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:45.466803 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:45.477462 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:45.694145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.694180 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:45.699532 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.699560 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:45.704858 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.704877 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:45.710080 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.710095 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:45.710106 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:45.720684 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:45.731298 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:45.741954 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:45.958743 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.958779 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:45.964097 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.964122 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:45.969420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.969437 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:45.974635 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:45.974650 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:45.974660 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:45.974676 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:45.974700 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:45.974714 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:45.975156 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:45.975704 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:45.976250 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:45.976801 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:45.976921 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:45.977309 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.077006 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.077441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.177276 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.177694 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.277533 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.277961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.377936 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.378362 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.478161 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.478585 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.578553 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.578975 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.678844 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.679269 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.779225 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.779647 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.879399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.879825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.979796 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:46.979833 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:46.979854 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:46.980248 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:46.980293 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:46.980317 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:46.981660 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:46.981689 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:46.981715 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:46.985265 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:47.032445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:47.032856 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:47.032889 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:47.032912 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:47.033809 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:47.034830 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:47.035839 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:47.036874 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:47.037015 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:47.037411 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:47.038224 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:47.039014 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:47.039792 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:47.040573 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:47.040596 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:47.089590 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:47.297310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.297354 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:47.302697 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.302727 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:47.308038 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.308054 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:47.313249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.313265 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:47.313277 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:47.323871 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:47.334516 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:47.345171 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:47.561615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.561666 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:47.567055 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.567085 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:47.572396 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.572412 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:47.577599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.577617 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:47.577629 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:47.588233 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:47.598861 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:47.609497 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:47.826121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.826161 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:47.831518 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.831547 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:47.836839 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.836861 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:47.842058 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:47.842074 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:47.842086 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:47.852664 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:47.863308 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:47.873959 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:48.090519 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:48.090561 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:48.095877 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:48.095904 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:48.101198 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:48.101221 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:48.106447 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:48.106463 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:48.106485 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:48.106503 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:48.106516 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:48.106529 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:48.106972 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:48.107521 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:48.108066 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:48.108614 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:48.108738 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:48.109547 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.209116 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.209958 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.309563 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.310487 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.409653 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.410881 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.509926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.511600 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.610197 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.611799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.710482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.712175 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.810858 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.812441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.911011 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:48.912681 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:49.011283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:49.012889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:49.111589 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:49.111627 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:49.111648 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:49.112064 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:49.112107 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:49.112131 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:49.113484 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:49.114352 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:49.114389 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:49.117910 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:49.164349 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:49.164779 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:49.164818 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:49.164842 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:49.165739 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.166759 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.167757 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.168760 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.168896 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:49.169312 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:49.170123 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:49.170917 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:49.171705 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:49.172499 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:49.172525 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:49.215836 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:49.317182 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:49.317236 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:49.317259 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:49.317279 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:49.317699 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:49.317744 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:49.317769 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:49.319099 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:49.319516 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:49.319554 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:49.323078 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:49.369682 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:49.370114 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:49.370152 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:49.370176 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:49.371072 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.372070 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.373069 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.374069 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:49.374200 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:49.374618 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:49.375429 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:49.376218 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:49.377008 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:49.377793 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:49.377814 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:49.421157 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:49.427382 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.427414 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:49.432706 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.432731 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:49.437983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.437997 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:49.443173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.443199 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:49.443212 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:49.453861 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:49.464572 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:49.475360 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:49.692217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.692278 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:49.697596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.697624 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:49.702894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.702908 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:49.708088 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.708102 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:49.708113 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:49.718759 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:49.729523 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:49.740311 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:49.957107 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.957167 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:49.962481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.962509 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:49.967793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.967807 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:49.973009 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:49.973023 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:49.973034 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:49.983692 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:49.994478 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:50.005255 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:50.222001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:50.222060 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:50.227377 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:50.227404 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:50.232694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:50.232708 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:50.237885 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:50.237899 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:50.237909 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:50.237926 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:50.237939 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:50.237952 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:50.238391 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:50.238934 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:50.239476 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:50.240016 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:50.240134 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:50.240942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.340178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.341010 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.440357 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.441631 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.540418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.542012 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.640593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.642650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.740957 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.742953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.841210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.843266 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.941306 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:50.943673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:51.041368 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:51.043844 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:51.141478 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:51.144209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:51.241872 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:51.241911 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:51.241932 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:51.242345 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:51.242387 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:51.242411 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:51.243746 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:51.245007 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:51.245050 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:51.248573 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:51.294580 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:51.295014 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:51.295054 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:51.295077 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:51.295975 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:51.296975 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:51.297975 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:51.298970 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:51.299101 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:51.299516 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:51.300327 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:51.301121 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:51.301904 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:51.302688 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:51.302709 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:51.345981 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:51.555698 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.555729 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:51.561002 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.561022 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:51.566280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.566314 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:51.571529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.571543 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:51.571555 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:51.582212 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:51.592968 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:51.603754 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:51.820595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.820655 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:51.825908 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.825927 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:51.831127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.831142 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:51.836366 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:51.836381 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:51.836393 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:51.847019 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:51.857810 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:51.868580 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:52.085262 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.085329 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:52.090641 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.090660 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:52.095853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.095870 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:52.101048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.101064 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:52.101076 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:52.111683 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:52.122454 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:52.133209 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:52.349805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.349865 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:52.355158 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.355174 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:52.360353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.360369 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:52.365549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:52.365562 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:52.365573 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:52.365589 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:52.365602 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:52.365615 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:52.366054 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:52.366596 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:52.367137 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:52.367677 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:52.367795 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:52.368603 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.467996 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.468812 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.568089 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.569368 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.668178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.669776 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.768489 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.770559 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.868594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.870967 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.968798 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:52.971244 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.068908 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.071682 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.169329 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.171765 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.269686 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.272068 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.369905 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:53.369945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:53.369968 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:53.370383 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:53.370427 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:53.370452 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:53.371787 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:53.372655 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:53.372696 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:53.376221 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:53.422585 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:53.423024 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:53.423063 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:53.423088 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:53.423986 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.424990 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.425996 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.426992 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.427124 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:53.427543 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:53.428357 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:53.429150 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:53.429936 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:53.430721 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:53.430743 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:53.473938 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:53.575410 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:53.575453 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:53.575496 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:53.575518 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:53.575939 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:53.575984 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:53.576009 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:53.577365 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:53.577791 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:53.577833 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:53.581347 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:53.628013 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:53.628417 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:53.628453 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:53.628477 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:53.629373 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.630373 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.631369 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.632379 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:53.632514 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:53.632932 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:53.633745 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:53.634533 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:53.635317 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:53.636100 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:53.636121 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:53.679452 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:53.685694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.685727 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:53.691012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.691038 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:53.696302 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.696318 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:53.701495 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.701511 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:53.701522 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:53.712169 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:53.722936 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:53.733708 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:53.950631 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.950690 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:53.956016 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.956045 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:53.961316 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.961331 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:53.966510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:53.966524 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:53.966536 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:53.977177 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:53.987913 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:53.998690 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:54.215538 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.215620 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:54.220942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.220973 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:54.226252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.226267 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:54.231444 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.231458 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:54.231469 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:54.242115 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:54.252860 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:54.263643 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:54.480376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.480436 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:54.485752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.485780 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:54.491029 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.491043 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:54.496220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:54.496234 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:54.496244 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:54.496261 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:54.496273 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:54.496286 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:54.496727 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:54.497271 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:54.497812 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:54.498352 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:54.498471 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:54.499278 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.598524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.599352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.698672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.699942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.799092 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.800283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.899191 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.900855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:54.999571 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.001145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.099881 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.101527 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.200199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.201804 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.300529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.302198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.400595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.402593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.500961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:55.500999 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:55.501020 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:55.501435 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:55.501477 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:55.501501 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:55.502835 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:55.503707 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:55.503742 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:55.507259 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:55.553481 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:55.553912 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:55.553951 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:55.553975 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:55.554871 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:55.555867 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:55.556867 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:55.557867 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:55.557998 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:55.558414 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:55.559223 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:55.560010 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:55.560788 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:55.561555 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:55.561569 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:55.604824 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:55.814958 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:55.814994 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:55.820282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:55.820307 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:55.825600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:55.825622 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:55.830830 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:55.830845 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:55.830856 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:55.841459 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:55.852187 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:55.862978 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:56.079614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.079681 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:56.084988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.085005 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:56.090187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.090202 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:56.095417 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.095432 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:56.095443 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:56.106102 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:56.116851 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:56.127632 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:56.344219 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.344280 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:56.349555 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.349571 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:56.354791 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.354806 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:56.359995 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.360010 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:56.360022 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:56.370646 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:56.381413 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:56.392170 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:56.608733 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.608793 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:56.614067 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.614083 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:56.619269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.619284 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:56.624494 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:56.624539 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:56.624550 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:56.624566 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:56.624579 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:56.624591 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:56.625033 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:56.625578 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:56.626123 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:56.626667 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:56.626785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:56.627162 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:56.726996 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:56.727464 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:56.827439 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:56.827882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:56.927756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:56.928199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.027857 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.028286 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.128208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.128666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.228593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.229049 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.328727 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.329200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.429041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.429511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.529136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.529970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.629524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:57.629573 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:57.629594 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:57.629988 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:57.630028 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:57.630052 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:57.631392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:57.631810 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:57.631849 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:57.635371 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:57.638066 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:13:57.638095 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:13:57.638116 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:13:57.638135 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:57.638158 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:57.638184 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:13:57.638207 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:57.639535 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:57.639949 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:57.639989 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:13:57.643500 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:57.682232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:57.682668 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:57.682708 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:57.682732 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:57.683630 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.684631 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.685635 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.686631 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.686761 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:57.687177 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:57.687989 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:57.688777 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:57.689566 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:57.690350 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:57.690371 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:57.691257 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:57.734076 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:57.734544 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:57.734586 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:13:57.734611 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:13:57.735517 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.736560 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.737574 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.738579 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:57.738715 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:57.738741 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:57.739544 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:57.740343 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:57.741140 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:57.741916 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:57.741933 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:57.785704 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:13:57.948854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:57.948901 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:57.954218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:57.954234 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:57.959419 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:57.959440 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:57.964642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:57.964657 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:57.964669 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:57.975310 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:57.985960 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:57.996639 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:58.013568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.013635 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-27 06:13:58.018983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.019000 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-27 06:13:58.024189 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.024205 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-27 06:13:58.029392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.029410 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-27 06:13:58.029422 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-27 06:13:58.040044 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-27 06:13:58.050799 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-27 06:13:58.061561 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-27 06:13:58.213369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.213430 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:13:58.218767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.218784 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:13:58.223972 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.223987 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:13:58.229185 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.229202 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:13:58.229213 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:58.239823 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:58.250562 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:58.261346 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:58.477988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.478048 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:13:58.483341 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.483358 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:13:58.488548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.488565 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:13:58.493799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.493815 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:13:58.493827 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:13:58.504429 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:13:58.515176 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:13:58.525916 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:13:58.742668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.742728 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:13:58.748004 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.748021 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:13:58.753210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.753226 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:13:58.758411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:13:58.758426 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:13:58.758436 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:13:58.758453 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:13:58.758466 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:13:58.758479 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:13:58.758919 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:58.759471 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:58.760013 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:58.760554 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:13:58.760674 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:13:58.761061 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:58.860741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:58.861187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:58.960951 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:58.961400 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.061100 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.061555 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.161369 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.161823 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.261742 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.262194 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.361855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.362299 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.462143 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.462586 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.562608 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.563083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.662876 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.663335 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.763114 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:13:59.763152 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:13:59.763174 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:13:59.763611 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:59.763656 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:13:59.763681 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:59.765037 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:13:59.765067 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:13:59.765093 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:13:59.768608 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:13:59.815548 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:13:59.815976 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:13:59.816015 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:13:59.816039 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:13:59.816939 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:59.817946 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:59.818941 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:59.819938 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:13:59.820069 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:13:59.820495 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:13:59.821312 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:59.822088 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:59.822859 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:13:59.823630 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:13:59.823647 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:13:59.866972 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:00.076447 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.076489 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:14:00.081767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.081790 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:14:00.087046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.087067 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:14:00.092270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.092286 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:14:00.092297 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:00.102906 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:00.113633 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:00.124418 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:00.341331 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.341390 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:14:00.346649 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.346666 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:14:00.351844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.351858 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:14:00.357033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.357048 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:14:00.357059 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:00.367700 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:00.378433 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:00.389208 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:00.605778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.605837 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:14:00.611222 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.611307 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:14:00.616672 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.616703 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:14:00.622019 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.622035 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:14:00.622046 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:00.632633 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:00.643296 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:00.653924 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:00.870550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.870604 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:14:00.875933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.875950 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:14:00.881143 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.881163 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:14:00.886363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:00.886378 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:14:00.886389 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:00.886405 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:00.886418 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:00.886430 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:00.886875 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:00.887424 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:00.887970 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:00.888523 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:00.888647 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:00.889035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:00.988744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:00.989171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.089093 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.089538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.189468 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.189897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.289837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.290264 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.390234 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.390718 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.490457 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.491347 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.590872 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.591665 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.691295 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.692185 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.791511 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.792350 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.891688 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:01.891739 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:14:01.891788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:01.892188 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:01.892234 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:14:01.892259 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:01.893613 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:01.894455 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:01.894488 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:14:01.898038 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:01.944397 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:01.944808 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:01.944842 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:14:01.944867 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:01.945767 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:01.946798 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:01.947807 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:01.948826 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:01.948984 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:01.949382 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:01.950206 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:01.951038 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:01.951836 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:01.952661 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:01.952691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:01.995514 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:02.097138 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:14:02.097186 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 19mV
2023-04-27 06:14:02.097207 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:14:02.097227 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:02.097621 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:02.097660 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:14:02.097684 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:02.099027 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:02.099419 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:02.099450 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:14:02.102994 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:02.149808 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:02.150274 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:02.150319 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:14:02.150345 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:02.151243 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:02.152243 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:02.153250 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:02.154246 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:02.154377 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:02.154818 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:02.155635 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:02.156460 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:02.157234 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:02.158003 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:02.158018 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:02.201130 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:02.207343 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.207380 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:14:02.212676 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.212694 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:14:02.217872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.217888 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:14:02.223060 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.223074 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:14:02.223085 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:02.233731 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:02.244403 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:02.255061 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:02.471532 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.471574 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:14:02.476895 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.476913 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:14:02.482120 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.482136 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:14:02.487359 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.487374 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:14:02.487385 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:02.497982 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:02.508600 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:02.519251 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:02.736043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.736085 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:14:02.741413 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.741429 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:14:02.746611 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.746626 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:14:02.751820 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:02.751835 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:14:02.751846 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:02.762437 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:02.773058 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:02.783674 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:03.000280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:03.000330 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:14:03.005622 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:03.005638 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:14:03.010835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:03.010850 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:14:03.016042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:03.016057 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:14:03.016067 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:03.016084 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:03.016109 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:03.016123 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:03.016567 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:03.017121 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:03.017666 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:03.018211 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:03.018331 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:03.019141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.118624 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.119425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.219023 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.220270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.319225 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.320383 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.419549 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.420797 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.519894 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.521057 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.620109 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.621371 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.720555 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.721742 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.820814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.822057 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.920968 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:03.922148 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:04.021045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:04.021097 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:14:04.021119 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:04.021511 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:04.021549 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:14:04.021572 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:04.022917 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:04.023765 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:04.023800 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:14:04.027357 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:04.073749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:04.074160 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:04.074199 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:14:04.074223 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:04.075127 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:04.076142 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:04.077180 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:04.078206 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:04.078342 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:04.078738 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:04.079553 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:04.080357 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:04.081154 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:04.081947 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:04.081971 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:04.124779 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:04.335141 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.335182 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:14:04.340549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.340565 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:14:04.345764 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.345780 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:14:04.350977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.350992 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:14:04.351003 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:04.361617 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:04.372238 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:04.382855 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:04.599587 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.599629 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:14:04.604964 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.604982 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:14:04.610191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.610207 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:14:04.615407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.615422 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:14:04.615434 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:04.626011 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:04.636624 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:04.647262 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:04.863795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.863844 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:14:04.869172 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.869188 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:14:04.874399 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.874414 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:14:04.879600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:04.879615 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:14:04.879627 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:04.890215 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:04.900839 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:04.911469 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:05.128242 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:05.128288 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:14:05.133597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:05.133613 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:14:05.138811 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:05.138831 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:14:05.144025 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:05.144040 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:14:05.144072 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:05.144090 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:05.144103 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:05.144115 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:05.144558 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:05.145108 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:05.145652 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:05.146200 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:05.146320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:05.146697 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.246388 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.246817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.346551 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.346975 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.446897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.447323 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.547248 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.547673 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.647577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.648004 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.747780 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.748196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.847925 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.848343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.948166 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:05.948595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:06.048333 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:06.048768 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:06.148620 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:06.148661 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:14:06.148682 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:06.149073 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:06.149110 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:14:06.149133 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:06.150478 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:06.150505 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:06.150530 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:14:06.154065 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:06.201047 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:06.201460 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:06.201499 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:14:06.201523 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:06.202425 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:06.203462 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:06.204473 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:06.205486 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:06.205621 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:06.206017 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:06.206828 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:06.207627 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:06.208440 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:06.213578 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:06.213612 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:06.256419 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:06.463136 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.463178 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:14:06.468478 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.468496 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:14:06.473693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.473710 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:14:06.478910 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.478926 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:14:06.478938 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:06.489527 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:06.500184 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:06.510836 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:06.727637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.727677 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:14:06.732967 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.732983 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:14:06.738172 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.738188 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:14:06.743380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.743398 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:14:06.743410 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:06.754010 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:06.764637 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:06.775278 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:06.991828 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.991889 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:14:06.997132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:06.997155 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:14:07.002383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:07.002410 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:14:07.007600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:07.007617 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:14:07.007630 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:07.018274 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:07.028991 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:07.039761 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:07.053627 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:14:07.053688 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:14:07.053713 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:14:07.053735 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:07.054207 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:07.054262 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:14:07.054288 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:07.055616 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:07.056034 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:07.056075 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:14:07.059618 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:07.106337 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:07.106769 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:07.106808 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:14:07.106832 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:07.107731 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:07.108738 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:07.109744 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:07.110740 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:07.110869 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:07.111287 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:07.112099 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:07.112891 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:07.113683 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:07.114469 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:07.114490 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:07.157766 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:07.256600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:07.256641 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:14:07.261973 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:07.262002 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:14:07.267218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:07.267233 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:14:07.272421 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:07.272437 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:14:07.272447 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:07.272464 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:07.272477 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:07.272489 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:07.272929 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:07.273472 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:07.274013 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:07.274554 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:07.274672 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:07.275050 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.374895 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.375349 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.475239 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.475689 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.575625 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.576067 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.675968 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.676421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.776272 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.776717 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.876523 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.876963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.976892 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:07.977342 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:08.077177 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:08.077659 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:08.177324 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:08.177771 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:08.277513 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:08.277564 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:14:08.277586 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:08.278003 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:08.278047 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:14:08.278071 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:08.279406 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:08.279430 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:08.279455 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:14:08.282969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:08.330162 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:08.330598 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:08.330639 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:14:08.330663 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:08.331561 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:08.332562 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:08.333566 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:08.334560 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:08.334691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:08.335113 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:08.335923 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:08.336713 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:08.337504 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-27 06:14:08.338288 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:08.338309 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:08.381609 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:08.591109 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.591156 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:14:08.596492 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.596524 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:14:08.601790 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.601821 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:14:08.607003 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.607018 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:14:08.607029 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:08.617635 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:08.628363 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:08.639135 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:08.855670 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.855729 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:14:08.861100 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.861145 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:14:08.866551 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.866569 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:14:08.871765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:08.871780 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:14:08.871792 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:08.882405 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:08.893128 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:08.903894 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:09.120587 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.120648 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:14:09.125938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.125964 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-27 06:14:09.131266 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.131287 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-27 06:14:09.136496 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.136516 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:14:09.136528 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:09.147194 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:09.157930 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:09.168667 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:09.385457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.385517 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-27 06:14:09.390843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.390871 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-27 06:14:09.396171 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.396186 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-27 06:14:09.401364 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:09.401379 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-04-27 06:14:09.401389 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:09.401406 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:09.401418 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:09.401431 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:09.401872 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:09.402414 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:09.402955 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:09.403496 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:09.403614 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:09.404442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.503796 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.504596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.604176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.605472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.704518 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.705732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.804588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.806275 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.904980 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:09.906581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.005207 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.006885 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.105409 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.106993 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.205679 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.207713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.306024 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.308003 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.406147 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-27 06:14:10.406204 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-27 06:14:10.406228 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:10.406623 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:10.406667 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:14:10.406691 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:10.408046 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:10.408925 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:10.408966 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:14:10.412508 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:10.458851 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:10.459260 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:10.459296 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:14:10.459320 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:10.460224 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:10.461243 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:10.462255 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:10.463265 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:10.463403 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:10.463799 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:10.464617 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:10.465423 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:10.466224 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:10.467023 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-27 06:14:10.467047 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:10.509874 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:10.720056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:10.720093 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-27 06:14:10.725408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:10.725434 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-27 06:14:10.730729 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:10.730752 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-27 06:14:10.735954 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:10.735969 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-27 06:14:10.735981 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:10.746569 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:10.757186 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:10.767811 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:10.984418 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:10.984456 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-27 06:14:10.989825 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:10.989855 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-27 06:14:10.995172 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:10.995192 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-27 06:14:11.000395 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:11.000417 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-27 06:14:11.000429 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:11.011020 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-27 06:14:11.021633 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-27 06:14:11.032255 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:11.249028 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:11.249078 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-27 06:14:11.261884 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:14:11.261905 DEBUG BF_PORT FSM :0: 12:1: 1e06=180mV/  9mV
2023-04-27 06:14:11.278667 DEBUG BF_PORT Upper eye edge: +/- 50 mV (ht=100mV)
2023-04-27 06:14:11.278689 DEBUG BF_PORT FSM :0: 12:2: 1e06=100mV/  9mV
2023-04-27 06:14:11.283897 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-27 06:14:11.283912 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-04-27 06:14:11.283923 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-27 06:14:11.294505 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-27 06:14:11.308603 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-27 06:14:11.308639 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-04-27 06:14:11.308659 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-04-27 06:14:11.308679 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:11.308703 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:11.308732 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-27 06:14:11.308756 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:11.310096 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:11.310491 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:11.310524 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-27 06:14:11.314043 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:11.360907 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:11.361315 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:11.361350 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:14:11.361374 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:11.362274 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:11.363288 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:11.364296 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:11.365312 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:11.365451 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:11.365867 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:11.366686 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:11.367490 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:11.368294 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:11.369100 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:11.369125 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:11.411980 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:11.916923 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:14:11.916971 DEBUG BF_PORT FSM :0: 12:0: 1e06=240mV/  0mV
2023-04-27 06:14:11.929605 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:14:11.929624 DEBUG BF_PORT FSM :0: 12:1: 1e06=180mV/  9mV
2023-04-27 06:14:11.946388 DEBUG BF_PORT Upper eye edge: +/- 50 mV (ht=100mV)
2023-04-27 06:14:11.946405 DEBUG BF_PORT FSM :0: 12:2: 1e06=100mV/  9mV
2023-04-27 06:14:11.957904 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:14:11.957920 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/  0mV
2023-04-27 06:14:11.957930 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:11.957946 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:11.957958 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:11.957971 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:11.958412 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:11.959068 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:14:11.959827 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:14:11.960695 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:14:11.960819 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:11.961202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:11.982885 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:14:11.982903 DEBUG BF_PORT FSM :0:  4:0: 1e06=160mV/ 40mV
2023-04-27 06:14:11.996503 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:14:11.996519 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-04-27 06:14:12.006954 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:14:12.006976 DEBUG BF_PORT FSM :0:  4:2: 1e06=220mV/ 40mV
2023-04-27 06:14:12.019515 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:14:12.019532 DEBUG BF_PORT FSM :0:  4:3: 1e06=180mV/ 40mV
2023-04-27 06:14:12.019542 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:12.019557 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:12.019569 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:14:12.019581 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:14:12.020018 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:14:12.020670 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:14:12.021432 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:14:12.022300 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:14:12.022420 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:12.022797 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:12.061217 DEBUG BF_PORT 0 : MAC12: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-27 06:14:12.061263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=1 remote fault =1
2023-04-27 06:14:12.068997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:12.069490 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:12.069515 DEBUG BF_PORT FSM :0: 12: detected LOS
2023-04-27 06:14:12.069536 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:14:12.069946 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:12.069983 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:14:12.070007 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:12.078707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:14:12.122609 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:12.123106 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:14:12.128799 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:12.128854 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:14:12.132411 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:14:12.161807 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:14:12.162218 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:12.162258 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:14:12.162282 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:12.163187 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:12.164199 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:12.165213 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:12.166225 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:12.166363 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:12.182700 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:12.183532 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:12.184338 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:12.185142 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:12.185937 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:12.185962 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:12.228775 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:12.741293 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:14:12.741339 DEBUG BF_PORT FSM :0: 12:0: 1e06=200mV/ 40mV
2023-04-27 06:14:12.750850 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:14:12.750868 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-27 06:14:12.760269 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:14:12.760286 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-27 06:14:12.770748 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:14:12.770765 DEBUG BF_PORT FSM :0: 12:3: 1e06=220mV/ 40mV
2023-04-27 06:14:12.770775 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:12.770791 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:12.770803 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:12.770815 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:12.771258 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:12.771913 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:14:12.772675 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:14:12.773542 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:14:12.773669 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:12.831493 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:12.873776 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:12.874274 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:14:13.376016 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:13.376093 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:14:13.376119 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:14:13.376186 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:14:13.379153 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:14:13.440703 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:13.440752 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:14:13.440776 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:14:13.440814 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:14:13.444134 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:14:26.289197 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:14:26.289292 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-04-27 06:14:26.289341 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-27 06:14:26.289381 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-04-27 06:14:26.289405 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-04-27 06:14:26.289436 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:14:26.289462 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:14:26.289513 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:14:26.289537 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:14:26.289560 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:14:26.289584 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:14:26.289611 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:14:26.289636 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:26.289748 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:14:26.289780 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:26.306926 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:14:26.306993 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:14:26.310213 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:14:26.310261 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:14:26.310275 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:14:26.310288 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:14:26.310327 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-27 06:14:26.310341 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-27 06:14:26.310353 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-27 06:14:26.310376 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-27 06:14:26.310388 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:14:26.310421 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-04-27 06:14:26.310426 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:26.310476 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:14:26.310501 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-04-27 06:14:26.310525 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-27 06:14:26.310545 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-04-27 06:14:26.310557 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-04-27 06:14:26.310570 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:14:26.310581 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:14:26.310617 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:14:26.310629 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:14:26.310640 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:14:26.310650 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:14:26.310662 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:14:26.310673 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:26.310759 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:14:26.310776 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:26.326455 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:14:26.328155 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:14:26.342943 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:14:26.343028 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:14:26.344610 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.346204 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:14:26.346252 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:14:26.346265 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:14:26.346277 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:14:26.346307 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-27 06:14:26.346319 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-27 06:14:26.346330 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-27 06:14:26.346350 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-27 06:14:26.346361 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:14:26.346388 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-04-27 06:14:26.346431 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.348223 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.350003 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.350156 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:26.350182 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:14:26.350206 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:14:26.350232 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:14:26.350264 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-04-27 06:14:26.351160 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-27 06:14:26.351183 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:26.351223 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-04-27 06:14:26.351617 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:14:26.367445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:14:26.376849 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:26.377664 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:26.378423 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:26.379179 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:26.379936 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:26.379949 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:26.423105 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:26.424043 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:14:26.425726 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.427505 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.429275 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.431043 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:14:26.431179 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:14:26.431204 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:14:26.431228 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:14:26.431252 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:14:26.431298 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-04-27 06:14:26.432194 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-27 06:14:26.432219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:14:26.432261 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-04-27 06:14:26.434221 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:14:26.435027 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:26.435787 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:26.436546 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 0 calibration=ok
2023-04-27 06:14:26.437305 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:14:26.437318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:14:26.480542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:14:26.936751 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:14:26.936785 DEBUG BF_PORT FSM :0:  4:0: 1e06=180mV/ 40mV
2023-04-27 06:14:26.950367 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:14:26.950384 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-04-27 06:14:26.960765 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:14:26.960780 DEBUG BF_PORT FSM :0:  4:2: 1e06=220mV/ 40mV
2023-04-27 06:14:26.974322 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:14:26.974336 DEBUG BF_PORT FSM :0:  4:3: 1e06=160mV/ 40mV
2023-04-27 06:14:26.974346 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:26.974362 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:26.974375 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:14:26.974388 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:14:26.974833 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:14:26.975482 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:14:26.976235 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:14:26.977096 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:14:26.977214 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:26.977593 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:26.995380 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:14:26.995396 DEBUG BF_PORT FSM :0: 12:0: 1e06=240mV/ 40mV
2023-04-27 06:14:27.005806 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:14:27.005826 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-04-27 06:14:27.015203 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:14:27.015217 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-27 06:14:27.026664 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:14:27.026677 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-04-27 06:14:27.026687 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:14:27.026701 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:14:27.026713 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:14:27.026739 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:14:27.027175 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:14:27.027823 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:14:27.028579 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:14:27.029440 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:14:27.029557 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:14:27.032995 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:27.077346 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:27.077838 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:14:27.129751 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:27.130237 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:14:28.789421 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:28.789507 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:14:28.789543 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:14:28.789586 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:14:28.793249 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:14:28.844134 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:14:28.844188 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:14:28.844214 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:14:28.844256 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:14:28.847199 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:15:15.318433 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:15:15.318526 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-04-27 06:15:15.318572 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-27 06:15:15.318608 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-04-27 06:15:15.318630 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-04-27 06:15:15.318658 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:15:15.318682 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:15:15.318729 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:15:15.318750 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:15:15.318771 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:15:15.318791 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:15:15.318815 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:15:15.318838 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:15:15.318946 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:15:15.318975 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:15:15.335991 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:15:15.336086 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:15:15.339498 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:15:15.339546 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:15:15.339559 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:15:15.339572 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:15:15.339619 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-27 06:15:15.339633 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-27 06:15:15.339644 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-27 06:15:15.339666 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-27 06:15:15.339677 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:15:15.339705 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-04-27 06:15:15.339758 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:15:15.339773 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-04-27 06:15:15.339796 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-27 06:15:15.339815 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-04-27 06:15:15.339825 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-04-27 06:15:15.339837 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:15:15.339848 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:15:15.339866 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:15:15.339877 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:15:15.339888 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:15:15.339898 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:15:15.339909 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:15:15.339920 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:15:15.340007 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:15:15.339985 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:15:15.340024 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:15:15.359284 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:15:15.372205 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:15:15.372340 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:15:15.375548 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:15:15.375610 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:15:15.375638 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:15:15.375649 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:15:15.375683 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-27 06:15:15.375696 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-27 06:15:15.375707 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-27 06:15:15.375725 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-27 06:15:15.375737 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:15:15.375766 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-04-27 06:15:15.375768 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:15:15.391662 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:15:15.392534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:15:15.399504 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:15:15.404240 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.406001 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.407745 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.409508 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.409640 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:15:15.409686 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:15:15.409709 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:15:15.409732 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:15:15.409761 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-04-27 06:15:15.410648 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-27 06:15:15.410667 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:15:15.410708 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-04-27 06:15:15.412770 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.414526 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.416270 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.417994 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:15:15.418112 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:15:15.418125 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:15:15.418137 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:15:15.418149 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:15:15.418166 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-04-27 06:15:15.419027 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-27 06:15:15.419037 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:15:15.419057 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-04-27 06:15:15.419070 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:15:15.419828 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.420585 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.421341 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.422093 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.422104 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:15:15.465249 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:15:15.465735 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:15:15.466552 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.467341 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.468127 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.468940 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:15:15.468967 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:15:15.512294 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:15:15.979552 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:15:15.979596 DEBUG BF_PORT FSM :0:  4:0: 1e06=160mV/ 40mV
2023-04-27 06:15:15.993253 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:15:15.993294 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-04-27 06:15:16.003718 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:15:16.003740 DEBUG BF_PORT FSM :0:  4:2: 1e06=220mV/ 40mV
2023-04-27 06:15:16.017310 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:15:16.017327 DEBUG BF_PORT FSM :0:  4:3: 1e06=160mV/ 40mV
2023-04-27 06:15:16.017338 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:15:16.017355 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:15:16.017367 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:15:16.017380 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:15:16.017820 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:15:16.018467 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:15:16.019220 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:15:16.020096 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:15:16.020219 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:15:16.031445 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:15:16.031463 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-04-27 06:15:16.041893 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:15:16.041910 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-04-27 06:15:16.051275 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:15:16.051291 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-27 06:15:16.062751 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:15:16.062766 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-04-27 06:15:16.062775 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:15:16.062790 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:15:16.062802 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:15:16.062814 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:15:16.063251 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:15:16.063897 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:15:16.064652 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:15:16.065514 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:15:16.065631 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:15:16.065652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:15:16.073290 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:15:16.120582 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:15:16.121069 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:15:16.165936 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:15:16.166418 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:15:17.877135 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:15:17.877200 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:15:17.877225 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:15:17.877272 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:15:17.880558 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:15:17.884113 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:15:17.884170 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:15:17.884210 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:15:17.884252 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:15:17.887560 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:16:00.140269 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:16:00.140357 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-04-27 06:16:00.140403 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-27 06:16:00.140439 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-04-27 06:16:00.140460 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-04-27 06:16:00.140488 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:16:00.140512 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:16:00.140558 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:16:00.140580 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:16:00.140600 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:16:00.140636 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:16:00.140660 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:16:00.140681 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:00.140791 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:16:00.140825 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:16:00.157855 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:16:00.157937 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:16:00.163819 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:16:00.163901 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:16:00.163926 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:16:00.163948 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:16:00.163998 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-27 06:16:00.164011 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-27 06:16:00.164021 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-27 06:16:00.164044 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-27 06:16:00.164055 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:16:00.164082 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-04-27 06:16:00.164134 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:16:00.164176 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-04-27 06:16:00.164203 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-27 06:16:00.164223 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-04-27 06:16:00.164233 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-04-27 06:16:00.164246 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:16:00.164257 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:16:00.164277 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:16:00.164288 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:16:00.164298 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:16:00.164308 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:16:00.164319 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:16:00.164330 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:00.164355 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:00.164416 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:16:00.164433 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:00.183478 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:16:00.196419 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:16:00.196574 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:16:00.199853 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:16:00.199937 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:16:00.199962 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:16:00.199984 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:16:00.200050 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-27 06:16:00.200076 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-27 06:16:00.200097 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-27 06:16:00.200191 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-27 06:16:00.200220 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:16:00.200279 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-04-27 06:16:00.200278 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:00.216183 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:16:00.217038 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:16:00.218260 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:16:00.228710 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.230460 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.232194 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.233931 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.234058 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:16:00.234078 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:16:00.234098 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:00.234118 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:16:00.234144 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-04-27 06:16:00.235023 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-27 06:16:00.235039 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:16:00.235074 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-04-27 06:16:00.237108 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.238856 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.240588 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.242301 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:00.242420 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:16:00.242433 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:16:00.242445 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:16:00.242457 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:16:00.242475 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-04-27 06:16:00.243337 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-27 06:16:00.243347 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:16:00.243366 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-04-27 06:16:00.243379 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:16:00.244137 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:00.244895 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:00.245651 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:00.246402 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:00.246413 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:16:00.289684 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:16:00.290147 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:16:00.290965 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:00.291754 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:00.292553 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 0 calibration=ok
2023-04-27 06:16:00.293347 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 0 calibration=ok
2023-04-27 06:16:00.293369 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:16:00.336637 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:16:00.802993 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:16:00.803049 DEBUG BF_PORT FSM :0:  4:0: 1e06=180mV/ 40mV
2023-04-27 06:16:00.816684 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:16:00.816701 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-04-27 06:16:00.828179 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:16:00.828194 DEBUG BF_PORT FSM :0:  4:2: 1e06=200mV/ 40mV
2023-04-27 06:16:00.841765 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:16:00.841782 DEBUG BF_PORT FSM :0:  4:3: 1e06=160mV/ 40mV
2023-04-27 06:16:00.841792 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:16:00.841809 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:16:00.841821 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:16:00.841834 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:16:00.842274 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:16:00.842923 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:16:00.843676 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:16:00.844535 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:16:00.844656 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:16:00.855851 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:16:00.855867 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-04-27 06:16:00.866317 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:16:00.866334 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-04-27 06:16:00.875695 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:16:00.875709 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-27 06:16:00.887154 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:16:00.887169 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-04-27 06:16:00.887179 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:16:00.887193 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:16:00.887205 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:16:00.887217 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:16:00.887653 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:16:00.888301 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:16:00.889056 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:16:00.889914 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:16:00.890031 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:16:00.890051 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:00.897686 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:00.944850 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:00.945371 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:16:00.990187 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:00.997977 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:01.090937 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:01.091442 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:16:01.091469 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:16:01.091511 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:16:01.094823 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:16:02.448806 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:02.448868 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:16:02.448893 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:16:02.448953 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:16:02.451854 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:16:21.562284 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:16:21.562380 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-04-27 06:16:21.562433 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-27 06:16:21.562466 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-04-27 06:16:21.562484 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-04-27 06:16:21.562508 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:16:21.562530 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:16:21.562572 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:16:21.562591 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:16:21.562608 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:16:21.562626 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:16:21.562646 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:16:21.562666 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:21.562767 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:16:21.562792 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:16:21.579711 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:16:21.579806 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:16:21.582985 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:16:21.583032 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:16:21.583046 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:16:21.583058 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:16:21.583088 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-27 06:16:21.583101 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-27 06:16:21.583112 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-27 06:16:21.583134 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-27 06:16:21.583145 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:16:21.583173 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-04-27 06:16:21.583228 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:16:21.583244 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-04-27 06:16:21.583266 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-27 06:16:21.583285 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-04-27 06:16:21.583296 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-04-27 06:16:21.583308 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:16:21.583320 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:16:21.583339 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:16:21.583350 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:16:21.583360 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:16:21.583371 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:16:21.583382 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:16:21.583393 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:21.583427 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:21.583480 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:16:21.583513 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:21.599394 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:16:21.615179 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:16:21.615301 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:16:21.618967 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:16:21.619051 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:16:21.619075 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:16:21.619098 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:16:21.619158 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-27 06:16:21.619171 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-27 06:16:21.619182 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-27 06:16:21.619201 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-27 06:16:21.619213 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:16:21.619239 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-04-27 06:16:21.619593 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:21.635443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:16:21.647607 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:16:21.649974 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:16:21.656572 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.658357 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.660122 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.661908 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.662049 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:16:21.662074 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:16:21.662098 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:16:21.662123 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:16:21.662155 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-04-27 06:16:21.663056 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-27 06:16:21.663080 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:16:21.663122 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-04-27 06:16:21.665128 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.666851 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.668568 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.670286 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:21.670409 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:16:21.670423 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:16:21.670436 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:21.670449 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:16:21.670467 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-04-27 06:16:21.671333 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-27 06:16:21.671346 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:16:21.671368 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-04-27 06:16:21.671382 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:16:21.672146 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:21.672935 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:21.673693 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:21.674453 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=failed
2023-04-27 06:16:21.674466 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:16:21.717662 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:16:21.718125 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:16:21.718950 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:21.719746 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:21.720560 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:21.721353 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:21.721375 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:16:21.764633 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:16:22.232171 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:16:22.232213 DEBUG BF_PORT FSM :0:  4:0: 1e06=160mV/ 40mV
2023-04-27 06:16:22.245772 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:16:22.245788 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-04-27 06:16:22.257259 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:16:22.257273 DEBUG BF_PORT FSM :0:  4:2: 1e06=200mV/ 40mV
2023-04-27 06:16:22.270842 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:16:22.270856 DEBUG BF_PORT FSM :0:  4:3: 1e06=160mV/ 40mV
2023-04-27 06:16:22.270866 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:16:22.270883 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:16:22.270895 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:16:22.270907 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:16:22.271347 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:16:22.271995 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:16:22.272750 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:16:22.273610 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:16:22.273728 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:16:22.274106 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:22.292577 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:16:22.292593 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-04-27 06:16:22.303012 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:16:22.303029 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-04-27 06:16:22.312404 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:16:22.312418 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-27 06:16:22.323880 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:16:22.323894 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-04-27 06:16:22.323904 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:16:22.323919 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:16:22.323931 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:16:22.323943 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:16:22.324380 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:16:22.325029 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:16:22.325782 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:16:22.326640 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:16:22.326757 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:16:22.326775 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:22.374117 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:22.374639 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:16:22.426860 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:22.434603 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:22.527616 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:22.528098 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:16:22.528121 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:16:22.528181 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:16:22.530944 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:16:23.884707 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:23.884786 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:16:23.884813 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:16:23.884855 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:16:23.887967 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:16:58.522719 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:16:58.522824 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-04-27 06:16:58.522879 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-27 06:16:58.522918 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-04-27 06:16:58.522942 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-04-27 06:16:58.522973 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:16:58.522999 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:16:58.523050 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:16:58.523074 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:16:58.523096 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:16:58.523120 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:16:58.523146 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:16:58.523171 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:58.523285 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:16:58.523318 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:16:58.540450 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:16:58.540518 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:16:58.543188 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:16:58.543269 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:16:58.543294 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:16:58.543319 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:16:58.543374 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-27 06:16:58.543399 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-27 06:16:58.543421 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-27 06:16:58.543461 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-27 06:16:58.543484 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:16:58.543535 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-04-27 06:16:58.543613 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:16:58.543629 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-04-27 06:16:58.543669 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-27 06:16:58.543689 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-04-27 06:16:58.543700 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-04-27 06:16:58.543677 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:58.543713 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:16:58.543742 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:16:58.543761 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:16:58.543773 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:16:58.543783 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:16:58.543794 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:16:58.543805 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:16:58.543816 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:58.543903 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:16:58.543920 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:58.559384 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:16:58.561285 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:16:58.576012 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:16:58.576096 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:16:58.577620 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.579143 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:16:58.579217 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:16:58.579239 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:16:58.579259 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:16:58.579305 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-27 06:16:58.579327 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-27 06:16:58.579346 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-27 06:16:58.579374 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.579379 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-27 06:16:58.579400 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:16:58.579446 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-04-27 06:16:58.581130 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.582877 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.583006 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:16:58.583029 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:16:58.583050 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:16:58.583072 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:16:58.583119 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-04-27 06:16:58.584006 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-27 06:16:58.584024 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:16:58.584059 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-04-27 06:16:58.584449 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:58.600211 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:16:58.609715 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:16:58.610511 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.611267 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.612039 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.612802 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.612817 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:16:58.655944 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:16:58.656823 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:16:58.658506 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.660273 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.662038 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.663799 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:58.663936 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:16:58.663960 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:16:58.663984 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:58.664008 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:16:58.664040 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-04-27 06:16:58.664933 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-27 06:16:58.664956 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:16:58.664998 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-04-27 06:16:58.666960 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:16:58.667754 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.668511 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.669269 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.670023 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:58.670034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:16:58.713251 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:16:59.169412 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:16:59.169452 DEBUG BF_PORT FSM :0:  4:0: 1e06=180mV/ 40mV
2023-04-27 06:16:59.183086 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:16:59.183102 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-04-27 06:16:59.194593 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:16:59.194608 DEBUG BF_PORT FSM :0:  4:2: 1e06=200mV/ 40mV
2023-04-27 06:16:59.208183 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:16:59.208200 DEBUG BF_PORT FSM :0:  4:3: 1e06=160mV/ 40mV
2023-04-27 06:16:59.208210 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:16:59.208226 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:16:59.208239 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:16:59.208251 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:16:59.208692 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:16:59.209340 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:16:59.210093 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:16:59.210951 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:16:59.211069 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:16:59.211457 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:59.230300 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:16:59.230317 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-04-27 06:16:59.240731 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:16:59.240747 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-04-27 06:16:59.251214 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:16:59.251240 DEBUG BF_PORT FSM :0: 12:2: 1e06=220mV/ 40mV
2023-04-27 06:16:59.262671 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:16:59.262687 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-04-27 06:16:59.262697 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:16:59.262712 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:16:59.262724 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:16:59.262736 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:16:59.263172 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:16:59.263819 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:16:59.264578 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:16:59.265438 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:16:59.265556 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:16:59.265931 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:59.311379 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:59.311862 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:16:59.365652 DEBUG BF_PORT 0 : MAC12: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-27 06:16:59.365691 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=1 remote fault =1
2023-04-27 06:16:59.373765 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:16:59.374248 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:16:59.374269 DEBUG BF_PORT FSM :0: 12: detected LOS
2023-04-27 06:16:59.374290 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-27 06:16:59.374706 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:59.374747 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-27 06:16:59.374771 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:59.383469 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-27 06:16:59.433578 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:16:59.433625 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-27 06:16:59.437151 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-27 06:16:59.466483 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-27 06:16:59.466911 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:16:59.466950 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:16:59.466974 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:16:59.467871 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:59.468874 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:59.469877 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:59.470872 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:16:59.471003 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:16:59.487340 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:16:59.488165 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:59.488958 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:59.489747 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:59.490532 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:16:59.490553 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:16:59.533816 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:17:00.046068 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:17:00.046109 DEBUG BF_PORT FSM :0: 12:0: 1e06=200mV/ 40mV
2023-04-27 06:17:00.056562 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:17:00.056579 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-04-27 06:17:00.064919 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-27 06:17:00.064934 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-27 06:17:00.076394 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:17:00.076408 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-04-27 06:17:00.076418 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:17:00.076434 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:17:00.076447 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:17:00.076459 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:17:00.076899 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:17:00.077547 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:17:00.078301 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:17:00.079161 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:17:00.079278 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:17:00.136595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:00.179680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:00.180179 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:17:01.082146 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:01.082232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:17:01.082258 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:17:01.082305 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:17:01.085216 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:17:01.085696 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:01.085732 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:17:01.085754 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:17:01.085791 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:17:01.089256 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:17:34.398168 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:17:34.398278 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-04-27 06:17:34.398329 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-27 06:17:34.398364 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-04-27 06:17:34.398386 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-04-27 06:17:34.398414 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:17:34.398439 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:17:34.398485 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:17:34.398507 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:17:34.398527 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:17:34.398548 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:17:34.398572 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:17:34.398602 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:17:34.398716 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:17:34.398744 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:17:34.415955 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:17:34.416027 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:17:34.419425 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:17:34.419483 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:17:34.419506 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:17:34.419528 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:17:34.419584 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-27 06:17:34.419617 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-27 06:17:34.419639 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-27 06:17:34.419678 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-27 06:17:34.419699 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:17:34.419747 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-04-27 06:17:34.419837 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:17:34.419876 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-04-27 06:17:34.419898 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-27 06:17:34.419917 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-04-27 06:17:34.419928 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-04-27 06:17:34.419940 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:17:34.419955 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:17:34.419978 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:17:34.419990 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:17:34.420001 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:17:34.419971 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:17:34.420013 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:17:34.420030 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:17:34.420042 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:17:34.420126 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:17:34.420141 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:17:34.437127 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:17:34.451745 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:17:34.451823 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:17:34.455418 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:17:34.455451 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:17:34.455464 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:17:34.455475 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:17:34.455506 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-27 06:17:34.455519 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-27 06:17:34.455529 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-27 06:17:34.455548 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-27 06:17:34.455559 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:17:34.455588 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-04-27 06:17:34.455593 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:17:34.471556 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:17:34.472408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:17:34.472861 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:17:34.484269 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.485993 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.487704 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.489425 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.489556 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:17:34.489574 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:17:34.489592 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:17:34.492078 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:17:34.492124 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-04-27 06:17:34.493042 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-27 06:17:34.493066 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:17:34.493099 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-04-27 06:17:34.495128 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.496871 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.498610 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.500354 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:17:34.500480 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:17:34.500495 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:17:34.500508 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:17:34.500522 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:17:34.500540 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-04-27 06:17:34.501405 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-27 06:17:34.501418 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:17:34.501440 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-04-27 06:17:34.501455 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:17:34.502217 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:17:34.502976 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:17:34.503737 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:17:34.504496 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:17:34.504512 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:17:34.547721 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:17:34.548204 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:17:34.549034 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:17:34.549828 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:17:34.550619 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 0 calibration=ok
2023-04-27 06:17:34.551413 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:17:34.551437 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:17:34.594677 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:17:35.062280 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:17:35.062324 DEBUG BF_PORT FSM :0:  4:0: 1e06=160mV/ 40mV
2023-04-27 06:17:35.074876 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:17:35.074894 DEBUG BF_PORT FSM :0:  4:1: 1e06=180mV/ 40mV
2023-04-27 06:17:35.085314 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:17:35.085331 DEBUG BF_PORT FSM :0:  4:2: 1e06=220mV/ 40mV
2023-04-27 06:17:35.097831 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:17:35.097847 DEBUG BF_PORT FSM :0:  4:3: 1e06=180mV/ 40mV
2023-04-27 06:17:35.097858 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:17:35.097887 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:17:35.097901 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:17:35.097913 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:17:35.098353 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:17:35.099006 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:17:35.099763 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:17:35.100624 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:17:35.100746 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:17:35.111953 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:17:35.111969 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-04-27 06:17:35.121336 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:17:35.121351 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-27 06:17:35.130679 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-27 06:17:35.130695 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-27 06:17:35.141155 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:17:35.141170 DEBUG BF_PORT FSM :0: 12:3: 1e06=220mV/ 40mV
2023-04-27 06:17:35.141180 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:17:35.141194 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:17:35.141206 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:17:35.141218 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:17:35.141655 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:17:35.142303 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:17:35.143058 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:17:35.143920 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:17:35.144038 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:17:35.144058 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:35.152063 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:35.200962 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:35.201448 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:17:35.244281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:35.244769 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:17:36.855514 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:36.855598 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:17:36.855623 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:17:36.855665 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:17:36.858459 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:17:36.904197 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:17:36.904242 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:17:36.904265 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:17:36.904302 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:17:36.907459 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:18:40.242027 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:18:40.242157 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-04-27 06:18:40.242214 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-27 06:18:40.242254 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-04-27 06:18:40.242278 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-04-27 06:18:40.242333 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:18:40.242359 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:18:40.242407 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:18:40.242430 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:18:40.242451 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:18:40.242475 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:18:40.242511 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:18:40.242545 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:18:40.242654 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:18:40.242685 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:18:40.259850 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:18:40.259922 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:18:40.262838 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:18:40.262886 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:18:40.262904 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:18:40.262922 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:18:40.262971 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-27 06:18:40.262991 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-27 06:18:40.263007 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-27 06:18:40.263051 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-27 06:18:40.263075 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:18:40.263121 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-04-27 06:18:40.263124 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:18:40.263196 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-04-27 06:18:40.263219 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-04-27 06:18:40.263252 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-27 06:18:40.263281 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-04-27 06:18:40.263298 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-04-27 06:18:40.263336 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:18:40.263347 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:18:40.263365 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:18:40.263376 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:18:40.263386 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:18:40.263397 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:18:40.263413 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:18:40.263429 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:18:40.263518 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:18:40.263533 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:18:40.282193 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:18:40.284084 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:18:40.295497 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:18:40.295631 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:18:40.298908 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:18:40.299000 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:18:40.299024 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:18:40.299044 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:18:40.299102 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-27 06:18:40.299125 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-27 06:18:40.299144 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-27 06:18:40.299177 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-27 06:18:40.299197 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:18:40.299247 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-04-27 06:18:40.299242 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:18:40.315062 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-27 06:18:40.317076 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.318792 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.320497 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.322211 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.322332 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:18:40.322346 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-04-27 06:18:40.322359 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:18:40.322372 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:18:40.322390 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-04-27 06:18:40.323254 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-27 06:18:40.323264 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:18:40.323287 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-04-27 06:18:40.323728 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-27 06:18:40.332421 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:18:40.333253 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.334019 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.334778 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.335543 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.335557 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:18:40.337567 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.339319 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.341061 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.342804 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-04-27 06:18:40.342942 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-27 06:18:40.342961 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-04-27 06:18:40.342978 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:18:40.342996 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:18:40.343020 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-04-27 06:18:40.343897 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-27 06:18:40.343916 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-27 06:18:40.343943 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-04-27 06:18:40.386806 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:18:40.387269 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-27 06:18:40.388087 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.388909 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.389707 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.390492 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-27 06:18:40.390513 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-27 06:18:40.433833 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-27 06:18:40.901540 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:18:40.901572 DEBUG BF_PORT FSM :0:  4:0: 1e06=160mV/ 40mV
2023-04-27 06:18:40.915139 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-04-27 06:18:40.915155 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-04-27 06:18:40.926617 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:18:40.926631 DEBUG BF_PORT FSM :0:  4:2: 1e06=200mV/ 40mV
2023-04-27 06:18:40.939172 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-04-27 06:18:40.939194 DEBUG BF_PORT FSM :0:  4:3: 1e06=180mV/ 40mV
2023-04-27 06:18:40.939204 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:18:40.939222 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-27 06:18:40.939234 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-04-27 06:18:40.939247 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-04-27 06:18:40.939686 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-27 06:18:40.940344 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-27 06:18:40.941108 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-27 06:18:40.941974 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-27 06:18:40.942097 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:18:40.942498 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:18:40.961065 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:18:40.961087 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-04-27 06:18:40.971541 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-04-27 06:18:40.971556 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-04-27 06:18:40.979869 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-27 06:18:40.979886 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-27 06:18:40.991336 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-04-27 06:18:40.991350 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-04-27 06:18:40.991360 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-27 06:18:40.991375 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-27 06:18:40.991387 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-04-27 06:18:40.991399 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-04-27 06:18:40.991838 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-27 06:18:40.992485 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-27 06:18:40.993238 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-27 06:18:40.994097 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-27 06:18:40.994215 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-27 06:18:40.994591 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:18:41.042191 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:18:41.042684 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:18:41.094597 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:18:41.095083 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-27 06:18:42.706346 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:18:42.706415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:18:42.706440 DEBUG BF_PORT 0: 12: --- Up
2023-04-27 06:18:42.706504 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-04-27 06:18:42.709901 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-27 06:18:42.753786 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-27 06:18:42.753856 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-27 06:18:42.753892 DEBUG BF_PORT 0:  4: --- Up
2023-04-27 06:18:42.753933 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-04-27 06:18:42.763904 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-27 06:24:18.145128 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 0f 00 00 00 55 55 11 11 55 55
2023-04-27 06:24:18.145227 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 0 : [3:0] Rx CDR LOL: f -> f
2023-04-27 06:24:18.445117 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-04-27 06:24:18.445182 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 0 -> 9 : [3:0] Rx CDR LOL: f -> f
2023-04-27 06:29:01.644947 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-04-27 06:29:01.645062 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-04-27 06:29:01.659940 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-04-27 06:29:01.945990 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-04-27 06:29:01.946061 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-04-27 06:29:01.961000 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-04-27 06:32:09.662147 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=84h
2023-04-27 06:32:09.662245 INFO  BF_DVM Dev 0 port 132 removed sts Object not found (6)
2023-04-27 06:32:09.662277 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=85h
2023-04-27 06:32:09.662300 INFO  BF_DVM Dev 0 port 133 removed sts Object not found (6)
2023-04-27 06:32:09.662322 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=86h
2023-04-27 06:32:09.662343 INFO  BF_DVM Dev 0 port 134 removed sts Object not found (6)
2023-04-27 06:32:09.662365 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=87h
2023-04-27 06:32:09.662386 INFO  BF_DVM Dev 0 port 135 removed sts Object not found (6)
2023-04-27 06:32:09.662408 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ch
2023-04-27 06:32:09.662428 INFO  BF_DVM Dev 0 port 140 removed sts Object not found (6)
2023-04-27 06:32:09.662450 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8dh
2023-04-27 06:32:09.662471 INFO  BF_DVM Dev 0 port 141 removed sts Object not found (6)
2023-04-27 06:32:09.662492 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8eh
2023-04-27 06:32:09.662513 INFO  BF_DVM Dev 0 port 142 removed sts Object not found (6)
2023-04-27 06:32:09.662534 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8fh
2023-04-27 06:32:09.662555 INFO  BF_DVM Dev 0 port 143 removed sts Object not found (6)
2023-04-27 06:32:09.662577 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=94h
2023-04-27 06:32:09.662598 INFO  BF_DVM Dev 0 port 148 removed sts Object not found (6)
2023-04-27 06:32:09.662619 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=95h
2023-04-27 06:32:09.662640 INFO  BF_DVM Dev 0 port 149 removed sts Object not found (6)
2023-04-27 06:32:09.662661 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=96h
2023-04-27 06:32:09.662681 INFO  BF_DVM Dev 0 port 150 removed sts Object not found (6)
2023-04-27 06:32:09.662729 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=97h
2023-04-27 06:32:09.662750 INFO  BF_DVM Dev 0 port 151 removed sts Object not found (6)
2023-04-27 06:32:09.662770 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ch
2023-04-27 06:32:09.662789 INFO  BF_DVM Dev 0 port 156 removed sts Object not found (6)
2023-04-27 06:32:09.662809 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9dh
2023-04-27 06:32:09.662828 INFO  BF_DVM Dev 0 port 157 removed sts Object not found (6)
2023-04-27 06:32:09.662848 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9eh
2023-04-27 06:32:09.662868 INFO  BF_DVM Dev 0 port 158 removed sts Object not found (6)
2023-04-27 06:32:09.662889 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9fh
2023-04-27 06:32:09.662908 INFO  BF_DVM Dev 0 port 159 removed sts Object not found (6)
2023-04-27 06:32:09.662928 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a4h
2023-04-27 06:32:09.662948 INFO  BF_DVM Dev 0 port 164 removed sts Object not found (6)
2023-04-27 06:32:09.662968 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a5h
2023-04-27 06:32:09.662987 INFO  BF_DVM Dev 0 port 165 removed sts Object not found (6)
2023-04-27 06:32:09.663007 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a6h
2023-04-27 06:32:09.663026 INFO  BF_DVM Dev 0 port 166 removed sts Object not found (6)
2023-04-27 06:32:09.663046 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a7h
2023-04-27 06:32:09.663065 INFO  BF_DVM Dev 0 port 167 removed sts Object not found (6)
2023-04-27 06:32:09.663086 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ach
2023-04-27 06:32:09.663105 INFO  BF_DVM Dev 0 port 172 removed sts Object not found (6)
2023-04-27 06:32:09.663125 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=adh
2023-04-27 06:32:09.663144 INFO  BF_DVM Dev 0 port 173 removed sts Object not found (6)
2023-04-27 06:32:09.663164 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aeh
2023-04-27 06:32:09.663183 INFO  BF_DVM Dev 0 port 174 removed sts Object not found (6)
2023-04-27 06:32:09.663203 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=afh
2023-04-27 06:32:09.663222 INFO  BF_DVM Dev 0 port 175 removed sts Object not found (6)
2023-04-27 06:32:09.663242 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b4h
2023-04-27 06:32:09.663261 INFO  BF_DVM Dev 0 port 180 removed sts Object not found (6)
2023-04-27 06:32:09.663281 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b5h
2023-04-27 06:32:09.663301 INFO  BF_DVM Dev 0 port 181 removed sts Object not found (6)
2023-04-27 06:32:09.663321 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b6h
2023-04-27 06:32:09.663340 INFO  BF_DVM Dev 0 port 182 removed sts Object not found (6)
2023-04-27 06:32:09.663360 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b7h
2023-04-27 06:32:09.663379 INFO  BF_DVM Dev 0 port 183 removed sts Object not found (6)
2023-04-27 06:32:09.663399 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bch
2023-04-27 06:32:09.663418 INFO  BF_DVM Dev 0 port 188 removed sts Object not found (6)
2023-04-27 06:32:09.663438 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bdh
2023-04-27 06:32:09.663468 INFO  BF_DVM Dev 0 port 189 removed sts Object not found (6)
2023-04-27 06:32:09.663489 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=beh
2023-04-27 06:32:09.663509 INFO  BF_DVM Dev 0 port 190 removed sts Object not found (6)
2023-04-27 06:32:09.663529 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bfh
2023-04-27 06:32:09.663548 INFO  BF_DVM Dev 0 port 191 removed sts Object not found (6)
2023-04-27 06:32:09.663569 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=38h
2023-04-27 06:32:09.663589 INFO  BF_DVM Dev 0 port 56 removed sts Object not found (6)
2023-04-27 06:32:09.663609 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=39h
2023-04-27 06:32:09.663628 INFO  BF_DVM Dev 0 port 57 removed sts Object not found (6)
2023-04-27 06:32:09.663648 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ah
2023-04-27 06:32:09.663667 INFO  BF_DVM Dev 0 port 58 removed sts Object not found (6)
2023-04-27 06:32:09.663687 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3bh
2023-04-27 06:32:09.663707 INFO  BF_DVM Dev 0 port 59 removed sts Object not found (6)
2023-04-27 06:32:09.663727 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=30h
2023-04-27 06:32:09.663746 INFO  BF_DVM Dev 0 port 48 removed sts Object not found (6)
2023-04-27 06:32:09.663766 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=31h
2023-04-27 06:32:09.663786 INFO  BF_DVM Dev 0 port 49 removed sts Object not found (6)
2023-04-27 06:32:09.663806 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=32h
2023-04-27 06:32:09.663825 INFO  BF_DVM Dev 0 port 50 removed sts Object not found (6)
2023-04-27 06:32:09.663845 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=33h
2023-04-27 06:32:09.663864 INFO  BF_DVM Dev 0 port 51 removed sts Object not found (6)
2023-04-27 06:32:09.663884 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=28h
2023-04-27 06:32:09.663903 INFO  BF_DVM Dev 0 port 40 removed sts Object not found (6)
2023-04-27 06:32:09.663923 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=29h
2023-04-27 06:32:09.663942 INFO  BF_DVM Dev 0 port 41 removed sts Object not found (6)
2023-04-27 06:32:09.663962 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ah
2023-04-27 06:32:09.663982 INFO  BF_DVM Dev 0 port 42 removed sts Object not found (6)
2023-04-27 06:32:09.664002 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2bh
2023-04-27 06:32:09.664021 INFO  BF_DVM Dev 0 port 43 removed sts Object not found (6)
2023-04-27 06:32:09.664041 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=20h
2023-04-27 06:32:09.664060 INFO  BF_DVM Dev 0 port 32 removed sts Object not found (6)
2023-04-27 06:32:09.664080 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=21h
2023-04-27 06:32:09.664099 INFO  BF_DVM Dev 0 port 33 removed sts Object not found (6)
2023-04-27 06:32:09.664119 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=22h
2023-04-27 06:32:09.664138 INFO  BF_DVM Dev 0 port 34 removed sts Object not found (6)
2023-04-27 06:32:09.664189 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=23h
2023-04-27 06:32:09.664223 INFO  BF_DVM Dev 0 port 35 removed sts Object not found (6)
2023-04-27 06:32:09.664244 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=18h
2023-04-27 06:32:09.664275 INFO  BF_DVM Dev 0 port 24 removed sts Object not found (6)
2023-04-27 06:32:09.664296 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=19h
2023-04-27 06:32:09.664316 INFO  BF_DVM Dev 0 port 25 removed sts Object not found (6)
2023-04-27 06:32:09.664336 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ah
2023-04-27 06:32:09.664356 INFO  BF_DVM Dev 0 port 26 removed sts Object not found (6)
2023-04-27 06:32:09.664376 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1bh
2023-04-27 06:32:09.664395 INFO  BF_DVM Dev 0 port 27 removed sts Object not found (6)
2023-04-27 06:32:09.664415 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=10h
2023-04-27 06:32:09.664434 INFO  BF_DVM Dev 0 port 16 removed sts Object not found (6)
2023-04-27 06:32:09.664454 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=11h
2023-04-27 06:32:09.664474 INFO  BF_DVM Dev 0 port 17 removed sts Object not found (6)
2023-04-27 06:32:09.664494 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=12h
2023-04-27 06:32:09.664513 INFO  BF_DVM Dev 0 port 18 removed sts Object not found (6)
2023-04-27 06:32:09.664533 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=13h
2023-04-27 06:32:09.664552 INFO  BF_DVM Dev 0 port 19 removed sts Object not found (6)
2023-04-27 06:32:09.664572 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8h
2023-04-27 06:32:09.664592 INFO  BF_DVM Dev 0 port 8 removed sts Object not found (6)
2023-04-27 06:32:09.664612 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9h
2023-04-27 06:32:09.664632 INFO  BF_DVM Dev 0 port 9 removed sts Object not found (6)
2023-04-27 06:32:09.664652 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ah
2023-04-27 06:32:09.664671 INFO  BF_DVM Dev 0 port 10 removed sts Object not found (6)
2023-04-27 06:32:09.664690 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bh
2023-04-27 06:32:09.664710 INFO  BF_DVM Dev 0 port 11 removed sts Object not found (6)
2023-04-27 06:32:09.664731 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=0h
2023-04-27 06:32:09.664750 INFO  BF_DVM Dev 0 port 0 removed sts Object not found (6)
2023-04-27 06:32:09.664770 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1h
2023-04-27 06:32:09.664790 INFO  BF_DVM Dev 0 port 1 removed sts Object not found (6)
2023-04-27 06:32:09.664810 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2h
2023-04-27 06:32:09.664829 INFO  BF_DVM Dev 0 port 2 removed sts Object not found (6)
2023-04-27 06:32:09.664849 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3h
2023-04-27 06:32:09.664868 INFO  BF_DVM Dev 0 port 3 removed sts Object not found (6)
2023-04-27 06:32:09.664893 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-27 06:32:09.664932 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:32:09.664980 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:32:09.665003 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:32:09.665024 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-27 06:32:09.665048 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-27 06:32:09.665072 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-27 06:32:09.665097 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:32:09.665219 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-27 06:32:09.665251 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-04-27 06:32:09.682417 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-04-27 06:32:09.682489 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:32:09.685230 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-27 06:32:09.685280 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:32:09.685294 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:32:09.685306 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-04-27 06:32:09.685334 DEBUG BF_PORT port_mgr_port_remove:106:0:4:0(direction)
2023-04-27 06:32:09.685349 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:0(direction)
2023-04-27 06:32:09.685860 INFO  BF_TM Remove dev:0 port:4 direction:0
2023-04-27 06:32:09.686033 INFO  BF_TM Remove dev:0 port:4 direction:1
2023-04-27 06:32:09.686046 INFO  BF_TM Delete dev:0 port:4
2023-04-27 06:32:09.686068 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-27 06:32:09.686079 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-27 06:32:09.686109 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-27 06:32:09.686289 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 4 remove.
2023-04-27 06:32:09.686668 DEBUG BF_PORT port_mgr_port_remove:106:0:4:1(direction)
2023-04-27 06:32:09.686694 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:1(direction)
2023-04-27 06:32:09.686893 INFO  BF_DVM Dev 0 port 4 removed sts Success (0)
2023-04-27 06:32:09.686912 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=5h
2023-04-27 06:32:09.686925 INFO  BF_DVM Dev 0 port 5 removed sts Object not found (6)
2023-04-27 06:32:09.686937 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=6h
2023-04-27 06:32:09.686948 INFO  BF_DVM Dev 0 port 6 removed sts Object not found (6)
2023-04-27 06:32:09.686960 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=7h
2023-04-27 06:32:09.686971 INFO  BF_DVM Dev 0 port 7 removed sts Object not found (6)
2023-04-27 06:32:09.686984 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-27 06:32:09.686996 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:32:09.687021 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:32:09.687034 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:32:09.687045 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-27 06:32:09.687058 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-27 06:32:09.687070 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-27 06:32:09.687083 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-27 06:32:09.687169 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-27 06:32:09.687185 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-04-27 06:32:09.703862 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-04-27 06:32:09.703943 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-27 06:32:09.707217 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-27 06:32:09.707266 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:32:09.707280 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:32:09.707303 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-04-27 06:32:09.707329 DEBUG BF_PORT port_mgr_port_remove:106:0:12:0(direction)
2023-04-27 06:32:09.707341 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:0(direction)
2023-04-27 06:32:09.707846 INFO  BF_TM Remove dev:0 port:12 direction:0
2023-04-27 06:32:09.708035 INFO  BF_TM Remove dev:0 port:12 direction:1
2023-04-27 06:32:09.708058 INFO  BF_TM Delete dev:0 port:12
2023-04-27 06:32:09.708093 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-27 06:32:09.708114 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-27 06:32:09.708175 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-27 06:32:09.708380 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 12 remove.
2023-04-27 06:32:09.708717 DEBUG BF_PORT port_mgr_port_remove:106:0:12:1(direction)
2023-04-27 06:32:09.708731 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:1(direction)
2023-04-27 06:32:09.708915 INFO  BF_DVM Dev 0 port 12 removed sts Success (0)
2023-04-27 06:32:09.708945 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=dh
2023-04-27 06:32:09.708966 INFO  BF_DVM Dev 0 port 13 removed sts Object not found (6)
2023-04-27 06:32:09.708988 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=eh
2023-04-27 06:32:09.709007 INFO  BF_DVM Dev 0 port 14 removed sts Object not found (6)
2023-04-27 06:32:09.709027 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=fh
2023-04-27 06:32:09.709046 INFO  BF_DVM Dev 0 port 15 removed sts Object not found (6)
2023-04-27 06:32:09.709066 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=14h
2023-04-27 06:32:09.709086 INFO  BF_DVM Dev 0 port 20 removed sts Object not found (6)
2023-04-27 06:32:09.709106 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=15h
2023-04-27 06:32:09.709125 INFO  BF_DVM Dev 0 port 21 removed sts Object not found (6)
2023-04-27 06:32:09.709145 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=16h
2023-04-27 06:32:09.709164 INFO  BF_DVM Dev 0 port 22 removed sts Object not found (6)
2023-04-27 06:32:09.709184 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=17h
2023-04-27 06:32:09.709203 INFO  BF_DVM Dev 0 port 23 removed sts Object not found (6)
2023-04-27 06:32:09.709223 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ch
2023-04-27 06:32:09.709242 INFO  BF_DVM Dev 0 port 28 removed sts Object not found (6)
2023-04-27 06:32:09.709262 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1dh
2023-04-27 06:32:09.709281 INFO  BF_DVM Dev 0 port 29 removed sts Object not found (6)
2023-04-27 06:32:09.709300 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1eh
2023-04-27 06:32:09.709319 INFO  BF_DVM Dev 0 port 30 removed sts Object not found (6)
2023-04-27 06:32:09.709353 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1fh
2023-04-27 06:32:09.709363 INFO  BF_DVM Dev 0 port 31 removed sts Object not found (6)
2023-04-27 06:32:09.709373 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=24h
2023-04-27 06:32:09.709383 INFO  BF_DVM Dev 0 port 36 removed sts Object not found (6)
2023-04-27 06:32:09.709393 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=25h
2023-04-27 06:32:09.709403 INFO  BF_DVM Dev 0 port 37 removed sts Object not found (6)
2023-04-27 06:32:09.709422 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=26h
2023-04-27 06:32:09.709433 INFO  BF_DVM Dev 0 port 38 removed sts Object not found (6)
2023-04-27 06:32:09.709443 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=27h
2023-04-27 06:32:09.709453 INFO  BF_DVM Dev 0 port 39 removed sts Object not found (6)
2023-04-27 06:32:09.709463 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ch
2023-04-27 06:32:09.709473 INFO  BF_DVM Dev 0 port 44 removed sts Object not found (6)
2023-04-27 06:32:09.709483 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2dh
2023-04-27 06:32:09.709493 INFO  BF_DVM Dev 0 port 45 removed sts Object not found (6)
2023-04-27 06:32:09.709503 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2eh
2023-04-27 06:32:09.709513 INFO  BF_DVM Dev 0 port 46 removed sts Object not found (6)
2023-04-27 06:32:09.709523 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2fh
2023-04-27 06:32:09.709533 INFO  BF_DVM Dev 0 port 47 removed sts Object not found (6)
2023-04-27 06:32:09.709543 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=34h
2023-04-27 06:32:09.709553 INFO  BF_DVM Dev 0 port 52 removed sts Object not found (6)
2023-04-27 06:32:09.709563 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=35h
2023-04-27 06:32:09.709573 INFO  BF_DVM Dev 0 port 53 removed sts Object not found (6)
2023-04-27 06:32:09.709583 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=36h
2023-04-27 06:32:09.709593 INFO  BF_DVM Dev 0 port 54 removed sts Object not found (6)
2023-04-27 06:32:09.709603 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=37h
2023-04-27 06:32:09.709613 INFO  BF_DVM Dev 0 port 55 removed sts Object not found (6)
2023-04-27 06:32:09.709623 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ch
2023-04-27 06:32:09.709633 INFO  BF_DVM Dev 0 port 60 removed sts Object not found (6)
2023-04-27 06:32:09.709643 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3dh
2023-04-27 06:32:09.709653 INFO  BF_DVM Dev 0 port 61 removed sts Object not found (6)
2023-04-27 06:32:09.709663 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3eh
2023-04-27 06:32:09.709673 INFO  BF_DVM Dev 0 port 62 removed sts Object not found (6)
2023-04-27 06:32:09.709683 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3fh
2023-04-27 06:32:09.709692 INFO  BF_DVM Dev 0 port 63 removed sts Object not found (6)
2023-04-27 06:32:09.709703 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b8h
2023-04-27 06:32:09.709712 INFO  BF_DVM Dev 0 port 184 removed sts Object not found (6)
2023-04-27 06:32:09.709723 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b9h
2023-04-27 06:32:09.709732 INFO  BF_DVM Dev 0 port 185 removed sts Object not found (6)
2023-04-27 06:32:09.709742 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bah
2023-04-27 06:32:09.709752 INFO  BF_DVM Dev 0 port 186 removed sts Object not found (6)
2023-04-27 06:32:09.709763 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bbh
2023-04-27 06:32:09.709772 INFO  BF_DVM Dev 0 port 187 removed sts Object not found (6)
2023-04-27 06:32:09.709783 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b0h
2023-04-27 06:32:09.709793 INFO  BF_DVM Dev 0 port 176 removed sts Object not found (6)
2023-04-27 06:32:09.709808 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b1h
2023-04-27 06:32:09.709818 INFO  BF_DVM Dev 0 port 177 removed sts Object not found (6)
2023-04-27 06:32:09.709829 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b2h
2023-04-27 06:32:09.709839 INFO  BF_DVM Dev 0 port 178 removed sts Object not found (6)
2023-04-27 06:32:09.709849 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b3h
2023-04-27 06:32:09.709859 INFO  BF_DVM Dev 0 port 179 removed sts Object not found (6)
2023-04-27 06:32:09.709869 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a8h
2023-04-27 06:32:09.709879 INFO  BF_DVM Dev 0 port 168 removed sts Object not found (6)
2023-04-27 06:32:09.709889 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a9h
2023-04-27 06:32:09.709899 INFO  BF_DVM Dev 0 port 169 removed sts Object not found (6)
2023-04-27 06:32:09.709909 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aah
2023-04-27 06:32:09.709919 INFO  BF_DVM Dev 0 port 170 removed sts Object not found (6)
2023-04-27 06:32:09.709929 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=abh
2023-04-27 06:32:09.709939 INFO  BF_DVM Dev 0 port 171 removed sts Object not found (6)
2023-04-27 06:32:09.709950 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a0h
2023-04-27 06:32:09.709960 INFO  BF_DVM Dev 0 port 160 removed sts Object not found (6)
2023-04-27 06:32:09.709970 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a1h
2023-04-27 06:32:09.709980 INFO  BF_DVM Dev 0 port 161 removed sts Object not found (6)
2023-04-27 06:32:09.709990 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a2h
2023-04-27 06:32:09.709999 INFO  BF_DVM Dev 0 port 162 removed sts Object not found (6)
2023-04-27 06:32:09.710010 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a3h
2023-04-27 06:32:09.710019 INFO  BF_DVM Dev 0 port 163 removed sts Object not found (6)
2023-04-27 06:32:09.710030 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=90h
2023-04-27 06:32:09.710039 INFO  BF_DVM Dev 0 port 144 removed sts Object not found (6)
2023-04-27 06:32:09.710049 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=91h
2023-04-27 06:32:09.710059 INFO  BF_DVM Dev 0 port 145 removed sts Object not found (6)
2023-04-27 06:32:09.710069 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=92h
2023-04-27 06:32:09.710079 INFO  BF_DVM Dev 0 port 146 removed sts Object not found (6)
2023-04-27 06:32:09.710090 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=93h
2023-04-27 06:32:09.710099 INFO  BF_DVM Dev 0 port 147 removed sts Object not found (6)
2023-04-27 06:32:09.710110 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=98h
2023-04-27 06:32:09.710120 INFO  BF_DVM Dev 0 port 152 removed sts Object not found (6)
2023-04-27 06:32:09.710130 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=99h
2023-04-27 06:32:09.710140 INFO  BF_DVM Dev 0 port 153 removed sts Object not found (6)
2023-04-27 06:32:09.710150 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ah
2023-04-27 06:32:09.710160 INFO  BF_DVM Dev 0 port 154 removed sts Object not found (6)
2023-04-27 06:32:09.710170 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9bh
2023-04-27 06:32:09.710185 INFO  BF_DVM Dev 0 port 155 removed sts Object not found (6)
2023-04-27 06:32:09.710196 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=80h
2023-04-27 06:32:09.710206 INFO  BF_DVM Dev 0 port 128 removed sts Object not found (6)
2023-04-27 06:32:09.710216 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=81h
2023-04-27 06:32:09.710226 INFO  BF_DVM Dev 0 port 129 removed sts Object not found (6)
2023-04-27 06:32:09.710236 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=82h
2023-04-27 06:32:09.710246 INFO  BF_DVM Dev 0 port 130 removed sts Object not found (6)
2023-04-27 06:32:09.710256 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=83h
2023-04-27 06:32:09.710266 INFO  BF_DVM Dev 0 port 131 removed sts Object not found (6)
2023-04-27 06:32:09.710277 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=88h
2023-04-27 06:32:09.710287 INFO  BF_DVM Dev 0 port 136 removed sts Object not found (6)
2023-04-27 06:32:09.710298 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=89h
2023-04-27 06:32:09.710307 INFO  BF_DVM Dev 0 port 137 removed sts Object not found (6)
2023-04-27 06:32:09.710318 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ah
2023-04-27 06:32:09.710327 INFO  BF_DVM Dev 0 port 138 removed sts Object not found (6)
2023-04-27 06:32:09.710338 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8bh
2023-04-27 06:32:09.710347 INFO  BF_DVM Dev 0 port 139 removed sts Object not found (6)
2023-04-27 06:32:09.710358 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=40h
2023-04-27 06:32:09.710367 INFO  BF_DVM Dev 0 port 64 removed sts Object not found (6)
2023-04-27 06:32:09.710377 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=41h
2023-04-27 06:32:09.710387 INFO  BF_DVM Dev 0 port 65 removed sts Object not found (6)
2023-04-27 06:32:09.710397 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=42h
2023-04-27 06:32:09.710407 INFO  BF_DVM Dev 0 port 66 removed sts Object not found (6)
2023-04-27 06:32:09.710418 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=43h
2023-04-27 06:32:09.710428 INFO  BF_DVM Dev 0 port 67 removed sts Object not found (6)
2023-04-27 06:32:09.710636 DEBUG BF_TM TM: tm_stop_cached_counters_timer:767 counter TIMER_STOP running dev 0 timer state 3
2023-04-27 06:32:09.710664 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad4b000
2023-04-27 06:32:09.710677 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad4d000
2023-04-27 06:32:09.710687 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad4c000
2023-04-27 06:32:09.710696 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad4e000
2023-04-27 06:32:09.710706 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad4f000
2023-04-27 06:32:09.710716 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad50000
2023-04-27 06:32:09.710725 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad51000
2023-04-27 06:32:09.710735 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad52000
2023-04-27 06:32:09.710744 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f5b1ad54000
2023-04-27 06:32:09.711362 INFO  BF_MC mc_mgr_rmv_device: Device 0 remove.
2023-04-27 06:32:09.712366 DEBUG BF_PORT port_mgr_dev_remove:99:0
2023-04-27 06:32:09.712394 DEBUG BF_PORT port_mgr_tof1_dev_remove:194:0
2023-05-03 05:33:09.224225 DEBUG BF_SWITCHD bf_switchd: system services initialized
2023-05-03 05:33:09.224344 DEBUG BF_SWITCHD bf_switchd: loading conf_file /home/cirlab/bf-sde-9.11.2/install/share/p4/targets/tofino/port_forward_tf2.conf...
2023-05-03 05:33:09.224424 DEBUG BF_SWITCHD bf_switchd: processing device configuration...
2023-05-03 05:33:09.224558 DEBUG BF_SWITCHD Configuration for dev_id 0
2023-05-03 05:33:09.224601 DEBUG BF_SWITCHD   Family        : tofino
2023-05-03 05:33:09.224642 DEBUG BF_SWITCHD   pci_sysfs_str : /sys/devices/pci0000:00/0000:00:03.0/0000:05:00.0
2023-05-03 05:33:09.224685 DEBUG BF_SWITCHD   pci_int_mode  : 0
2023-05-03 05:33:09.224727 DEBUG BF_SWITCHD   sds_fw_path   : share/tofino_sds_fw/avago/firmware
2023-05-03 05:33:09.224770 DEBUG BF_SWITCHD bf_switchd: processing P4 configuration...
2023-05-03 05:33:09.224890 DEBUG BF_SWITCHD P4 profile for dev_id 0
2023-05-03 05:33:09.224938 DEBUG BF_SWITCHD num P4 programs 1
2023-05-03 05:33:09.224979 DEBUG BF_SWITCHD   p4_name: port_forward_tf2
2023-05-03 05:33:09.225018 DEBUG BF_SWITCHD   p4_pipeline_name: pipe
2023-05-03 05:33:09.225059 DEBUG BF_SWITCHD     libpd: 
2023-05-03 05:33:09.225102 DEBUG BF_SWITCHD     libpdthrift: 
2023-05-03 05:33:09.225143 DEBUG BF_SWITCHD     context: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/port_forward_tf2/pipe/context.json
2023-05-03 05:33:09.225186 DEBUG BF_SWITCHD     config: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/port_forward_tf2/pipe/tofino.bin
2023-05-03 05:33:09.225228 DEBUG BF_SWITCHD   Pipes in scope [
2023-05-03 05:33:09.225270 DEBUG BF_SWITCHD 0 
2023-05-03 05:33:09.225309 DEBUG BF_SWITCHD 1 
2023-05-03 05:33:09.225353 DEBUG BF_SWITCHD 2 
2023-05-03 05:33:09.225391 DEBUG BF_SWITCHD 3 
2023-05-03 05:33:09.225432 DEBUG BF_SWITCHD ]
2023-05-03 05:33:09.225475 DEBUG BF_SWITCHD   diag: 
2023-05-03 05:33:09.225516 DEBUG BF_SWITCHD   accton diag: 
2023-05-03 05:33:09.225559 DEBUG BF_SWITCHD   Agent[0]: /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so
2023-05-03 05:33:09.245849 DEBUG BF_SWITCHD bf_switchd: library /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so loaded
2023-05-03 05:33:09.247160 DEBUG BF_SWITCHD bf_switchd: agent[0] initialized
2023-05-03 05:33:09.247228 DEBUG BF_PLTFM Platform-mgr started 

2023-05-03 05:33:09.247829 DEBUG BF_PLTFM cdc_ethernet port is enx020000000002

2023-05-03 05:33:09.829894 DEBUG BF_PLTFM EEPROM DATA FROM BMC 
 {
	"Information":	{
		"Location on Fabric":	"Montara",
		"Product Sub-Version":	"3",
		"Facebook PCB Part Number":	"035-000003-02",
		"CRC8":	"0x6b",
		"System Assembly Part Number":	"015-000003-02",
		"Product Serial Number":	"AK22063441",
		"System Manufacturing Date":	"06-01-20",
		"Local MAC":	"04:F8:F8:DD:20:A4",
		"Assembled At":	"Accton",
		"ODM PCBA Serial Number":	"AK22035231",
		"Product Asset Tag":	"000000001",
		"Product Name":	"Montara",
		"ODM PCBA Part Number":	"NP3ZZ7632023A",
		"Product Production State":	"1",
		"Product Part Number":	"20-000003",
		"PCB Manufacturer":	"ISU",
		"System Manufacturer":	"Accton",
		"Extended MAC Address Size":	"132",
		"Facebook PCBA Part Number":	"025-000003-02",
		"Version":	"1",
		"Extended MAC Base":	"04:F8:F8:DD:20:AC",
		"Product Version":	"1"
	},
	"Resources":	[],
	"Actions":	[]
}
2023-05-03 05:33:09.829968 DEBUG BF_PLTFM Assembled at: Accton 

2023-05-03 05:33:09.829995 DEBUG BF_PLTFM CRC8: 107 

2023-05-03 05:33:09.830018 DEBUG BF_PLTFM Extended MAC Address Size: 132 

2023-05-03 05:33:09.830038 DEBUG BF_PLTFM Extended MAC Base 4:f8:f8:dd:20:ac

2023-05-03 05:33:09.830059 DEBUG BF_PLTFM BFN PCB Part Number 035-000003-02 

2023-05-03 05:33:09.830079 DEBUG BF_PLTFM BFN PCBA Part Number 025-000003-02 

2023-05-03 05:33:09.830099 DEBUG BF_PLTFM Local MAC 4:f8:f8:dd:20:a4

2023-05-03 05:33:09.830119 DEBUG BF_PLTFM Location on Fabric: Montara

2023-05-03 05:33:09.830138 DEBUG BF_PLTFM ODM PCBA Part Number NP3ZZ7632023A 

2023-05-03 05:33:09.830158 DEBUG BF_PLTFM ODM PCBA Serial Number AK22035231 

2023-05-03 05:33:09.830178 DEBUG BF_PLTFM PCB Manufacturer: ISU

2023-05-03 05:33:09.830197 DEBUG BF_PLTFM Product Asset Tag: 000000001

2023-05-03 05:33:09.830251 DEBUG BF_PLTFM Product Name: Montara 

2023-05-03 05:33:09.830271 DEBUG BF_PLTFM Product Number: 20-000003 

2023-05-03 05:33:09.830292 DEBUG BF_PLTFM Product Production State: 1 

2023-05-03 05:33:09.830313 DEBUG BF_PLTFM Product Serial Number: AK22063441 

2023-05-03 05:33:09.830331 DEBUG BF_PLTFM Product Sub-Version: 3 

2023-05-03 05:33:09.830351 DEBUG BF_PLTFM Product Version: 1 

2023-05-03 05:33:09.830374 DEBUG BF_PLTFM EEPROM SUCCESS: Board type : 006234

2023-05-03 05:33:09.830394 DEBUG BF_PLTFM System Assembly Part Number: 015-000003-02 

2023-05-03 05:33:09.830413 DEBUG BF_PLTFM System Manufacturer: Accton 

2023-05-03 05:33:09.830432 DEBUG BF_PLTFM System Manufacturing Date: 06-01-20 

2023-05-03 05:33:09.830452 DEBUG BF_PLTFM Version: 1 

2023-05-03 05:33:09.838563 DEBUG BF_PLTFM USB Initialized at bf_pltfm_cp2112_open:930

2023-05-03 05:33:09.838634 DEBUG BF_PLTFM No Devices found are 6

2023-05-03 05:33:09.838665 DEBUG BF_PLTFM USB devices found at bf_pltfm_cp2112_open:943

2023-05-03 05:33:09.838724 DEBUG BF_PLTFM USB handle found at bf_pltfm_cp2112_open:958

2023-05-03 05:33:09.838746 DEBUG BF_PLTFM The USB dev is 0x559d57811720

2023-05-03 05:33:09.838765 DEBUG BF_PLTFM The USB dev handle is 0x559d57621f80

2023-05-03 05:33:09.838789 DEBUG BF_PLTFM Kernel driver auto detach set at bf_pltfm_cp2112_open:980

2023-05-03 05:33:09.838827 ERROR BF_PLTFM Error in claiming the interface with error code Resource busy at bf_pltfm_cp2112_open:988

2023-05-03 05:33:09.838968 ERROR BF_PLTFM Error: Unable to open CP2112 devices iteration 0

2023-05-03 05:35:03.975983 DEBUG BF_SWITCHD bf_switchd: system services initialized
2023-05-03 05:35:03.976057 DEBUG BF_SWITCHD bf_switchd: loading conf_file /home/cirlab/bf-sde-9.11.2/install/share/p4/targets/tofino/port_forward_tf2.conf...
2023-05-03 05:35:03.976111 DEBUG BF_SWITCHD bf_switchd: processing device configuration...
2023-05-03 05:35:03.976246 DEBUG BF_SWITCHD Configuration for dev_id 0
2023-05-03 05:35:03.976321 DEBUG BF_SWITCHD   Family        : tofino
2023-05-03 05:35:03.976354 DEBUG BF_SWITCHD   pci_sysfs_str : /sys/devices/pci0000:00/0000:00:03.0/0000:05:00.0
2023-05-03 05:35:03.976390 DEBUG BF_SWITCHD   pci_int_mode  : 0
2023-05-03 05:35:03.976424 DEBUG BF_SWITCHD   sds_fw_path   : share/tofino_sds_fw/avago/firmware
2023-05-03 05:35:03.976455 DEBUG BF_SWITCHD bf_switchd: processing P4 configuration...
2023-05-03 05:35:03.976573 DEBUG BF_SWITCHD P4 profile for dev_id 0
2023-05-03 05:35:03.976610 DEBUG BF_SWITCHD num P4 programs 1
2023-05-03 05:35:03.976655 DEBUG BF_SWITCHD   p4_name: port_forward_tf2
2023-05-03 05:35:03.976721 DEBUG BF_SWITCHD   p4_pipeline_name: pipe
2023-05-03 05:35:03.976756 DEBUG BF_SWITCHD     libpd: 
2023-05-03 05:35:03.976798 DEBUG BF_SWITCHD     libpdthrift: 
2023-05-03 05:35:03.976849 DEBUG BF_SWITCHD     context: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/port_forward_tf2/pipe/context.json
2023-05-03 05:35:03.976896 DEBUG BF_SWITCHD     config: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/port_forward_tf2/pipe/tofino.bin
2023-05-03 05:35:03.976942 DEBUG BF_SWITCHD   Pipes in scope [
2023-05-03 05:35:03.976982 DEBUG BF_SWITCHD 0 
2023-05-03 05:35:03.977030 DEBUG BF_SWITCHD 1 
2023-05-03 05:35:03.977072 DEBUG BF_SWITCHD 2 
2023-05-03 05:35:03.977123 DEBUG BF_SWITCHD 3 
2023-05-03 05:35:03.977158 DEBUG BF_SWITCHD ]
2023-05-03 05:35:03.977197 DEBUG BF_SWITCHD   diag: 
2023-05-03 05:35:03.977242 DEBUG BF_SWITCHD   accton diag: 
2023-05-03 05:35:03.977284 DEBUG BF_SWITCHD   Agent[0]: /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so
2023-05-03 05:35:03.997141 DEBUG BF_SWITCHD bf_switchd: library /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so loaded
2023-05-03 05:35:03.998485 DEBUG BF_SWITCHD bf_switchd: agent[0] initialized
2023-05-03 05:35:03.998568 DEBUG BF_PLTFM Platform-mgr started 

2023-05-03 05:35:03.999127 DEBUG BF_PLTFM cdc_ethernet port is enx020000000002

2023-05-03 05:35:04.645581 DEBUG BF_PLTFM EEPROM DATA FROM BMC 
 {
	"Information":	{
		"Location on Fabric":	"Montara",
		"Product Sub-Version":	"3",
		"Facebook PCB Part Number":	"035-000003-02",
		"CRC8":	"0x6b",
		"System Assembly Part Number":	"015-000003-02",
		"Product Serial Number":	"AK22063441",
		"System Manufacturing Date":	"06-01-20",
		"Local MAC":	"04:F8:F8:DD:20:A4",
		"Assembled At":	"Accton",
		"ODM PCBA Serial Number":	"AK22035231",
		"Product Asset Tag":	"000000001",
		"Product Name":	"Montara",
		"ODM PCBA Part Number":	"NP3ZZ7632023A",
		"Product Production State":	"1",
		"Product Part Number":	"20-000003",
		"PCB Manufacturer":	"ISU",
		"System Manufacturer":	"Accton",
		"Extended MAC Address Size":	"132",
		"Facebook PCBA Part Number":	"025-000003-02",
		"Version":	"1",
		"Extended MAC Base":	"04:F8:F8:DD:20:AC",
		"Product Version":	"1"
	},
	"Resources":	[],
	"Actions":	[]
}
2023-05-03 05:35:04.645685 DEBUG BF_PLTFM Assembled at: Accton 

2023-05-03 05:35:04.645714 DEBUG BF_PLTFM CRC8: 107 

2023-05-03 05:35:04.645737 DEBUG BF_PLTFM Extended MAC Address Size: 132 

2023-05-03 05:35:04.645758 DEBUG BF_PLTFM Extended MAC Base 4:f8:f8:dd:20:ac

2023-05-03 05:35:04.645780 DEBUG BF_PLTFM BFN PCB Part Number 035-000003-02 

2023-05-03 05:35:04.645801 DEBUG BF_PLTFM BFN PCBA Part Number 025-000003-02 

2023-05-03 05:35:04.645821 DEBUG BF_PLTFM Local MAC 4:f8:f8:dd:20:a4

2023-05-03 05:35:04.645842 DEBUG BF_PLTFM Location on Fabric: Montara

2023-05-03 05:35:04.645862 DEBUG BF_PLTFM ODM PCBA Part Number NP3ZZ7632023A 

2023-05-03 05:35:04.645882 DEBUG BF_PLTFM ODM PCBA Serial Number AK22035231 

2023-05-03 05:35:04.645902 DEBUG BF_PLTFM PCB Manufacturer: ISU

2023-05-03 05:35:04.645922 DEBUG BF_PLTFM Product Asset Tag: 000000001

2023-05-03 05:35:04.645943 DEBUG BF_PLTFM Product Name: Montara 

2023-05-03 05:35:04.645963 DEBUG BF_PLTFM Product Number: 20-000003 

2023-05-03 05:35:04.645983 DEBUG BF_PLTFM Product Production State: 1 

2023-05-03 05:35:04.646003 DEBUG BF_PLTFM Product Serial Number: AK22063441 

2023-05-03 05:35:04.646023 DEBUG BF_PLTFM Product Sub-Version: 3 

2023-05-03 05:35:04.646043 DEBUG BF_PLTFM Product Version: 1 

2023-05-03 05:35:04.646066 DEBUG BF_PLTFM EEPROM SUCCESS: Board type : 006234

2023-05-03 05:35:04.646087 DEBUG BF_PLTFM System Assembly Part Number: 015-000003-02 

2023-05-03 05:35:04.646107 DEBUG BF_PLTFM System Manufacturer: Accton 

2023-05-03 05:35:04.646127 DEBUG BF_PLTFM System Manufacturing Date: 06-01-20 

2023-05-03 05:35:04.646147 DEBUG BF_PLTFM Version: 1 

2023-05-03 05:35:04.654010 DEBUG BF_PLTFM USB Initialized at bf_pltfm_cp2112_open:930

2023-05-03 05:35:04.654080 DEBUG BF_PLTFM No Devices found are 6

2023-05-03 05:35:04.654112 DEBUG BF_PLTFM USB devices found at bf_pltfm_cp2112_open:943

2023-05-03 05:35:04.654172 DEBUG BF_PLTFM USB handle found at bf_pltfm_cp2112_open:958

2023-05-03 05:35:04.654194 DEBUG BF_PLTFM The USB dev is 0x556018c09720

2023-05-03 05:35:04.654214 DEBUG BF_PLTFM The USB dev handle is 0x556018a19f80

2023-05-03 05:35:04.654238 DEBUG BF_PLTFM Kernel driver auto detach set at bf_pltfm_cp2112_open:980

2023-05-03 05:35:04.656816 DEBUG BF_PLTFM Interface Claimed at bf_pltfm_cp2112_open:992

2023-05-03 05:35:04.657163 DEBUG BF_PLTFM Sm bus initialized bf_pltfm_cp2112_open:1005

2023-05-03 05:35:04.708582 DEBUG BF_PLTFM Error waiting for interrupt response with error code Operation timed out at usb_intr_transfer_in;351

2023-05-03 05:35:04.708657 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 05:35:04.708678 DEBUG BF_PLTFM Ongoing transfers flushed at bf_pltfm_cp2112_open:1010

2023-05-03 05:35:04.711823 DEBUG BF_PLTFM Outstanding transfers cancelled bf_pltfm_cp2112_open:1015

2023-05-03 05:35:04.711880 DEBUG BF_PLTFM Upper and Lower Devices Differentiated bf_pltfm_cp2112_open:1026

2023-05-03 05:35:04.871025 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2023-05-03 05:35:04.871676 DEBUG BF_PLTFM num of QSFP ports=32
2023-05-03 05:35:04.871721 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2023-05-03 05:35:04.871749 DEBUG BF_PLTFM QSFP     1 : RESETL = true
2023-05-03 05:35:04.871775 DEBUG BF_PLTFM QSFP     1 : True
2023-05-03 05:35:04.880825 DEBUG BF_PLTFM QSFP     2 : RESETL = true
2023-05-03 05:35:04.880908 DEBUG BF_PLTFM QSFP     2 : True
2023-05-03 05:35:04.889826 DEBUG BF_PLTFM QSFP     3 : RESETL = true
2023-05-03 05:35:04.889885 DEBUG BF_PLTFM QSFP     3 : True
2023-05-03 05:35:04.898826 DEBUG BF_PLTFM QSFP     4 : RESETL = true
2023-05-03 05:35:04.898886 DEBUG BF_PLTFM QSFP     4 : True
2023-05-03 05:35:04.907827 DEBUG BF_PLTFM QSFP     5 : RESETL = true
2023-05-03 05:35:04.907886 DEBUG BF_PLTFM QSFP     5 : True
2023-05-03 05:35:04.916825 DEBUG BF_PLTFM QSFP     6 : RESETL = true
2023-05-03 05:35:04.916885 DEBUG BF_PLTFM QSFP     6 : True
2023-05-03 05:35:04.925826 DEBUG BF_PLTFM QSFP     7 : RESETL = true
2023-05-03 05:35:04.925886 DEBUG BF_PLTFM QSFP     7 : True
2023-05-03 05:35:04.934826 DEBUG BF_PLTFM QSFP     8 : RESETL = true
2023-05-03 05:35:04.934886 DEBUG BF_PLTFM QSFP     8 : True
2023-05-03 05:35:04.943827 DEBUG BF_PLTFM QSFP     9 : RESETL = true
2023-05-03 05:35:04.943886 DEBUG BF_PLTFM QSFP     9 : True
2023-05-03 05:35:04.952826 DEBUG BF_PLTFM QSFP    10 : RESETL = true
2023-05-03 05:35:04.952886 DEBUG BF_PLTFM QSFP    10 : True
2023-05-03 05:35:04.961826 DEBUG BF_PLTFM QSFP    11 : RESETL = true
2023-05-03 05:35:04.961886 DEBUG BF_PLTFM QSFP    11 : True
2023-05-03 05:35:04.970827 DEBUG BF_PLTFM QSFP    12 : RESETL = true
2023-05-03 05:35:04.970886 DEBUG BF_PLTFM QSFP    12 : True
2023-05-03 05:35:04.979826 DEBUG BF_PLTFM QSFP    13 : RESETL = true
2023-05-03 05:35:04.979885 DEBUG BF_PLTFM QSFP    13 : True
2023-05-03 05:35:04.988826 DEBUG BF_PLTFM QSFP    14 : RESETL = true
2023-05-03 05:35:04.988885 DEBUG BF_PLTFM QSFP    14 : True
2023-05-03 05:35:04.997827 DEBUG BF_PLTFM QSFP    15 : RESETL = true
2023-05-03 05:35:04.997886 DEBUG BF_PLTFM QSFP    15 : True
2023-05-03 05:35:05.006827 DEBUG BF_PLTFM QSFP    16 : RESETL = true
2023-05-03 05:35:05.006895 DEBUG BF_PLTFM QSFP    16 : True
2023-05-03 05:35:05.015799 DEBUG BF_PLTFM QSFP    17 : RESETL = true
2023-05-03 05:35:05.015859 DEBUG BF_PLTFM QSFP    17 : True
2023-05-03 05:35:05.024827 DEBUG BF_PLTFM QSFP    18 : RESETL = true
2023-05-03 05:35:05.024887 DEBUG BF_PLTFM QSFP    18 : True
2023-05-03 05:35:05.033828 DEBUG BF_PLTFM QSFP    19 : RESETL = true
2023-05-03 05:35:05.033887 DEBUG BF_PLTFM QSFP    19 : True
2023-05-03 05:35:05.042827 DEBUG BF_PLTFM QSFP    20 : RESETL = true
2023-05-03 05:35:05.042887 DEBUG BF_PLTFM QSFP    20 : True
2023-05-03 05:35:05.051827 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-05-03 05:35:05.051887 DEBUG BF_PLTFM QSFP    21 : True
2023-05-03 05:35:05.060828 DEBUG BF_PLTFM QSFP    22 : RESETL = true
2023-05-03 05:35:05.060888 DEBUG BF_PLTFM QSFP    22 : True
2023-05-03 05:35:05.069828 DEBUG BF_PLTFM QSFP    23 : RESETL = true
2023-05-03 05:35:05.069887 DEBUG BF_PLTFM QSFP    23 : True
2023-05-03 05:35:05.078827 DEBUG BF_PLTFM QSFP    24 : RESETL = true
2023-05-03 05:35:05.078887 DEBUG BF_PLTFM QSFP    24 : True
2023-05-03 05:35:05.087827 DEBUG BF_PLTFM QSFP    25 : RESETL = true
2023-05-03 05:35:05.087887 DEBUG BF_PLTFM QSFP    25 : True
2023-05-03 05:35:05.096827 DEBUG BF_PLTFM QSFP    26 : RESETL = true
2023-05-03 05:35:05.096887 DEBUG BF_PLTFM QSFP    26 : True
2023-05-03 05:35:05.105827 DEBUG BF_PLTFM QSFP    27 : RESETL = true
2023-05-03 05:35:05.105887 DEBUG BF_PLTFM QSFP    27 : True
2023-05-03 05:35:05.114828 DEBUG BF_PLTFM QSFP    28 : RESETL = true
2023-05-03 05:35:05.114887 DEBUG BF_PLTFM QSFP    28 : True
2023-05-03 05:35:05.123829 DEBUG BF_PLTFM QSFP    29 : RESETL = true
2023-05-03 05:35:05.123888 DEBUG BF_PLTFM QSFP    29 : True
2023-05-03 05:35:05.132828 DEBUG BF_PLTFM QSFP    30 : RESETL = true
2023-05-03 05:35:05.132888 DEBUG BF_PLTFM QSFP    30 : True
2023-05-03 05:35:05.141828 DEBUG BF_PLTFM QSFP    31 : RESETL = true
2023-05-03 05:35:05.141887 DEBUG BF_PLTFM QSFP    31 : True
2023-05-03 05:35:05.150829 DEBUG BF_PLTFM QSFP    32 : RESETL = true
2023-05-03 05:35:05.150888 DEBUG BF_PLTFM QSFP    32 : True
2023-05-03 05:35:05.160947 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2023-05-03 05:35:05.161008 DEBUG BF_PLTFM QSFP     1 : LPMODE = true
2023-05-03 05:35:05.181829 DEBUG BF_PLTFM QSFP     1 : RESETL = false
2023-05-03 05:35:05.181888 DEBUG BF_PLTFM QSFP     1 : False
2023-05-03 05:35:05.190829 DEBUG BF_PLTFM QSFP     2 : LPMODE = true
2023-05-03 05:35:05.211829 DEBUG BF_PLTFM QSFP     2 : RESETL = false
2023-05-03 05:35:05.211888 DEBUG BF_PLTFM QSFP     2 : False
2023-05-03 05:35:05.220827 DEBUG BF_PLTFM QSFP     3 : LPMODE = true
2023-05-03 05:35:05.241826 DEBUG BF_PLTFM QSFP     3 : RESETL = false
2023-05-03 05:35:05.241885 DEBUG BF_PLTFM QSFP     3 : False
2023-05-03 05:35:05.250829 DEBUG BF_PLTFM QSFP     4 : LPMODE = true
2023-05-03 05:35:05.271833 DEBUG BF_PLTFM QSFP     4 : RESETL = false
2023-05-03 05:35:05.271892 DEBUG BF_PLTFM QSFP     4 : False
2023-05-03 05:35:05.280828 DEBUG BF_PLTFM QSFP     5 : LPMODE = true
2023-05-03 05:35:05.301828 DEBUG BF_PLTFM QSFP     5 : RESETL = false
2023-05-03 05:35:05.301887 DEBUG BF_PLTFM QSFP     5 : False
2023-05-03 05:35:05.310828 DEBUG BF_PLTFM QSFP     6 : LPMODE = true
2023-05-03 05:35:05.331830 DEBUG BF_PLTFM QSFP     6 : RESETL = false
2023-05-03 05:35:05.331890 DEBUG BF_PLTFM QSFP     6 : False
2023-05-03 05:35:05.340828 DEBUG BF_PLTFM QSFP     7 : LPMODE = true
2023-05-03 05:35:05.361830 DEBUG BF_PLTFM QSFP     7 : RESETL = false
2023-05-03 05:35:05.361889 DEBUG BF_PLTFM QSFP     7 : False
2023-05-03 05:35:05.370828 DEBUG BF_PLTFM QSFP     8 : LPMODE = true
2023-05-03 05:35:05.391840 DEBUG BF_PLTFM QSFP     8 : RESETL = false
2023-05-03 05:35:05.391901 DEBUG BF_PLTFM QSFP     8 : False
2023-05-03 05:35:05.400804 DEBUG BF_PLTFM QSFP     9 : LPMODE = true
2023-05-03 05:35:05.421843 DEBUG BF_PLTFM QSFP     9 : RESETL = false
2023-05-03 05:35:05.421903 DEBUG BF_PLTFM QSFP     9 : False
2023-05-03 05:35:05.430844 DEBUG BF_PLTFM QSFP    10 : LPMODE = true
2023-05-03 05:35:05.451843 DEBUG BF_PLTFM QSFP    10 : RESETL = false
2023-05-03 05:35:05.451903 DEBUG BF_PLTFM QSFP    10 : False
2023-05-03 05:35:05.460847 DEBUG BF_PLTFM QSFP    11 : LPMODE = true
2023-05-03 05:35:05.481843 DEBUG BF_PLTFM QSFP    11 : RESETL = false
2023-05-03 05:35:05.481902 DEBUG BF_PLTFM QSFP    11 : False
2023-05-03 05:35:05.490843 DEBUG BF_PLTFM QSFP    12 : LPMODE = true
2023-05-03 05:35:05.511848 DEBUG BF_PLTFM QSFP    12 : RESETL = false
2023-05-03 05:35:05.511908 DEBUG BF_PLTFM QSFP    12 : False
2023-05-03 05:35:05.520843 DEBUG BF_PLTFM QSFP    13 : LPMODE = true
2023-05-03 05:35:05.541843 DEBUG BF_PLTFM QSFP    13 : RESETL = false
2023-05-03 05:35:05.541902 DEBUG BF_PLTFM QSFP    13 : False
2023-05-03 05:35:05.550845 DEBUG BF_PLTFM QSFP    14 : LPMODE = true
2023-05-03 05:35:05.571843 DEBUG BF_PLTFM QSFP    14 : RESETL = false
2023-05-03 05:35:05.571902 DEBUG BF_PLTFM QSFP    14 : False
2023-05-03 05:35:05.580844 DEBUG BF_PLTFM QSFP    15 : LPMODE = true
2023-05-03 05:35:05.601845 DEBUG BF_PLTFM QSFP    15 : RESETL = false
2023-05-03 05:35:05.601904 DEBUG BF_PLTFM QSFP    15 : False
2023-05-03 05:35:05.610845 DEBUG BF_PLTFM QSFP    16 : LPMODE = true
2023-05-03 05:35:05.631844 DEBUG BF_PLTFM QSFP    16 : RESETL = false
2023-05-03 05:35:05.631903 DEBUG BF_PLTFM QSFP    16 : False
2023-05-03 05:35:05.640845 DEBUG BF_PLTFM QSFP    17 : LPMODE = true
2023-05-03 05:35:05.661844 DEBUG BF_PLTFM QSFP    17 : RESETL = false
2023-05-03 05:35:05.661903 DEBUG BF_PLTFM QSFP    17 : False
2023-05-03 05:35:05.670845 DEBUG BF_PLTFM QSFP    18 : LPMODE = true
2023-05-03 05:35:05.691844 DEBUG BF_PLTFM QSFP    18 : RESETL = false
2023-05-03 05:35:05.691903 DEBUG BF_PLTFM QSFP    18 : False
2023-05-03 05:35:05.700845 DEBUG BF_PLTFM QSFP    19 : LPMODE = true
2023-05-03 05:35:05.721844 DEBUG BF_PLTFM QSFP    19 : RESETL = false
2023-05-03 05:35:05.721904 DEBUG BF_PLTFM QSFP    19 : False
2023-05-03 05:35:05.730845 DEBUG BF_PLTFM QSFP    20 : LPMODE = true
2023-05-03 05:35:05.751845 DEBUG BF_PLTFM QSFP    20 : RESETL = false
2023-05-03 05:35:05.751904 DEBUG BF_PLTFM QSFP    20 : False
2023-05-03 05:35:05.760844 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-05-03 05:35:05.781842 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-05-03 05:35:05.781921 DEBUG BF_PLTFM QSFP    21 : False
2023-05-03 05:35:05.790846 DEBUG BF_PLTFM QSFP    22 : LPMODE = true
2023-05-03 05:35:05.811846 DEBUG BF_PLTFM QSFP    22 : RESETL = false
2023-05-03 05:35:05.811905 DEBUG BF_PLTFM QSFP    22 : False
2023-05-03 05:35:05.820847 DEBUG BF_PLTFM QSFP    23 : LPMODE = true
2023-05-03 05:35:05.841845 DEBUG BF_PLTFM QSFP    23 : RESETL = false
2023-05-03 05:35:05.841904 DEBUG BF_PLTFM QSFP    23 : False
2023-05-03 05:35:05.850845 DEBUG BF_PLTFM QSFP    24 : LPMODE = true
2023-05-03 05:35:05.871845 DEBUG BF_PLTFM QSFP    24 : RESETL = false
2023-05-03 05:35:05.871904 DEBUG BF_PLTFM QSFP    24 : False
2023-05-03 05:35:05.880847 DEBUG BF_PLTFM QSFP    25 : LPMODE = true
2023-05-03 05:35:05.901845 DEBUG BF_PLTFM QSFP    25 : RESETL = false
2023-05-03 05:35:05.901904 DEBUG BF_PLTFM QSFP    25 : False
2023-05-03 05:35:05.910846 DEBUG BF_PLTFM QSFP    26 : LPMODE = true
2023-05-03 05:35:05.931844 DEBUG BF_PLTFM QSFP    26 : RESETL = false
2023-05-03 05:35:05.931903 DEBUG BF_PLTFM QSFP    26 : False
2023-05-03 05:35:05.940846 DEBUG BF_PLTFM QSFP    27 : LPMODE = true
2023-05-03 05:35:05.961846 DEBUG BF_PLTFM QSFP    27 : RESETL = false
2023-05-03 05:35:05.961906 DEBUG BF_PLTFM QSFP    27 : False
2023-05-03 05:35:05.970848 DEBUG BF_PLTFM QSFP    28 : LPMODE = true
2023-05-03 05:35:05.991846 DEBUG BF_PLTFM QSFP    28 : RESETL = false
2023-05-03 05:35:05.991905 DEBUG BF_PLTFM QSFP    28 : False
2023-05-03 05:35:06.000846 DEBUG BF_PLTFM QSFP    29 : LPMODE = true
2023-05-03 05:35:06.021845 DEBUG BF_PLTFM QSFP    29 : RESETL = false
2023-05-03 05:35:06.021904 DEBUG BF_PLTFM QSFP    29 : False
2023-05-03 05:35:06.030847 DEBUG BF_PLTFM QSFP    30 : LPMODE = true
2023-05-03 05:35:06.051846 DEBUG BF_PLTFM QSFP    30 : RESETL = false
2023-05-03 05:35:06.051905 DEBUG BF_PLTFM QSFP    30 : False
2023-05-03 05:35:06.060847 DEBUG BF_PLTFM QSFP    31 : LPMODE = true
2023-05-03 05:35:06.081845 DEBUG BF_PLTFM QSFP    31 : RESETL = false
2023-05-03 05:35:06.081904 DEBUG BF_PLTFM QSFP    31 : False
2023-05-03 05:35:06.090848 DEBUG BF_PLTFM QSFP    32 : LPMODE = true
2023-05-03 05:35:06.111846 DEBUG BF_PLTFM QSFP    32 : RESETL = false
2023-05-03 05:35:06.111905 DEBUG BF_PLTFM QSFP    32 : False
2023-05-03 05:35:06.120846 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2023-05-03 05:35:08.121318 DEBUG BF_SWITCHD Device 0: Operational mode set to ASIC
2023-05-03 05:35:08.121408 DEBUG BF_SWITCHD Initialized the device types using platforms infra API
2023-05-03 05:35:08.121445 DEBUG BF_SWITCHD ASIC detected at PCI /sys/class/bf/bf0/device
2023-05-03 05:35:08.121534 DEBUG BF_SWITCHD ASIC pci device id is 16 (0x0010)
2023-05-03 05:35:08.121596 DEBUG BF_DVM BF-SDE vesion: 9.11.2
2023-05-03 05:35:08.137655 INFO  BF_PM pm_fsm_queues_init:256 pm_fsm_queues_init:256 Initializing all FSM queues
2023-05-03 05:35:08.137784 INFO  BF_PM pm_fsm_queues_init:262 pm_fsm_queues_init:262 Initializing all FSM queues done
2023-05-03 05:35:08.137967 INFO  BF_TM TM: Registered for device and port discovery
2023-05-03 05:35:08.140942 DEBUG BF_SWITCHD bf_switchd: drivers initialized
2023-05-03 05:35:08.167724 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2023-05-03 05:35:08.168260 DEBUG BF_LLD  Efuse settings dev 0 subdev 0
2023-05-03 05:35:08.168280 DEBUG BF_LLD                0 : resubmit_disable
2023-05-03 05:35:08.168293 DEBUG BF_LLD                0 : mau_tcam_reduction
2023-05-03 05:35:08.168304 DEBUG BF_LLD                0 : mau_sram_reduction
2023-05-03 05:35:08.168315 DEBUG BF_LLD                0 : packet_generator_disable
2023-05-03 05:35:08.168326 DEBUG BF_LLD                5 : pipe_disable
2023-05-03 05:35:08.168339 DEBUG BF_LLD                0 : mau_stage_disable
2023-05-03 05:35:08.168349 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2023-05-03 05:35:08.168359 DEBUG BF_LLD aaaaaaaaaaaaaaaa : port_disable (lo)
2023-05-03 05:35:08.168371 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2023-05-03 05:35:08.168382 DEBUG BF_LLD                0 : port_speed_reduction
2023-05-03 05:35:08.168407 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2023-05-03 05:35:08.168418 DEBUG BF_LLD                0 : pcie_lane_reduction
2023-05-03 05:35:08.168430 DEBUG BF_LLD                0 : baresync_disable
2023-05-03 05:35:08.168441 DEBUG BF_LLD                0 : frequency_reduction
2023-05-03 05:35:08.168452 DEBUG BF_LLD                0 : frequency_check_disable
2023-05-03 05:35:08.168463 DEBUG BF_LLD                0 : versioning
2023-05-03 05:35:08.168476 DEBUG BF_LLD                8 : chip_part_number
2023-05-03 05:35:08.168487 DEBUG BF_LLD                1 : part_revision_number
2023-05-03 05:35:08.168498 DEBUG BF_LLD                0 : package_id
2023-05-03 05:35:08.168509 DEBUG BF_LLD 30206674eab06c85 : chip_id
2023-05-03 05:35:08.168521 DEBUG BF_LLD              102 : pmro_and_skew
2023-05-03 05:35:08.168532 DEBUG BF_LLD                3 : voltage_scaling
2023-05-03 05:35:08.168542 DEBUG BF_LLD                0 : die-config
2023-05-03 05:35:08.168553 DEBUG BF_LLD                0 : constant0
2023-05-03 05:35:08.168564 DEBUG BF_LLD                0 : constant1
2023-05-03 05:35:08.168575 DEBUG BF_LLD                0 : serdes disable even
2023-05-03 05:35:08.168586 DEBUG BF_LLD                0 : serdes disable odd
2023-05-03 05:35:08.168601 DEBUG BF_LLD Wafer-id: PMAU99-W19-X2-Y6
2023-05-03 05:35:08.168615 DEBUG BF_LLD dev 0 subdev 0: SPI idcode: 20180416 (rc=0)
2023-05-03 05:35:08.168632 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2023-05-03 05:35:08.168970 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2023-05-03 05:35:08.283075 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1dc
2023-05-03 05:35:08.283148 DEBUG BF_LLD [Unreset] Done after 1 polls
2023-05-03 05:35:08.304697 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2023-05-03 05:35:08.304756 DEBUG BF_PORT port_mgr_dev_add:57:0:0(warm_init_mode)
2023-05-03 05:35:08.304776 DEBUG BF_PORT port_mgr_tof1_dev_add:75:0
2023-05-03 05:35:08.304799 INFO  BF_PORT set chip part revision number, dev 0, part rev 1
2023-05-03 05:35:08.304855 DEBUG BF_PORT 0:-:-: sbus master fw: 101d_2001
2023-05-03 05:35:08.304868 DEBUG BF_PORT 0:-:-: PCIe serdes fw: 1066_2147
2023-05-03 05:35:08.304878 DEBUG BF_PORT 0:-:-:      serdes fw: 1091_244d
2023-05-03 05:35:08.304898 INFO  BF_PORT port_mgr_mac_block_init: core clock speed in ns = 0.819672
2023-05-03 05:35:08.307876 DEBUG BF_PORT SDS: SBMs disabled. No FW upload
2023-05-03 05:35:08.307996 DEBUG BF_PORT SDS: SBus CLK divider set to 5 (x32 mode)
2023-05-03 05:35:08.308012 DEBUG BF_PORT SDS: 0:0:3: Set ignore bcast
2023-05-03 05:35:08.308027 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-05-03 05:35:08.308094 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=write
2023-05-03 05:35:08.308158 DEBUG BF_PORT SDS: 0:0:5: Set ignore bcast
2023-05-03 05:35:08.308172 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-05-03 05:35:08.308238 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=write
2023-05-03 05:35:08.308299 DEBUG BF_PORT SDS: 0:0:7: Set ignore bcast
2023-05-03 05:35:08.308310 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-05-03 05:35:08.308375 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=write
2023-05-03 05:35:08.308436 DEBUG BF_PORT SDS: 0:0:9: Set ignore bcast
2023-05-03 05:35:08.308447 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-05-03 05:35:08.308513 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=write
2023-05-03 05:35:08.315517 DEBUG BF_PORT SDS: 0:0:255: FW load: broadcast
2023-05-03 05:35:08.315531 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-05-03 05:35:08.315541 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-05-03 05:35:08.317729 DEBUG BF_PORT 0:0:1 : PCIe access : addr=1h : reg=ffh : cmd=Read
2023-05-03 05:35:08.317804 DEBUG BF_PORT 0:0:2 : PCIe access : addr=2h : reg=ffh : cmd=Read
2023-05-03 05:35:08.317885 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=ffh : cmd=Read
2023-05-03 05:35:08.317955 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=0h : cmd=Read
2023-05-03 05:35:08.317969 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=1h : cmd=write
2023-05-03 05:35:08.317981 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-05-03 05:35:08.318048 DEBUG BF_PORT 0:0:4 : PCIe access : addr=4h : reg=ffh : cmd=Read
2023-05-03 05:35:08.318113 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=ffh : cmd=Read
2023-05-03 05:35:08.318179 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=0h : cmd=Read
2023-05-03 05:35:08.318191 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=1h : cmd=write
2023-05-03 05:35:08.318202 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-05-03 05:35:08.318268 DEBUG BF_PORT 0:0:6 : PCIe access : addr=6h : reg=ffh : cmd=Read
2023-05-03 05:35:08.318334 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=ffh : cmd=Read
2023-05-03 05:35:08.318400 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=0h : cmd=Read
2023-05-03 05:35:08.318411 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=1h : cmd=write
2023-05-03 05:35:08.318423 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-05-03 05:35:08.318489 DEBUG BF_PORT 0:0:8 : PCIe access : addr=8h : reg=ffh : cmd=Read
2023-05-03 05:35:08.318554 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=ffh : cmd=Read
2023-05-03 05:35:08.318620 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=0h : cmd=Read
2023-05-03 05:35:08.318631 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=1h : cmd=write
2023-05-03 05:35:08.318643 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-05-03 05:35:08.318709 DEBUG BF_PORT 0:0:10 : PCIe access : addr=ah : reg=ffh : cmd=Read
2023-05-03 05:35:08.816415 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-05-03 05:35:08.816496 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-05-03 05:35:08.816825 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-05-03 05:35:08.816894 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-05-03 05:35:09.315844 DEBUG BF_PORT SDS: 0:1:255: FW load: broadcast
2023-05-03 05:35:09.315873 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-05-03 05:35:09.315884 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-05-03 05:35:12.235174 INFO  BF_MC Allocated RDM addresses 0x200 - 0x303
2023-05-03 05:35:12.235256 INFO  BF_MC Write LAG node at addr 0x200 with id 255 and next node 0x201 0x0000_00000000ff00201c
2023-05-03 05:35:12.235272 INFO  BF_MC Write LAG node at addr 0x201 with id 255 and next node 0x202 0x00ff_00202c00ff00201c
2023-05-03 05:35:12.235284 INFO  BF_MC Write LAG node at addr 0x202 with id 255 and next node 0x203 0x0000_00000000ff00203c
2023-05-03 05:35:12.235294 INFO  BF_MC Write LAG node at addr 0x203 with id 255 and next node 0x204 0x00ff_00204c00ff00203c
2023-05-03 05:35:12.235305 INFO  BF_MC Write LAG node at addr 0x204 with id 255 and next node 0x205 0x0000_00000000ff00205c
2023-05-03 05:35:12.235315 INFO  BF_MC Write LAG node at addr 0x205 with id 255 and next node 0x206 0x00ff_00206c00ff00205c
2023-05-03 05:35:12.235326 INFO  BF_MC Write LAG node at addr 0x206 with id 255 and next node 0x207 0x0000_00000000ff00207c
2023-05-03 05:35:12.235336 INFO  BF_MC Write LAG node at addr 0x207 with id 255 and next node 0x208 0x00ff_00208c00ff00207c
2023-05-03 05:35:12.235346 INFO  BF_MC Write LAG node at addr 0x208 with id 255 and next node 0x209 0x0000_00000000ff00209c
2023-05-03 05:35:12.235357 INFO  BF_MC Write LAG node at addr 0x209 with id 255 and next node 0x20a 0x00ff_0020ac00ff00209c
2023-05-03 05:35:12.235367 INFO  BF_MC Write LAG node at addr 0x20a with id 255 and next node 0x20b 0x0000_00000000ff0020bc
2023-05-03 05:35:12.235377 INFO  BF_MC Write LAG node at addr 0x20b with id 255 and next node 0x20c 0x00ff_0020cc00ff0020bc
2023-05-03 05:35:12.235402 INFO  BF_MC Write LAG node at addr 0x20c with id 255 and next node 0x20d 0x0000_00000000ff0020dc
2023-05-03 05:35:12.235414 INFO  BF_MC Write LAG node at addr 0x20d with id 255 and next node 0x20e 0x00ff_0020ec00ff0020dc
2023-05-03 05:35:12.235424 INFO  BF_MC Write LAG node at addr 0x20e with id 255 and next node 0x20f 0x0000_00000000ff0020fc
2023-05-03 05:35:12.235435 INFO  BF_MC Write LAG node at addr 0x20f with id 255 and next node 0x210 0x00ff_00210c00ff0020fc
2023-05-03 05:35:12.235445 INFO  BF_MC Write LAG node at addr 0x210 with id 255 and next node 0x211 0x0000_00000000ff00211c
2023-05-03 05:35:12.235456 INFO  BF_MC Write LAG node at addr 0x211 with id 255 and next node 0x212 0x00ff_00212c00ff00211c
2023-05-03 05:35:12.235466 INFO  BF_MC Write LAG node at addr 0x212 with id 255 and next node 0x213 0x0000_00000000ff00213c
2023-05-03 05:35:12.235477 INFO  BF_MC Write LAG node at addr 0x213 with id 255 and next node 0x214 0x00ff_00214c00ff00213c
2023-05-03 05:35:12.235487 INFO  BF_MC Write LAG node at addr 0x214 with id 255 and next node 0x215 0x0000_00000000ff00215c
2023-05-03 05:35:12.235498 INFO  BF_MC Write LAG node at addr 0x215 with id 255 and next node 0x216 0x00ff_00216c00ff00215c
2023-05-03 05:35:12.235508 INFO  BF_MC Write LAG node at addr 0x216 with id 255 and next node 0x217 0x0000_00000000ff00217c
2023-05-03 05:35:12.235519 INFO  BF_MC Write LAG node at addr 0x217 with id 255 and next node 0x218 0x00ff_00218c00ff00217c
2023-05-03 05:35:12.235529 INFO  BF_MC Write LAG node at addr 0x218 with id 255 and next node 0x219 0x0000_00000000ff00219c
2023-05-03 05:35:12.235541 INFO  BF_MC Write LAG node at addr 0x219 with id 255 and next node 0x21a 0x00ff_0021ac00ff00219c
2023-05-03 05:35:12.235551 INFO  BF_MC Write LAG node at addr 0x21a with id 255 and next node 0x21b 0x0000_00000000ff0021bc
2023-05-03 05:35:12.235562 INFO  BF_MC Write LAG node at addr 0x21b with id 255 and next node 0x21c 0x00ff_0021cc00ff0021bc
2023-05-03 05:35:12.235572 INFO  BF_MC Write LAG node at addr 0x21c with id 255 and next node 0x21d 0x0000_00000000ff0021dc
2023-05-03 05:35:12.235582 INFO  BF_MC Write LAG node at addr 0x21d with id 255 and next node 0x21e 0x00ff_0021ec00ff0021dc
2023-05-03 05:35:12.235593 INFO  BF_MC Write LAG node at addr 0x21e with id 255 and next node 0x21f 0x0000_00000000ff0021fc
2023-05-03 05:35:12.235603 INFO  BF_MC Write LAG node at addr 0x21f with id 255 and next node 0x220 0x00ff_00220c00ff0021fc
2023-05-03 05:35:12.235614 INFO  BF_MC Write LAG node at addr 0x220 with id 255 and next node 0x221 0x0000_00000000ff00221c
2023-05-03 05:35:12.235624 INFO  BF_MC Write LAG node at addr 0x221 with id 255 and next node 0x222 0x00ff_00222c00ff00221c
2023-05-03 05:35:12.235634 INFO  BF_MC Write LAG node at addr 0x222 with id 255 and next node 0x223 0x0000_00000000ff00223c
2023-05-03 05:35:12.235645 INFO  BF_MC Write LAG node at addr 0x223 with id 255 and next node 0x224 0x00ff_00224c00ff00223c
2023-05-03 05:35:12.235655 INFO  BF_MC Write LAG node at addr 0x224 with id 255 and next node 0x225 0x0000_00000000ff00225c
2023-05-03 05:35:12.235666 INFO  BF_MC Write LAG node at addr 0x225 with id 255 and next node 0x226 0x00ff_00226c00ff00225c
2023-05-03 05:35:12.235676 INFO  BF_MC Write LAG node at addr 0x226 with id 255 and next node 0x227 0x0000_00000000ff00227c
2023-05-03 05:35:12.235686 INFO  BF_MC Write LAG node at addr 0x227 with id 255 and next node 0x228 0x00ff_00228c00ff00227c
2023-05-03 05:35:12.235697 INFO  BF_MC Write LAG node at addr 0x228 with id 255 and next node 0x229 0x0000_00000000ff00229c
2023-05-03 05:35:12.235707 INFO  BF_MC Write LAG node at addr 0x229 with id 255 and next node 0x22a 0x00ff_0022ac00ff00229c
2023-05-03 05:35:12.235718 INFO  BF_MC Write LAG node at addr 0x22a with id 255 and next node 0x22b 0x0000_00000000ff0022bc
2023-05-03 05:35:12.235728 INFO  BF_MC Write LAG node at addr 0x22b with id 255 and next node 0x22c 0x00ff_0022cc00ff0022bc
2023-05-03 05:35:12.235738 INFO  BF_MC Write LAG node at addr 0x22c with id 255 and next node 0x22d 0x0000_00000000ff0022dc
2023-05-03 05:35:12.235754 INFO  BF_MC Write LAG node at addr 0x22d with id 255 and next node 0x22e 0x00ff_0022ec00ff0022dc
2023-05-03 05:35:12.235764 INFO  BF_MC Write LAG node at addr 0x22e with id 255 and next node 0x22f 0x0000_00000000ff0022fc
2023-05-03 05:35:12.235775 INFO  BF_MC Write LAG node at addr 0x22f with id 255 and next node 0x230 0x00ff_00230c00ff0022fc
2023-05-03 05:35:12.235785 INFO  BF_MC Write LAG node at addr 0x230 with id 255 and next node 0x231 0x0000_00000000ff00231c
2023-05-03 05:35:12.235795 INFO  BF_MC Write LAG node at addr 0x231 with id 255 and next node 0x232 0x00ff_00232c00ff00231c
2023-05-03 05:35:12.235806 INFO  BF_MC Write LAG node at addr 0x232 with id 255 and next node 0x233 0x0000_00000000ff00233c
2023-05-03 05:35:12.235816 INFO  BF_MC Write LAG node at addr 0x233 with id 255 and next node 0x234 0x00ff_00234c00ff00233c
2023-05-03 05:35:12.235827 INFO  BF_MC Write LAG node at addr 0x234 with id 255 and next node 0x235 0x0000_00000000ff00235c
2023-05-03 05:35:12.235837 INFO  BF_MC Write LAG node at addr 0x235 with id 255 and next node 0x236 0x00ff_00236c00ff00235c
2023-05-03 05:35:12.235847 INFO  BF_MC Write LAG node at addr 0x236 with id 255 and next node 0x237 0x0000_00000000ff00237c
2023-05-03 05:35:12.235858 INFO  BF_MC Write LAG node at addr 0x237 with id 255 and next node 0x238 0x00ff_00238c00ff00237c
2023-05-03 05:35:12.235868 INFO  BF_MC Write LAG node at addr 0x238 with id 255 and next node 0x239 0x0000_00000000ff00239c
2023-05-03 05:35:12.235879 INFO  BF_MC Write LAG node at addr 0x239 with id 255 and next node 0x23a 0x00ff_0023ac00ff00239c
2023-05-03 05:35:12.235890 INFO  BF_MC Write LAG node at addr 0x23a with id 255 and next node 0x23b 0x0000_00000000ff0023bc
2023-05-03 05:35:12.235900 INFO  BF_MC Write LAG node at addr 0x23b with id 255 and next node 0x23c 0x00ff_0023cc00ff0023bc
2023-05-03 05:35:12.235911 INFO  BF_MC Write LAG node at addr 0x23c with id 255 and next node 0x23d 0x0000_00000000ff0023dc
2023-05-03 05:35:12.235921 INFO  BF_MC Write LAG node at addr 0x23d with id 255 and next node 0x23e 0x00ff_0023ec00ff0023dc
2023-05-03 05:35:12.235932 INFO  BF_MC Write LAG node at addr 0x23e with id 255 and next node 0x23f 0x0000_00000000ff0023fc
2023-05-03 05:35:12.235942 INFO  BF_MC Write LAG node at addr 0x23f with id 255 and next node 0x240 0x00ff_00240c00ff0023fc
2023-05-03 05:35:12.235952 INFO  BF_MC Write LAG node at addr 0x240 with id 255 and next node 0x241 0x0000_00000000ff00241c
2023-05-03 05:35:12.235963 INFO  BF_MC Write LAG node at addr 0x241 with id 255 and next node 0x242 0x00ff_00242c00ff00241c
2023-05-03 05:35:12.235973 INFO  BF_MC Write LAG node at addr 0x242 with id 255 and next node 0x243 0x0000_00000000ff00243c
2023-05-03 05:35:12.235984 INFO  BF_MC Write LAG node at addr 0x243 with id 255 and next node 0x244 0x00ff_00244c00ff00243c
2023-05-03 05:35:12.235994 INFO  BF_MC Write LAG node at addr 0x244 with id 255 and next node 0x245 0x0000_00000000ff00245c
2023-05-03 05:35:12.236004 INFO  BF_MC Write LAG node at addr 0x245 with id 255 and next node 0x246 0x00ff_00246c00ff00245c
2023-05-03 05:35:12.236015 INFO  BF_MC Write LAG node at addr 0x246 with id 255 and next node 0x247 0x0000_00000000ff00247c
2023-05-03 05:35:12.236025 INFO  BF_MC Write LAG node at addr 0x247 with id 255 and next node 0x248 0x00ff_00248c00ff00247c
2023-05-03 05:35:12.236035 INFO  BF_MC Write LAG node at addr 0x248 with id 255 and next node 0x249 0x0000_00000000ff00249c
2023-05-03 05:35:12.236046 INFO  BF_MC Write LAG node at addr 0x249 with id 255 and next node 0x24a 0x00ff_0024ac00ff00249c
2023-05-03 05:35:12.236056 INFO  BF_MC Write LAG node at addr 0x24a with id 255 and next node 0x24b 0x0000_00000000ff0024bc
2023-05-03 05:35:12.236067 INFO  BF_MC Write LAG node at addr 0x24b with id 255 and next node 0x24c 0x00ff_0024cc00ff0024bc
2023-05-03 05:35:12.236077 INFO  BF_MC Write LAG node at addr 0x24c with id 255 and next node 0x24d 0x0000_00000000ff0024dc
2023-05-03 05:35:12.236088 INFO  BF_MC Write LAG node at addr 0x24d with id 255 and next node 0x24e 0x00ff_0024ec00ff0024dc
2023-05-03 05:35:12.236105 INFO  BF_MC Write LAG node at addr 0x24e with id 255 and next node 0x24f 0x0000_00000000ff0024fc
2023-05-03 05:35:12.236116 INFO  BF_MC Write LAG node at addr 0x24f with id 255 and next node 0x250 0x00ff_00250c00ff0024fc
2023-05-03 05:35:12.236126 INFO  BF_MC Write LAG node at addr 0x250 with id 255 and next node 0x251 0x0000_00000000ff00251c
2023-05-03 05:35:12.236137 INFO  BF_MC Write LAG node at addr 0x251 with id 255 and next node 0x252 0x00ff_00252c00ff00251c
2023-05-03 05:35:12.236147 INFO  BF_MC Write LAG node at addr 0x252 with id 255 and next node 0x253 0x0000_00000000ff00253c
2023-05-03 05:35:12.236180 INFO  BF_MC Write LAG node at addr 0x253 with id 255 and next node 0x254 0x00ff_00254c00ff00253c
2023-05-03 05:35:12.236190 INFO  BF_MC Write LAG node at addr 0x254 with id 255 and next node 0x255 0x0000_00000000ff00255c
2023-05-03 05:35:12.236201 INFO  BF_MC Write LAG node at addr 0x255 with id 255 and next node 0x256 0x00ff_00256c00ff00255c
2023-05-03 05:35:12.236211 INFO  BF_MC Write LAG node at addr 0x256 with id 255 and next node 0x257 0x0000_00000000ff00257c
2023-05-03 05:35:12.236222 INFO  BF_MC Write LAG node at addr 0x257 with id 255 and next node 0x258 0x00ff_00258c00ff00257c
2023-05-03 05:35:12.236232 INFO  BF_MC Write LAG node at addr 0x258 with id 255 and next node 0x259 0x0000_00000000ff00259c
2023-05-03 05:35:12.236243 INFO  BF_MC Write LAG node at addr 0x259 with id 255 and next node 0x25a 0x00ff_0025ac00ff00259c
2023-05-03 05:35:12.236254 INFO  BF_MC Write LAG node at addr 0x25a with id 255 and next node 0x25b 0x0000_00000000ff0025bc
2023-05-03 05:35:12.236264 INFO  BF_MC Write LAG node at addr 0x25b with id 255 and next node 0x25c 0x00ff_0025cc00ff0025bc
2023-05-03 05:35:12.236275 INFO  BF_MC Write LAG node at addr 0x25c with id 255 and next node 0x25d 0x0000_00000000ff0025dc
2023-05-03 05:35:12.236285 INFO  BF_MC Write LAG node at addr 0x25d with id 255 and next node 0x25e 0x00ff_0025ec00ff0025dc
2023-05-03 05:35:12.236295 INFO  BF_MC Write LAG node at addr 0x25e with id 255 and next node 0x25f 0x0000_00000000ff0025fc
2023-05-03 05:35:12.236306 INFO  BF_MC Write LAG node at addr 0x25f with id 255 and next node 0x260 0x00ff_00260c00ff0025fc
2023-05-03 05:35:12.236316 INFO  BF_MC Write LAG node at addr 0x260 with id 255 and next node 0x261 0x0000_00000000ff00261c
2023-05-03 05:35:12.236327 INFO  BF_MC Write LAG node at addr 0x261 with id 255 and next node 0x262 0x00ff_00262c00ff00261c
2023-05-03 05:35:12.236337 INFO  BF_MC Write LAG node at addr 0x262 with id 255 and next node 0x263 0x0000_00000000ff00263c
2023-05-03 05:35:12.236348 INFO  BF_MC Write LAG node at addr 0x263 with id 255 and next node 0x264 0x00ff_00264c00ff00263c
2023-05-03 05:35:12.236358 INFO  BF_MC Write LAG node at addr 0x264 with id 255 and next node 0x265 0x0000_00000000ff00265c
2023-05-03 05:35:12.236368 INFO  BF_MC Write LAG node at addr 0x265 with id 255 and next node 0x266 0x00ff_00266c00ff00265c
2023-05-03 05:35:12.236379 INFO  BF_MC Write LAG node at addr 0x266 with id 255 and next node 0x267 0x0000_00000000ff00267c
2023-05-03 05:35:12.236389 INFO  BF_MC Write LAG node at addr 0x267 with id 255 and next node 0x268 0x00ff_00268c00ff00267c
2023-05-03 05:35:12.236400 INFO  BF_MC Write LAG node at addr 0x268 with id 255 and next node 0x269 0x0000_00000000ff00269c
2023-05-03 05:35:12.236410 INFO  BF_MC Write LAG node at addr 0x269 with id 255 and next node 0x26a 0x00ff_0026ac00ff00269c
2023-05-03 05:35:12.236420 INFO  BF_MC Write LAG node at addr 0x26a with id 255 and next node 0x26b 0x0000_00000000ff0026bc
2023-05-03 05:35:12.236431 INFO  BF_MC Write LAG node at addr 0x26b with id 255 and next node 0x26c 0x00ff_0026cc00ff0026bc
2023-05-03 05:35:12.236441 INFO  BF_MC Write LAG node at addr 0x26c with id 255 and next node 0x26d 0x0000_00000000ff0026dc
2023-05-03 05:35:12.236452 INFO  BF_MC Write LAG node at addr 0x26d with id 255 and next node 0x26e 0x00ff_0026ec00ff0026dc
2023-05-03 05:35:12.236462 INFO  BF_MC Write LAG node at addr 0x26e with id 255 and next node 0x26f 0x0000_00000000ff0026fc
2023-05-03 05:35:12.236478 INFO  BF_MC Write LAG node at addr 0x26f with id 255 and next node 0x270 0x00ff_00270c00ff0026fc
2023-05-03 05:35:12.236489 INFO  BF_MC Write LAG node at addr 0x270 with id 255 and next node 0x271 0x0000_00000000ff00271c
2023-05-03 05:35:12.236499 INFO  BF_MC Write LAG node at addr 0x271 with id 255 and next node 0x272 0x00ff_00272c00ff00271c
2023-05-03 05:35:12.236509 INFO  BF_MC Write LAG node at addr 0x272 with id 255 and next node 0x273 0x0000_00000000ff00273c
2023-05-03 05:35:12.236520 INFO  BF_MC Write LAG node at addr 0x273 with id 255 and next node 0x274 0x00ff_00274c00ff00273c
2023-05-03 05:35:12.236530 INFO  BF_MC Write LAG node at addr 0x274 with id 255 and next node 0x275 0x0000_00000000ff00275c
2023-05-03 05:35:12.236541 INFO  BF_MC Write LAG node at addr 0x275 with id 255 and next node 0x276 0x00ff_00276c00ff00275c
2023-05-03 05:35:12.236551 INFO  BF_MC Write LAG node at addr 0x276 with id 255 and next node 0x277 0x0000_00000000ff00277c
2023-05-03 05:35:12.236561 INFO  BF_MC Write LAG node at addr 0x277 with id 255 and next node 0x278 0x00ff_00278c00ff00277c
2023-05-03 05:35:12.236572 INFO  BF_MC Write LAG node at addr 0x278 with id 255 and next node 0x279 0x0000_00000000ff00279c
2023-05-03 05:35:12.236583 INFO  BF_MC Write LAG node at addr 0x279 with id 255 and next node 0x27a 0x00ff_0027ac00ff00279c
2023-05-03 05:35:12.236593 INFO  BF_MC Write LAG node at addr 0x27a with id 255 and next node 0x27b 0x0000_00000000ff0027bc
2023-05-03 05:35:12.236604 INFO  BF_MC Write LAG node at addr 0x27b with id 255 and next node 0x27c 0x00ff_0027cc00ff0027bc
2023-05-03 05:35:12.236614 INFO  BF_MC Write LAG node at addr 0x27c with id 255 and next node 0x27d 0x0000_00000000ff0027dc
2023-05-03 05:35:12.236625 INFO  BF_MC Write LAG node at addr 0x27d with id 255 and next node 0x27e 0x00ff_0027ec00ff0027dc
2023-05-03 05:35:12.236635 INFO  BF_MC Write LAG node at addr 0x27e with id 255 and next node 0x27f 0x0000_00000000ff0027fc
2023-05-03 05:35:12.236646 INFO  BF_MC Write LAG node at addr 0x27f with id 255 and next node 0x280 0x00ff_00280c00ff0027fc
2023-05-03 05:35:12.236656 INFO  BF_MC Write LAG node at addr 0x280 with id 255 and next node 0x281 0x0000_00000000ff00281c
2023-05-03 05:35:12.236666 INFO  BF_MC Write LAG node at addr 0x281 with id 255 and next node 0x282 0x00ff_00282c00ff00281c
2023-05-03 05:35:12.236677 INFO  BF_MC Write LAG node at addr 0x282 with id 255 and next node 0x283 0x0000_00000000ff00283c
2023-05-03 05:35:12.236687 INFO  BF_MC Write LAG node at addr 0x283 with id 255 and next node 0x284 0x00ff_00284c00ff00283c
2023-05-03 05:35:12.236697 INFO  BF_MC Write LAG node at addr 0x284 with id 255 and next node 0x285 0x0000_00000000ff00285c
2023-05-03 05:35:12.236708 INFO  BF_MC Write LAG node at addr 0x285 with id 255 and next node 0x286 0x00ff_00286c00ff00285c
2023-05-03 05:35:12.236718 INFO  BF_MC Write LAG node at addr 0x286 with id 255 and next node 0x287 0x0000_00000000ff00287c
2023-05-03 05:35:12.236729 INFO  BF_MC Write LAG node at addr 0x287 with id 255 and next node 0x288 0x00ff_00288c00ff00287c
2023-05-03 05:35:12.236739 INFO  BF_MC Write LAG node at addr 0x288 with id 255 and next node 0x289 0x0000_00000000ff00289c
2023-05-03 05:35:12.236749 INFO  BF_MC Write LAG node at addr 0x289 with id 255 and next node 0x28a 0x00ff_0028ac00ff00289c
2023-05-03 05:35:12.236760 INFO  BF_MC Write LAG node at addr 0x28a with id 255 and next node 0x28b 0x0000_00000000ff0028bc
2023-05-03 05:35:12.236770 INFO  BF_MC Write LAG node at addr 0x28b with id 255 and next node 0x28c 0x00ff_0028cc00ff0028bc
2023-05-03 05:35:12.236781 INFO  BF_MC Write LAG node at addr 0x28c with id 255 and next node 0x28d 0x0000_00000000ff0028dc
2023-05-03 05:35:12.236791 INFO  BF_MC Write LAG node at addr 0x28d with id 255 and next node 0x28e 0x00ff_0028ec00ff0028dc
2023-05-03 05:35:12.236801 INFO  BF_MC Write LAG node at addr 0x28e with id 255 and next node 0x28f 0x0000_00000000ff0028fc
2023-05-03 05:35:12.236812 INFO  BF_MC Write LAG node at addr 0x28f with id 255 and next node 0x290 0x00ff_00290c00ff0028fc
2023-05-03 05:35:12.236827 INFO  BF_MC Write LAG node at addr 0x290 with id 255 and next node 0x291 0x0000_00000000ff00291c
2023-05-03 05:35:12.236837 INFO  BF_MC Write LAG node at addr 0x291 with id 255 and next node 0x292 0x00ff_00292c00ff00291c
2023-05-03 05:35:12.236847 INFO  BF_MC Write LAG node at addr 0x292 with id 255 and next node 0x293 0x0000_00000000ff00293c
2023-05-03 05:35:12.236858 INFO  BF_MC Write LAG node at addr 0x293 with id 255 and next node 0x294 0x00ff_00294c00ff00293c
2023-05-03 05:35:12.236868 INFO  BF_MC Write LAG node at addr 0x294 with id 255 and next node 0x295 0x0000_00000000ff00295c
2023-05-03 05:35:12.236879 INFO  BF_MC Write LAG node at addr 0x295 with id 255 and next node 0x296 0x00ff_00296c00ff00295c
2023-05-03 05:35:12.236889 INFO  BF_MC Write LAG node at addr 0x296 with id 255 and next node 0x297 0x0000_00000000ff00297c
2023-05-03 05:35:12.236900 INFO  BF_MC Write LAG node at addr 0x297 with id 255 and next node 0x298 0x00ff_00298c00ff00297c
2023-05-03 05:35:12.236910 INFO  BF_MC Write LAG node at addr 0x298 with id 255 and next node 0x299 0x0000_00000000ff00299c
2023-05-03 05:35:12.236921 INFO  BF_MC Write LAG node at addr 0x299 with id 255 and next node 0x29a 0x00ff_0029ac00ff00299c
2023-05-03 05:35:12.236931 INFO  BF_MC Write LAG node at addr 0x29a with id 255 and next node 0x29b 0x0000_00000000ff0029bc
2023-05-03 05:35:12.236942 INFO  BF_MC Write LAG node at addr 0x29b with id 255 and next node 0x29c 0x00ff_0029cc00ff0029bc
2023-05-03 05:35:12.236952 INFO  BF_MC Write LAG node at addr 0x29c with id 255 and next node 0x29d 0x0000_00000000ff0029dc
2023-05-03 05:35:12.236963 INFO  BF_MC Write LAG node at addr 0x29d with id 255 and next node 0x29e 0x00ff_0029ec00ff0029dc
2023-05-03 05:35:12.236973 INFO  BF_MC Write LAG node at addr 0x29e with id 255 and next node 0x29f 0x0000_00000000ff0029fc
2023-05-03 05:35:12.236984 INFO  BF_MC Write LAG node at addr 0x29f with id 255 and next node 0x2a0 0x00ff_002a0c00ff0029fc
2023-05-03 05:35:12.236994 INFO  BF_MC Write LAG node at addr 0x2a0 with id 255 and next node 0x2a1 0x0000_00000000ff002a1c
2023-05-03 05:35:12.237005 INFO  BF_MC Write LAG node at addr 0x2a1 with id 255 and next node 0x2a2 0x00ff_002a2c00ff002a1c
2023-05-03 05:35:12.237015 INFO  BF_MC Write LAG node at addr 0x2a2 with id 255 and next node 0x2a3 0x0000_00000000ff002a3c
2023-05-03 05:35:12.237026 INFO  BF_MC Write LAG node at addr 0x2a3 with id 255 and next node 0x2a4 0x00ff_002a4c00ff002a3c
2023-05-03 05:35:12.237036 INFO  BF_MC Write LAG node at addr 0x2a4 with id 255 and next node 0x2a5 0x0000_00000000ff002a5c
2023-05-03 05:35:12.237046 INFO  BF_MC Write LAG node at addr 0x2a5 with id 255 and next node 0x2a6 0x00ff_002a6c00ff002a5c
2023-05-03 05:35:12.237057 INFO  BF_MC Write LAG node at addr 0x2a6 with id 255 and next node 0x2a7 0x0000_00000000ff002a7c
2023-05-03 05:35:12.237067 INFO  BF_MC Write LAG node at addr 0x2a7 with id 255 and next node 0x2a8 0x00ff_002a8c00ff002a7c
2023-05-03 05:35:12.237078 INFO  BF_MC Write LAG node at addr 0x2a8 with id 255 and next node 0x2a9 0x0000_00000000ff002a9c
2023-05-03 05:35:12.237089 INFO  BF_MC Write LAG node at addr 0x2a9 with id 255 and next node 0x2aa 0x00ff_002aac00ff002a9c
2023-05-03 05:35:12.237099 INFO  BF_MC Write LAG node at addr 0x2aa with id 255 and next node 0x2ab 0x0000_00000000ff002abc
2023-05-03 05:35:12.237110 INFO  BF_MC Write LAG node at addr 0x2ab with id 255 and next node 0x2ac 0x00ff_002acc00ff002abc
2023-05-03 05:35:12.237120 INFO  BF_MC Write LAG node at addr 0x2ac with id 255 and next node 0x2ad 0x0000_00000000ff002adc
2023-05-03 05:35:12.237131 INFO  BF_MC Write LAG node at addr 0x2ad with id 255 and next node 0x2ae 0x00ff_002aec00ff002adc
2023-05-03 05:35:12.237141 INFO  BF_MC Write LAG node at addr 0x2ae with id 255 and next node 0x2af 0x0000_00000000ff002afc
2023-05-03 05:35:12.237152 INFO  BF_MC Write LAG node at addr 0x2af with id 255 and next node 0x2b0 0x00ff_002b0c00ff002afc
2023-05-03 05:35:12.237162 INFO  BF_MC Write LAG node at addr 0x2b0 with id 255 and next node 0x2b1 0x0000_00000000ff002b1c
2023-05-03 05:35:12.237177 INFO  BF_MC Write LAG node at addr 0x2b1 with id 255 and next node 0x2b2 0x00ff_002b2c00ff002b1c
2023-05-03 05:35:12.237187 INFO  BF_MC Write LAG node at addr 0x2b2 with id 255 and next node 0x2b3 0x0000_00000000ff002b3c
2023-05-03 05:35:12.237198 INFO  BF_MC Write LAG node at addr 0x2b3 with id 255 and next node 0x2b4 0x00ff_002b4c00ff002b3c
2023-05-03 05:35:12.237208 INFO  BF_MC Write LAG node at addr 0x2b4 with id 255 and next node 0x2b5 0x0000_00000000ff002b5c
2023-05-03 05:35:12.237219 INFO  BF_MC Write LAG node at addr 0x2b5 with id 255 and next node 0x2b6 0x00ff_002b6c00ff002b5c
2023-05-03 05:35:12.237229 INFO  BF_MC Write LAG node at addr 0x2b6 with id 255 and next node 0x2b7 0x0000_00000000ff002b7c
2023-05-03 05:35:12.237240 INFO  BF_MC Write LAG node at addr 0x2b7 with id 255 and next node 0x2b8 0x00ff_002b8c00ff002b7c
2023-05-03 05:35:12.237250 INFO  BF_MC Write LAG node at addr 0x2b8 with id 255 and next node 0x2b9 0x0000_00000000ff002b9c
2023-05-03 05:35:12.237261 INFO  BF_MC Write LAG node at addr 0x2b9 with id 255 and next node 0x2ba 0x00ff_002bac00ff002b9c
2023-05-03 05:35:12.237272 INFO  BF_MC Write LAG node at addr 0x2ba with id 255 and next node 0x2bb 0x0000_00000000ff002bbc
2023-05-03 05:35:12.237282 INFO  BF_MC Write LAG node at addr 0x2bb with id 255 and next node 0x2bc 0x00ff_002bcc00ff002bbc
2023-05-03 05:35:12.237293 INFO  BF_MC Write LAG node at addr 0x2bc with id 255 and next node 0x2bd 0x0000_00000000ff002bdc
2023-05-03 05:35:12.237303 INFO  BF_MC Write LAG node at addr 0x2bd with id 255 and next node 0x2be 0x00ff_002bec00ff002bdc
2023-05-03 05:35:12.237314 INFO  BF_MC Write LAG node at addr 0x2be with id 255 and next node 0x2bf 0x0000_00000000ff002bfc
2023-05-03 05:35:12.237324 INFO  BF_MC Write LAG node at addr 0x2bf with id 255 and next node 0x2c0 0x00ff_002c0c00ff002bfc
2023-05-03 05:35:12.237335 INFO  BF_MC Write LAG node at addr 0x2c0 with id 255 and next node 0x2c1 0x0000_00000000ff002c1c
2023-05-03 05:35:12.237345 INFO  BF_MC Write LAG node at addr 0x2c1 with id 255 and next node 0x2c2 0x00ff_002c2c00ff002c1c
2023-05-03 05:35:12.237356 INFO  BF_MC Write LAG node at addr 0x2c2 with id 255 and next node 0x2c3 0x0000_00000000ff002c3c
2023-05-03 05:35:12.237366 INFO  BF_MC Write LAG node at addr 0x2c3 with id 255 and next node 0x2c4 0x00ff_002c4c00ff002c3c
2023-05-03 05:35:12.237377 INFO  BF_MC Write LAG node at addr 0x2c4 with id 255 and next node 0x2c5 0x0000_00000000ff002c5c
2023-05-03 05:35:12.237387 INFO  BF_MC Write LAG node at addr 0x2c5 with id 255 and next node 0x2c6 0x00ff_002c6c00ff002c5c
2023-05-03 05:35:12.237397 INFO  BF_MC Write LAG node at addr 0x2c6 with id 255 and next node 0x2c7 0x0000_00000000ff002c7c
2023-05-03 05:35:12.237408 INFO  BF_MC Write LAG node at addr 0x2c7 with id 255 and next node 0x2c8 0x00ff_002c8c00ff002c7c
2023-05-03 05:35:12.237418 INFO  BF_MC Write LAG node at addr 0x2c8 with id 255 and next node 0x2c9 0x0000_00000000ff002c9c
2023-05-03 05:35:12.237429 INFO  BF_MC Write LAG node at addr 0x2c9 with id 255 and next node 0x2ca 0x00ff_002cac00ff002c9c
2023-05-03 05:35:12.237439 INFO  BF_MC Write LAG node at addr 0x2ca with id 255 and next node 0x2cb 0x0000_00000000ff002cbc
2023-05-03 05:35:12.237449 INFO  BF_MC Write LAG node at addr 0x2cb with id 255 and next node 0x2cc 0x00ff_002ccc00ff002cbc
2023-05-03 05:35:12.237460 INFO  BF_MC Write LAG node at addr 0x2cc with id 255 and next node 0x2cd 0x0000_00000000ff002cdc
2023-05-03 05:35:12.237470 INFO  BF_MC Write LAG node at addr 0x2cd with id 255 and next node 0x2ce 0x00ff_002cec00ff002cdc
2023-05-03 05:35:12.237480 INFO  BF_MC Write LAG node at addr 0x2ce with id 255 and next node 0x2cf 0x0000_00000000ff002cfc
2023-05-03 05:35:12.237491 INFO  BF_MC Write LAG node at addr 0x2cf with id 255 and next node 0x2d0 0x00ff_002d0c00ff002cfc
2023-05-03 05:35:12.237501 INFO  BF_MC Write LAG node at addr 0x2d0 with id 255 and next node 0x2d1 0x0000_00000000ff002d1c
2023-05-03 05:35:12.237512 INFO  BF_MC Write LAG node at addr 0x2d1 with id 255 and next node 0x2d2 0x00ff_002d2c00ff002d1c
2023-05-03 05:35:12.237526 INFO  BF_MC Write LAG node at addr 0x2d2 with id 255 and next node 0x2d3 0x0000_00000000ff002d3c
2023-05-03 05:35:12.237537 INFO  BF_MC Write LAG node at addr 0x2d3 with id 255 and next node 0x2d4 0x00ff_002d4c00ff002d3c
2023-05-03 05:35:12.237547 INFO  BF_MC Write LAG node at addr 0x2d4 with id 255 and next node 0x2d5 0x0000_00000000ff002d5c
2023-05-03 05:35:12.237558 INFO  BF_MC Write LAG node at addr 0x2d5 with id 255 and next node 0x2d6 0x00ff_002d6c00ff002d5c
2023-05-03 05:35:12.237569 INFO  BF_MC Write LAG node at addr 0x2d6 with id 255 and next node 0x2d7 0x0000_00000000ff002d7c
2023-05-03 05:35:12.237579 INFO  BF_MC Write LAG node at addr 0x2d7 with id 255 and next node 0x2d8 0x00ff_002d8c00ff002d7c
2023-05-03 05:35:12.237589 INFO  BF_MC Write LAG node at addr 0x2d8 with id 255 and next node 0x2d9 0x0000_00000000ff002d9c
2023-05-03 05:35:12.237600 INFO  BF_MC Write LAG node at addr 0x2d9 with id 255 and next node 0x2da 0x00ff_002dac00ff002d9c
2023-05-03 05:35:12.237611 INFO  BF_MC Write LAG node at addr 0x2da with id 255 and next node 0x2db 0x0000_00000000ff002dbc
2023-05-03 05:35:12.237621 INFO  BF_MC Write LAG node at addr 0x2db with id 255 and next node 0x2dc 0x00ff_002dcc00ff002dbc
2023-05-03 05:35:12.237632 INFO  BF_MC Write LAG node at addr 0x2dc with id 255 and next node 0x2dd 0x0000_00000000ff002ddc
2023-05-03 05:35:12.237642 INFO  BF_MC Write LAG node at addr 0x2dd with id 255 and next node 0x2de 0x00ff_002dec00ff002ddc
2023-05-03 05:35:12.237653 INFO  BF_MC Write LAG node at addr 0x2de with id 255 and next node 0x2df 0x0000_00000000ff002dfc
2023-05-03 05:35:12.237663 INFO  BF_MC Write LAG node at addr 0x2df with id 255 and next node 0x2e0 0x00ff_002e0c00ff002dfc
2023-05-03 05:35:12.237674 INFO  BF_MC Write LAG node at addr 0x2e0 with id 255 and next node 0x2e1 0x0000_00000000ff002e1c
2023-05-03 05:35:12.237684 INFO  BF_MC Write LAG node at addr 0x2e1 with id 255 and next node 0x2e2 0x00ff_002e2c00ff002e1c
2023-05-03 05:35:12.237695 INFO  BF_MC Write LAG node at addr 0x2e2 with id 255 and next node 0x2e3 0x0000_00000000ff002e3c
2023-05-03 05:35:12.237705 INFO  BF_MC Write LAG node at addr 0x2e3 with id 255 and next node 0x2e4 0x00ff_002e4c00ff002e3c
2023-05-03 05:35:12.237715 INFO  BF_MC Write LAG node at addr 0x2e4 with id 255 and next node 0x2e5 0x0000_00000000ff002e5c
2023-05-03 05:35:12.237726 INFO  BF_MC Write LAG node at addr 0x2e5 with id 255 and next node 0x2e6 0x00ff_002e6c00ff002e5c
2023-05-03 05:35:12.237736 INFO  BF_MC Write LAG node at addr 0x2e6 with id 255 and next node 0x2e7 0x0000_00000000ff002e7c
2023-05-03 05:35:12.237747 INFO  BF_MC Write LAG node at addr 0x2e7 with id 255 and next node 0x2e8 0x00ff_002e8c00ff002e7c
2023-05-03 05:35:12.237757 INFO  BF_MC Write LAG node at addr 0x2e8 with id 255 and next node 0x2e9 0x0000_00000000ff002e9c
2023-05-03 05:35:12.237768 INFO  BF_MC Write LAG node at addr 0x2e9 with id 255 and next node 0x2ea 0x00ff_002eac00ff002e9c
2023-05-03 05:35:12.237778 INFO  BF_MC Write LAG node at addr 0x2ea with id 255 and next node 0x2eb 0x0000_00000000ff002ebc
2023-05-03 05:35:12.237789 INFO  BF_MC Write LAG node at addr 0x2eb with id 255 and next node 0x2ec 0x00ff_002ecc00ff002ebc
2023-05-03 05:35:12.237799 INFO  BF_MC Write LAG node at addr 0x2ec with id 255 and next node 0x2ed 0x0000_00000000ff002edc
2023-05-03 05:35:12.237809 INFO  BF_MC Write LAG node at addr 0x2ed with id 255 and next node 0x2ee 0x00ff_002eec00ff002edc
2023-05-03 05:35:12.237820 INFO  BF_MC Write LAG node at addr 0x2ee with id 255 and next node 0x2ef 0x0000_00000000ff002efc
2023-05-03 05:35:12.237830 INFO  BF_MC Write LAG node at addr 0x2ef with id 255 and next node 0x2f0 0x00ff_002f0c00ff002efc
2023-05-03 05:35:12.237841 INFO  BF_MC Write LAG node at addr 0x2f0 with id 255 and next node 0x2f1 0x0000_00000000ff002f1c
2023-05-03 05:35:12.237851 INFO  BF_MC Write LAG node at addr 0x2f1 with id 255 and next node 0x2f2 0x00ff_002f2c00ff002f1c
2023-05-03 05:35:12.237862 INFO  BF_MC Write LAG node at addr 0x2f2 with id 255 and next node 0x2f3 0x0000_00000000ff002f3c
2023-05-03 05:35:12.237876 INFO  BF_MC Write LAG node at addr 0x2f3 with id 255 and next node 0x2f4 0x00ff_002f4c00ff002f3c
2023-05-03 05:35:12.237887 INFO  BF_MC Write LAG node at addr 0x2f4 with id 255 and next node 0x2f5 0x0000_00000000ff002f5c
2023-05-03 05:35:12.237897 INFO  BF_MC Write LAG node at addr 0x2f5 with id 255 and next node 0x2f6 0x00ff_002f6c00ff002f5c
2023-05-03 05:35:12.237908 INFO  BF_MC Write LAG node at addr 0x2f6 with id 255 and next node 0x2f7 0x0000_00000000ff002f7c
2023-05-03 05:35:12.237918 INFO  BF_MC Write LAG node at addr 0x2f7 with id 255 and next node 0x2f8 0x00ff_002f8c00ff002f7c
2023-05-03 05:35:12.237928 INFO  BF_MC Write LAG node at addr 0x2f8 with id 255 and next node 0x2f9 0x0000_00000000ff002f9c
2023-05-03 05:35:12.237939 INFO  BF_MC Write LAG node at addr 0x2f9 with id 255 and next node 0x2fa 0x00ff_002fac00ff002f9c
2023-05-03 05:35:12.237950 INFO  BF_MC Write LAG node at addr 0x2fa with id 255 and next node 0x2fb 0x0000_00000000ff002fbc
2023-05-03 05:35:12.237960 INFO  BF_MC Write LAG node at addr 0x2fb with id 255 and next node 0x2fc 0x00ff_002fcc00ff002fbc
2023-05-03 05:35:12.237971 INFO  BF_MC Write LAG node at addr 0x2fc with id 255 and next node 0x2fd 0x0000_00000000ff002fdc
2023-05-03 05:35:12.237981 INFO  BF_MC Write LAG node at addr 0x2fd with id 255 and next node 0x2fe 0x00ff_002fec00ff002fdc
2023-05-03 05:35:12.237992 INFO  BF_MC Write LAG node at addr 0x2fe with id 255 and next node 0x2ff 0x0000_00000000ff002ffc
2023-05-03 05:35:12.238002 INFO  BF_MC Write LAG node at addr 0x2ff with id 255 and next node 0x300 0x00ff_00300c00ff002ffc
2023-05-03 05:35:12.238013 INFO  BF_MC Write LAG node at addr 0x300 with id 255 and next node 0x301 0x0000_00000000ff00301c
2023-05-03 05:35:12.238023 INFO  BF_MC Write LAG node at addr 0x301 with id 255 and next node 0x302 0x00ff_00302c00ff00301c
2023-05-03 05:35:12.238034 INFO  BF_MC Write LAG node at addr 0x302 with id 255 and next node 0x303 0x0000_00000000ff00303c
2023-05-03 05:35:12.238044 INFO  BF_MC Write LAG node at addr 0x303 with id 255 and next node 0 0x00ff_00000c00ff00303c
2023-05-03 05:35:12.238059 INFO  BF_MC Allocated RDM addresses 0x11e0 - 0x11ff
2023-05-03 05:35:12.238072 INFO  BF_MC Write L1End node at addr 0x11e0, rid 0, l2 0x301
2023-05-03 05:35:12.238083 INFO  BF_MC Write L1End node at addr 0x11e1, rid 0, l2 0x300
2023-05-03 05:35:12.238093 INFO  BF_MC Write L1End node at addr 0x11e2, rid 0, l2 0x2ff
2023-05-03 05:35:12.238103 INFO  BF_MC Write L1End node at addr 0x11e3, rid 0, l2 0x2fe
2023-05-03 05:35:12.238113 INFO  BF_MC Write L1End node at addr 0x11e4, rid 0, l2 0x2fd
2023-05-03 05:35:12.238124 INFO  BF_MC Write L1End node at addr 0x11e5, rid 0, l2 0x2fc
2023-05-03 05:35:12.238134 INFO  BF_MC Write L1End node at addr 0x11e6, rid 0, l2 0x2fb
2023-05-03 05:35:12.238144 INFO  BF_MC Write L1End node at addr 0x11e7, rid 0, l2 0x2fa
2023-05-03 05:35:12.238154 INFO  BF_MC Write L1End node at addr 0x11e8, rid 0, l2 0x2f8
2023-05-03 05:35:12.238164 INFO  BF_MC Write L1End node at addr 0x11e9, rid 0, l2 0x2f6
2023-05-03 05:35:12.238174 INFO  BF_MC Write L1End node at addr 0x11ea, rid 0, l2 0x2f4
2023-05-03 05:35:12.238185 INFO  BF_MC Write L1End node at addr 0x11eb, rid 0, l2 0x2f2
2023-05-03 05:35:12.238195 INFO  BF_MC Write L1End node at addr 0x11ec, rid 0, l2 0x2f0
2023-05-03 05:35:12.238205 INFO  BF_MC Write L1End node at addr 0x11ed, rid 0, l2 0x2ee
2023-05-03 05:35:12.238215 INFO  BF_MC Write L1End node at addr 0x11ee, rid 0, l2 0x2ec
2023-05-03 05:35:12.238225 INFO  BF_MC Write L1End node at addr 0x11ef, rid 0, l2 0x2ea
2023-05-03 05:35:12.238235 INFO  BF_MC Write L1End node at addr 0x11f0, rid 0, l2 0x2e8
2023-05-03 05:35:12.238245 INFO  BF_MC Write L1End node at addr 0x11f1, rid 0, l2 0x2e6
2023-05-03 05:35:12.238255 INFO  BF_MC Write L1End node at addr 0x11f2, rid 0, l2 0x2e4
2023-05-03 05:35:12.238265 INFO  BF_MC Write L1End node at addr 0x11f3, rid 0, l2 0x2e0
2023-05-03 05:35:12.238277 INFO  BF_MC Write L1End node at addr 0x11f4, rid 0, l2 0x2dc
2023-05-03 05:35:12.238287 INFO  BF_MC Write L1End node at addr 0x11f5, rid 0, l2 0x2d8
2023-05-03 05:35:12.238302 INFO  BF_MC Write L1End node at addr 0x11f6, rid 0, l2 0x2d4
2023-05-03 05:35:12.238312 INFO  BF_MC Write L1End node at addr 0x11f7, rid 0, l2 0x2cc
2023-05-03 05:35:12.238322 INFO  BF_MC Write L1End node at addr 0x11f8, rid 0, l2 0x2c4
2023-05-03 05:35:12.238332 INFO  BF_MC Write L1End node at addr 0x11f9, rid 0, l2 0x2bc
2023-05-03 05:35:12.238342 INFO  BF_MC Write L1End node at addr 0x11fa, rid 0, l2 0x2a0
2023-05-03 05:35:12.238353 INFO  BF_MC Write L1End node at addr 0x11fb, rid 0, l2 0x287
2023-05-03 05:35:12.238363 INFO  BF_MC Write L1End node at addr 0x11fc, rid 0, l2 0x26e
2023-05-03 05:35:12.238373 INFO  BF_MC Write L1End node at addr 0x11fd, rid 0, l2 0x255
2023-05-03 05:35:12.238383 INFO  BF_MC Write L1End node at addr 0x11fe, rid 0, l2 0x23c
2023-05-03 05:35:12.238393 INFO  BF_MC Write L1End node at addr 0x11ff, rid 0, l2 0x200
2023-05-03 05:35:12.238404 INFO  BF_MC Allocated RDM addresses 0x2000 - 0x2103
2023-05-03 05:35:12.238415 INFO  BF_MC Write LAG node at addr 0x2000 with id 255 and next node 0x2001 0x0000_00000000ff02001c
2023-05-03 05:35:12.238426 INFO  BF_MC Write LAG node at addr 0x2001 with id 255 and next node 0x2002 0x00ff_02002c00ff02001c
2023-05-03 05:35:12.238437 INFO  BF_MC Write LAG node at addr 0x2002 with id 255 and next node 0x2003 0x0000_00000000ff02003c
2023-05-03 05:35:12.238448 INFO  BF_MC Write LAG node at addr 0x2003 with id 255 and next node 0x2004 0x00ff_02004c00ff02003c
2023-05-03 05:35:12.238458 INFO  BF_MC Write LAG node at addr 0x2004 with id 255 and next node 0x2005 0x0000_00000000ff02005c
2023-05-03 05:35:12.238469 INFO  BF_MC Write LAG node at addr 0x2005 with id 255 and next node 0x2006 0x00ff_02006c00ff02005c
2023-05-03 05:35:12.238479 INFO  BF_MC Write LAG node at addr 0x2006 with id 255 and next node 0x2007 0x0000_00000000ff02007c
2023-05-03 05:35:12.238490 INFO  BF_MC Write LAG node at addr 0x2007 with id 255 and next node 0x2008 0x00ff_02008c00ff02007c
2023-05-03 05:35:12.238500 INFO  BF_MC Write LAG node at addr 0x2008 with id 255 and next node 0x2009 0x0000_00000000ff02009c
2023-05-03 05:35:12.238510 INFO  BF_MC Write LAG node at addr 0x2009 with id 255 and next node 0x200a 0x00ff_0200ac00ff02009c
2023-05-03 05:35:12.238521 INFO  BF_MC Write LAG node at addr 0x200a with id 255 and next node 0x200b 0x0000_00000000ff0200bc
2023-05-03 05:35:12.238532 INFO  BF_MC Write LAG node at addr 0x200b with id 255 and next node 0x200c 0x00ff_0200cc00ff0200bc
2023-05-03 05:35:12.238542 INFO  BF_MC Write LAG node at addr 0x200c with id 255 and next node 0x200d 0x0000_00000000ff0200dc
2023-05-03 05:35:12.238553 INFO  BF_MC Write LAG node at addr 0x200d with id 255 and next node 0x200e 0x00ff_0200ec00ff0200dc
2023-05-03 05:35:12.238563 INFO  BF_MC Write LAG node at addr 0x200e with id 255 and next node 0x200f 0x0000_00000000ff0200fc
2023-05-03 05:35:12.238574 INFO  BF_MC Write LAG node at addr 0x200f with id 255 and next node 0x2010 0x00ff_02010c00ff0200fc
2023-05-03 05:35:12.238584 INFO  BF_MC Write LAG node at addr 0x2010 with id 255 and next node 0x2011 0x0000_00000000ff02011c
2023-05-03 05:35:12.238595 INFO  BF_MC Write LAG node at addr 0x2011 with id 255 and next node 0x2012 0x00ff_02012c00ff02011c
2023-05-03 05:35:12.238605 INFO  BF_MC Write LAG node at addr 0x2012 with id 255 and next node 0x2013 0x0000_00000000ff02013c
2023-05-03 05:35:12.238616 INFO  BF_MC Write LAG node at addr 0x2013 with id 255 and next node 0x2014 0x00ff_02014c00ff02013c
2023-05-03 05:35:12.238626 INFO  BF_MC Write LAG node at addr 0x2014 with id 255 and next node 0x2015 0x0000_00000000ff02015c
2023-05-03 05:35:12.238637 INFO  BF_MC Write LAG node at addr 0x2015 with id 255 and next node 0x2016 0x00ff_02016c00ff02015c
2023-05-03 05:35:12.238647 INFO  BF_MC Write LAG node at addr 0x2016 with id 255 and next node 0x2017 0x0000_00000000ff02017c
2023-05-03 05:35:12.238658 INFO  BF_MC Write LAG node at addr 0x2017 with id 255 and next node 0x2018 0x00ff_02018c00ff02017c
2023-05-03 05:35:12.238668 INFO  BF_MC Write LAG node at addr 0x2018 with id 255 and next node 0x2019 0x0000_00000000ff02019c
2023-05-03 05:35:12.238683 INFO  BF_MC Write LAG node at addr 0x2019 with id 255 and next node 0x201a 0x00ff_0201ac00ff02019c
2023-05-03 05:35:12.238694 INFO  BF_MC Write LAG node at addr 0x201a with id 255 and next node 0x201b 0x0000_00000000ff0201bc
2023-05-03 05:35:12.238704 INFO  BF_MC Write LAG node at addr 0x201b with id 255 and next node 0x201c 0x00ff_0201cc00ff0201bc
2023-05-03 05:35:12.238715 INFO  BF_MC Write LAG node at addr 0x201c with id 255 and next node 0x201d 0x0000_00000000ff0201dc
2023-05-03 05:35:12.238725 INFO  BF_MC Write LAG node at addr 0x201d with id 255 and next node 0x201e 0x00ff_0201ec00ff0201dc
2023-05-03 05:35:12.238736 INFO  BF_MC Write LAG node at addr 0x201e with id 255 and next node 0x201f 0x0000_00000000ff0201fc
2023-05-03 05:35:12.238746 INFO  BF_MC Write LAG node at addr 0x201f with id 255 and next node 0x2020 0x00ff_02020c00ff0201fc
2023-05-03 05:35:12.238757 INFO  BF_MC Write LAG node at addr 0x2020 with id 255 and next node 0x2021 0x0000_00000000ff02021c
2023-05-03 05:35:12.238767 INFO  BF_MC Write LAG node at addr 0x2021 with id 255 and next node 0x2022 0x00ff_02022c00ff02021c
2023-05-03 05:35:12.238777 INFO  BF_MC Write LAG node at addr 0x2022 with id 255 and next node 0x2023 0x0000_00000000ff02023c
2023-05-03 05:35:12.238788 INFO  BF_MC Write LAG node at addr 0x2023 with id 255 and next node 0x2024 0x00ff_02024c00ff02023c
2023-05-03 05:35:12.238798 INFO  BF_MC Write LAG node at addr 0x2024 with id 255 and next node 0x2025 0x0000_00000000ff02025c
2023-05-03 05:35:12.238809 INFO  BF_MC Write LAG node at addr 0x2025 with id 255 and next node 0x2026 0x00ff_02026c00ff02025c
2023-05-03 05:35:12.238819 INFO  BF_MC Write LAG node at addr 0x2026 with id 255 and next node 0x2027 0x0000_00000000ff02027c
2023-05-03 05:35:12.238829 INFO  BF_MC Write LAG node at addr 0x2027 with id 255 and next node 0x2028 0x00ff_02028c00ff02027c
2023-05-03 05:35:12.238840 INFO  BF_MC Write LAG node at addr 0x2028 with id 255 and next node 0x2029 0x0000_00000000ff02029c
2023-05-03 05:35:12.238850 INFO  BF_MC Write LAG node at addr 0x2029 with id 255 and next node 0x202a 0x00ff_0202ac00ff02029c
2023-05-03 05:35:12.238861 INFO  BF_MC Write LAG node at addr 0x202a with id 255 and next node 0x202b 0x0000_00000000ff0202bc
2023-05-03 05:35:12.238871 INFO  BF_MC Write LAG node at addr 0x202b with id 255 and next node 0x202c 0x00ff_0202cc00ff0202bc
2023-05-03 05:35:12.238881 INFO  BF_MC Write LAG node at addr 0x202c with id 255 and next node 0x202d 0x0000_00000000ff0202dc
2023-05-03 05:35:12.238892 INFO  BF_MC Write LAG node at addr 0x202d with id 255 and next node 0x202e 0x00ff_0202ec00ff0202dc
2023-05-03 05:35:12.238903 INFO  BF_MC Write LAG node at addr 0x202e with id 255 and next node 0x202f 0x0000_00000000ff0202fc
2023-05-03 05:35:12.238913 INFO  BF_MC Write LAG node at addr 0x202f with id 255 and next node 0x2030 0x00ff_02030c00ff0202fc
2023-05-03 05:35:12.238923 INFO  BF_MC Write LAG node at addr 0x2030 with id 255 and next node 0x2031 0x0000_00000000ff02031c
2023-05-03 05:35:12.238934 INFO  BF_MC Write LAG node at addr 0x2031 with id 255 and next node 0x2032 0x00ff_02032c00ff02031c
2023-05-03 05:35:12.238944 INFO  BF_MC Write LAG node at addr 0x2032 with id 255 and next node 0x2033 0x0000_00000000ff02033c
2023-05-03 05:35:12.238955 INFO  BF_MC Write LAG node at addr 0x2033 with id 255 and next node 0x2034 0x00ff_02034c00ff02033c
2023-05-03 05:35:12.238965 INFO  BF_MC Write LAG node at addr 0x2034 with id 255 and next node 0x2035 0x0000_00000000ff02035c
2023-05-03 05:35:12.238976 INFO  BF_MC Write LAG node at addr 0x2035 with id 255 and next node 0x2036 0x00ff_02036c00ff02035c
2023-05-03 05:35:12.238986 INFO  BF_MC Write LAG node at addr 0x2036 with id 255 and next node 0x2037 0x0000_00000000ff02037c
2023-05-03 05:35:12.238997 INFO  BF_MC Write LAG node at addr 0x2037 with id 255 and next node 0x2038 0x00ff_02038c00ff02037c
2023-05-03 05:35:12.239007 INFO  BF_MC Write LAG node at addr 0x2038 with id 255 and next node 0x2039 0x0000_00000000ff02039c
2023-05-03 05:35:12.239022 INFO  BF_MC Write LAG node at addr 0x2039 with id 255 and next node 0x203a 0x00ff_0203ac00ff02039c
2023-05-03 05:35:12.239033 INFO  BF_MC Write LAG node at addr 0x203a with id 255 and next node 0x203b 0x0000_00000000ff0203bc
2023-05-03 05:35:12.239043 INFO  BF_MC Write LAG node at addr 0x203b with id 255 and next node 0x203c 0x00ff_0203cc00ff0203bc
2023-05-03 05:35:12.239054 INFO  BF_MC Write LAG node at addr 0x203c with id 255 and next node 0x203d 0x0000_00000000ff0203dc
2023-05-03 05:35:12.239064 INFO  BF_MC Write LAG node at addr 0x203d with id 255 and next node 0x203e 0x00ff_0203ec00ff0203dc
2023-05-03 05:35:12.239075 INFO  BF_MC Write LAG node at addr 0x203e with id 255 and next node 0x203f 0x0000_00000000ff0203fc
2023-05-03 05:35:12.239085 INFO  BF_MC Write LAG node at addr 0x203f with id 255 and next node 0x2040 0x00ff_02040c00ff0203fc
2023-05-03 05:35:12.239096 INFO  BF_MC Write LAG node at addr 0x2040 with id 255 and next node 0x2041 0x0000_00000000ff02041c
2023-05-03 05:35:12.239106 INFO  BF_MC Write LAG node at addr 0x2041 with id 255 and next node 0x2042 0x00ff_02042c00ff02041c
2023-05-03 05:35:12.239117 INFO  BF_MC Write LAG node at addr 0x2042 with id 255 and next node 0x2043 0x0000_00000000ff02043c
2023-05-03 05:35:12.239127 INFO  BF_MC Write LAG node at addr 0x2043 with id 255 and next node 0x2044 0x00ff_02044c00ff02043c
2023-05-03 05:35:12.239137 INFO  BF_MC Write LAG node at addr 0x2044 with id 255 and next node 0x2045 0x0000_00000000ff02045c
2023-05-03 05:35:12.239148 INFO  BF_MC Write LAG node at addr 0x2045 with id 255 and next node 0x2046 0x00ff_02046c00ff02045c
2023-05-03 05:35:12.239159 INFO  BF_MC Write LAG node at addr 0x2046 with id 255 and next node 0x2047 0x0000_00000000ff02047c
2023-05-03 05:35:12.239169 INFO  BF_MC Write LAG node at addr 0x2047 with id 255 and next node 0x2048 0x00ff_02048c00ff02047c
2023-05-03 05:35:12.239180 INFO  BF_MC Write LAG node at addr 0x2048 with id 255 and next node 0x2049 0x0000_00000000ff02049c
2023-05-03 05:35:12.239190 INFO  BF_MC Write LAG node at addr 0x2049 with id 255 and next node 0x204a 0x00ff_0204ac00ff02049c
2023-05-03 05:35:12.239200 INFO  BF_MC Write LAG node at addr 0x204a with id 255 and next node 0x204b 0x0000_00000000ff0204bc
2023-05-03 05:35:12.239211 INFO  BF_MC Write LAG node at addr 0x204b with id 255 and next node 0x204c 0x00ff_0204cc00ff0204bc
2023-05-03 05:35:12.239221 INFO  BF_MC Write LAG node at addr 0x204c with id 255 and next node 0x204d 0x0000_00000000ff0204dc
2023-05-03 05:35:12.239232 INFO  BF_MC Write LAG node at addr 0x204d with id 255 and next node 0x204e 0x00ff_0204ec00ff0204dc
2023-05-03 05:35:12.239243 INFO  BF_MC Write LAG node at addr 0x204e with id 255 and next node 0x204f 0x0000_00000000ff0204fc
2023-05-03 05:35:12.239254 INFO  BF_MC Write LAG node at addr 0x204f with id 255 and next node 0x2050 0x00ff_02050c00ff0204fc
2023-05-03 05:35:12.239264 INFO  BF_MC Write LAG node at addr 0x2050 with id 255 and next node 0x2051 0x0000_00000000ff02051c
2023-05-03 05:35:12.239275 INFO  BF_MC Write LAG node at addr 0x2051 with id 255 and next node 0x2052 0x00ff_02052c00ff02051c
2023-05-03 05:35:12.239285 INFO  BF_MC Write LAG node at addr 0x2052 with id 255 and next node 0x2053 0x0000_00000000ff02053c
2023-05-03 05:35:12.239295 INFO  BF_MC Write LAG node at addr 0x2053 with id 255 and next node 0x2054 0x00ff_02054c00ff02053c
2023-05-03 05:35:12.239306 INFO  BF_MC Write LAG node at addr 0x2054 with id 255 and next node 0x2055 0x0000_00000000ff02055c
2023-05-03 05:35:12.239316 INFO  BF_MC Write LAG node at addr 0x2055 with id 255 and next node 0x2056 0x00ff_02056c00ff02055c
2023-05-03 05:35:12.239327 INFO  BF_MC Write LAG node at addr 0x2056 with id 255 and next node 0x2057 0x0000_00000000ff02057c
2023-05-03 05:35:12.239337 INFO  BF_MC Write LAG node at addr 0x2057 with id 255 and next node 0x2058 0x00ff_02058c00ff02057c
2023-05-03 05:35:12.239350 INFO  BF_MC Write LAG node at addr 0x2058 with id 255 and next node 0x2059 0x0000_00000000ff02059c
2023-05-03 05:35:12.239366 INFO  BF_MC Write LAG node at addr 0x2059 with id 255 and next node 0x205a 0x00ff_0205ac00ff02059c
2023-05-03 05:35:12.239395 INFO  BF_MC Write LAG node at addr 0x205a with id 255 and next node 0x205b 0x0000_00000000ff0205bc
2023-05-03 05:35:12.239406 INFO  BF_MC Write LAG node at addr 0x205b with id 255 and next node 0x205c 0x00ff_0205cc00ff0205bc
2023-05-03 05:35:12.239417 INFO  BF_MC Write LAG node at addr 0x205c with id 255 and next node 0x205d 0x0000_00000000ff0205dc
2023-05-03 05:35:12.239427 INFO  BF_MC Write LAG node at addr 0x205d with id 255 and next node 0x205e 0x00ff_0205ec00ff0205dc
2023-05-03 05:35:12.239438 INFO  BF_MC Write LAG node at addr 0x205e with id 255 and next node 0x205f 0x0000_00000000ff0205fc
2023-05-03 05:35:12.239448 INFO  BF_MC Write LAG node at addr 0x205f with id 255 and next node 0x2060 0x00ff_02060c00ff0205fc
2023-05-03 05:35:12.239459 INFO  BF_MC Write LAG node at addr 0x2060 with id 255 and next node 0x2061 0x0000_00000000ff02061c
2023-05-03 05:35:12.239470 INFO  BF_MC Write LAG node at addr 0x2061 with id 255 and next node 0x2062 0x00ff_02062c00ff02061c
2023-05-03 05:35:12.239480 INFO  BF_MC Write LAG node at addr 0x2062 with id 255 and next node 0x2063 0x0000_00000000ff02063c
2023-05-03 05:35:12.239491 INFO  BF_MC Write LAG node at addr 0x2063 with id 255 and next node 0x2064 0x00ff_02064c00ff02063c
2023-05-03 05:35:12.239501 INFO  BF_MC Write LAG node at addr 0x2064 with id 255 and next node 0x2065 0x0000_00000000ff02065c
2023-05-03 05:35:12.239512 INFO  BF_MC Write LAG node at addr 0x2065 with id 255 and next node 0x2066 0x00ff_02066c00ff02065c
2023-05-03 05:35:12.239522 INFO  BF_MC Write LAG node at addr 0x2066 with id 255 and next node 0x2067 0x0000_00000000ff02067c
2023-05-03 05:35:12.239532 INFO  BF_MC Write LAG node at addr 0x2067 with id 255 and next node 0x2068 0x00ff_02068c00ff02067c
2023-05-03 05:35:12.239543 INFO  BF_MC Write LAG node at addr 0x2068 with id 255 and next node 0x2069 0x0000_00000000ff02069c
2023-05-03 05:35:12.239553 INFO  BF_MC Write LAG node at addr 0x2069 with id 255 and next node 0x206a 0x00ff_0206ac00ff02069c
2023-05-03 05:35:12.239563 INFO  BF_MC Write LAG node at addr 0x206a with id 255 and next node 0x206b 0x0000_00000000ff0206bc
2023-05-03 05:35:12.239574 INFO  BF_MC Write LAG node at addr 0x206b with id 255 and next node 0x206c 0x00ff_0206cc00ff0206bc
2023-05-03 05:35:12.239584 INFO  BF_MC Write LAG node at addr 0x206c with id 255 and next node 0x206d 0x0000_00000000ff0206dc
2023-05-03 05:35:12.239595 INFO  BF_MC Write LAG node at addr 0x206d with id 255 and next node 0x206e 0x00ff_0206ec00ff0206dc
2023-05-03 05:35:12.239605 INFO  BF_MC Write LAG node at addr 0x206e with id 255 and next node 0x206f 0x0000_00000000ff0206fc
2023-05-03 05:35:12.239615 INFO  BF_MC Write LAG node at addr 0x206f with id 255 and next node 0x2070 0x00ff_02070c00ff0206fc
2023-05-03 05:35:12.239626 INFO  BF_MC Write LAG node at addr 0x2070 with id 255 and next node 0x2071 0x0000_00000000ff02071c
2023-05-03 05:35:12.239636 INFO  BF_MC Write LAG node at addr 0x2071 with id 255 and next node 0x2072 0x00ff_02072c00ff02071c
2023-05-03 05:35:12.239647 INFO  BF_MC Write LAG node at addr 0x2072 with id 255 and next node 0x2073 0x0000_00000000ff02073c
2023-05-03 05:35:12.239657 INFO  BF_MC Write LAG node at addr 0x2073 with id 255 and next node 0x2074 0x00ff_02074c00ff02073c
2023-05-03 05:35:12.239667 INFO  BF_MC Write LAG node at addr 0x2074 with id 255 and next node 0x2075 0x0000_00000000ff02075c
2023-05-03 05:35:12.239678 INFO  BF_MC Write LAG node at addr 0x2075 with id 255 and next node 0x2076 0x00ff_02076c00ff02075c
2023-05-03 05:35:12.239688 INFO  BF_MC Write LAG node at addr 0x2076 with id 255 and next node 0x2077 0x0000_00000000ff02077c
2023-05-03 05:35:12.239699 INFO  BF_MC Write LAG node at addr 0x2077 with id 255 and next node 0x2078 0x00ff_02078c00ff02077c
2023-05-03 05:35:12.239709 INFO  BF_MC Write LAG node at addr 0x2078 with id 255 and next node 0x2079 0x0000_00000000ff02079c
2023-05-03 05:35:12.239720 INFO  BF_MC Write LAG node at addr 0x2079 with id 255 and next node 0x207a 0x00ff_0207ac00ff02079c
2023-05-03 05:35:12.239734 INFO  BF_MC Write LAG node at addr 0x207a with id 255 and next node 0x207b 0x0000_00000000ff0207bc
2023-05-03 05:35:12.239745 INFO  BF_MC Write LAG node at addr 0x207b with id 255 and next node 0x207c 0x00ff_0207cc00ff0207bc
2023-05-03 05:35:12.239755 INFO  BF_MC Write LAG node at addr 0x207c with id 255 and next node 0x207d 0x0000_00000000ff0207dc
2023-05-03 05:35:12.239766 INFO  BF_MC Write LAG node at addr 0x207d with id 255 and next node 0x207e 0x00ff_0207ec00ff0207dc
2023-05-03 05:35:12.239777 INFO  BF_MC Write LAG node at addr 0x207e with id 255 and next node 0x207f 0x0000_00000000ff0207fc
2023-05-03 05:35:12.239787 INFO  BF_MC Write LAG node at addr 0x207f with id 255 and next node 0x2080 0x00ff_02080c00ff0207fc
2023-05-03 05:35:12.239798 INFO  BF_MC Write LAG node at addr 0x2080 with id 255 and next node 0x2081 0x0000_00000000ff02081c
2023-05-03 05:35:12.239808 INFO  BF_MC Write LAG node at addr 0x2081 with id 255 and next node 0x2082 0x00ff_02082c00ff02081c
2023-05-03 05:35:12.239819 INFO  BF_MC Write LAG node at addr 0x2082 with id 255 and next node 0x2083 0x0000_00000000ff02083c
2023-05-03 05:35:12.239829 INFO  BF_MC Write LAG node at addr 0x2083 with id 255 and next node 0x2084 0x00ff_02084c00ff02083c
2023-05-03 05:35:12.239840 INFO  BF_MC Write LAG node at addr 0x2084 with id 255 and next node 0x2085 0x0000_00000000ff02085c
2023-05-03 05:35:12.239850 INFO  BF_MC Write LAG node at addr 0x2085 with id 255 and next node 0x2086 0x00ff_02086c00ff02085c
2023-05-03 05:35:12.239861 INFO  BF_MC Write LAG node at addr 0x2086 with id 255 and next node 0x2087 0x0000_00000000ff02087c
2023-05-03 05:35:12.239871 INFO  BF_MC Write LAG node at addr 0x2087 with id 255 and next node 0x2088 0x00ff_02088c00ff02087c
2023-05-03 05:35:12.239881 INFO  BF_MC Write LAG node at addr 0x2088 with id 255 and next node 0x2089 0x0000_00000000ff02089c
2023-05-03 05:35:12.239892 INFO  BF_MC Write LAG node at addr 0x2089 with id 255 and next node 0x208a 0x00ff_0208ac00ff02089c
2023-05-03 05:35:12.239902 INFO  BF_MC Write LAG node at addr 0x208a with id 255 and next node 0x208b 0x0000_00000000ff0208bc
2023-05-03 05:35:12.239913 INFO  BF_MC Write LAG node at addr 0x208b with id 255 and next node 0x208c 0x00ff_0208cc00ff0208bc
2023-05-03 05:35:12.239923 INFO  BF_MC Write LAG node at addr 0x208c with id 255 and next node 0x208d 0x0000_00000000ff0208dc
2023-05-03 05:35:12.239933 INFO  BF_MC Write LAG node at addr 0x208d with id 255 and next node 0x208e 0x00ff_0208ec00ff0208dc
2023-05-03 05:35:12.239944 INFO  BF_MC Write LAG node at addr 0x208e with id 255 and next node 0x208f 0x0000_00000000ff0208fc
2023-05-03 05:35:12.239954 INFO  BF_MC Write LAG node at addr 0x208f with id 255 and next node 0x2090 0x00ff_02090c00ff0208fc
2023-05-03 05:35:12.239965 INFO  BF_MC Write LAG node at addr 0x2090 with id 255 and next node 0x2091 0x0000_00000000ff02091c
2023-05-03 05:35:12.239975 INFO  BF_MC Write LAG node at addr 0x2091 with id 255 and next node 0x2092 0x00ff_02092c00ff02091c
2023-05-03 05:35:12.239985 INFO  BF_MC Write LAG node at addr 0x2092 with id 255 and next node 0x2093 0x0000_00000000ff02093c
2023-05-03 05:35:12.239996 INFO  BF_MC Write LAG node at addr 0x2093 with id 255 and next node 0x2094 0x00ff_02094c00ff02093c
2023-05-03 05:35:12.240007 INFO  BF_MC Write LAG node at addr 0x2094 with id 255 and next node 0x2095 0x0000_00000000ff02095c
2023-05-03 05:35:12.240017 INFO  BF_MC Write LAG node at addr 0x2095 with id 255 and next node 0x2096 0x00ff_02096c00ff02095c
2023-05-03 05:35:12.240028 INFO  BF_MC Write LAG node at addr 0x2096 with id 255 and next node 0x2097 0x0000_00000000ff02097c
2023-05-03 05:35:12.240038 INFO  BF_MC Write LAG node at addr 0x2097 with id 255 and next node 0x2098 0x00ff_02098c00ff02097c
2023-05-03 05:35:12.240049 INFO  BF_MC Write LAG node at addr 0x2098 with id 255 and next node 0x2099 0x0000_00000000ff02099c
2023-05-03 05:35:12.240059 INFO  BF_MC Write LAG node at addr 0x2099 with id 255 and next node 0x209a 0x00ff_0209ac00ff02099c
2023-05-03 05:35:12.240070 INFO  BF_MC Write LAG node at addr 0x209a with id 255 and next node 0x209b 0x0000_00000000ff0209bc
2023-05-03 05:35:12.240084 INFO  BF_MC Write LAG node at addr 0x209b with id 255 and next node 0x209c 0x00ff_0209cc00ff0209bc
2023-05-03 05:35:12.240095 INFO  BF_MC Write LAG node at addr 0x209c with id 255 and next node 0x209d 0x0000_00000000ff0209dc
2023-05-03 05:35:12.240105 INFO  BF_MC Write LAG node at addr 0x209d with id 255 and next node 0x209e 0x00ff_0209ec00ff0209dc
2023-05-03 05:35:12.240116 INFO  BF_MC Write LAG node at addr 0x209e with id 255 and next node 0x209f 0x0000_00000000ff0209fc
2023-05-03 05:35:12.240126 INFO  BF_MC Write LAG node at addr 0x209f with id 255 and next node 0x20a0 0x00ff_020a0c00ff0209fc
2023-05-03 05:35:12.240137 INFO  BF_MC Write LAG node at addr 0x20a0 with id 255 and next node 0x20a1 0x0000_00000000ff020a1c
2023-05-03 05:35:12.240147 INFO  BF_MC Write LAG node at addr 0x20a1 with id 255 and next node 0x20a2 0x00ff_020a2c00ff020a1c
2023-05-03 05:35:12.240171 INFO  BF_MC Write LAG node at addr 0x20a2 with id 255 and next node 0x20a3 0x0000_00000000ff020a3c
2023-05-03 05:35:12.240181 INFO  BF_MC Write LAG node at addr 0x20a3 with id 255 and next node 0x20a4 0x00ff_020a4c00ff020a3c
2023-05-03 05:35:12.240192 INFO  BF_MC Write LAG node at addr 0x20a4 with id 255 and next node 0x20a5 0x0000_00000000ff020a5c
2023-05-03 05:35:12.240202 INFO  BF_MC Write LAG node at addr 0x20a5 with id 255 and next node 0x20a6 0x00ff_020a6c00ff020a5c
2023-05-03 05:35:12.240213 INFO  BF_MC Write LAG node at addr 0x20a6 with id 255 and next node 0x20a7 0x0000_00000000ff020a7c
2023-05-03 05:35:12.240223 INFO  BF_MC Write LAG node at addr 0x20a7 with id 255 and next node 0x20a8 0x00ff_020a8c00ff020a7c
2023-05-03 05:35:12.240234 INFO  BF_MC Write LAG node at addr 0x20a8 with id 255 and next node 0x20a9 0x0000_00000000ff020a9c
2023-05-03 05:35:12.240244 INFO  BF_MC Write LAG node at addr 0x20a9 with id 255 and next node 0x20aa 0x00ff_020aac00ff020a9c
2023-05-03 05:35:12.240254 INFO  BF_MC Write LAG node at addr 0x20aa with id 255 and next node 0x20ab 0x0000_00000000ff020abc
2023-05-03 05:35:12.240265 INFO  BF_MC Write LAG node at addr 0x20ab with id 255 and next node 0x20ac 0x00ff_020acc00ff020abc
2023-05-03 05:35:12.240275 INFO  BF_MC Write LAG node at addr 0x20ac with id 255 and next node 0x20ad 0x0000_00000000ff020adc
2023-05-03 05:35:12.240287 INFO  BF_MC Write LAG node at addr 0x20ad with id 255 and next node 0x20ae 0x00ff_020aec00ff020adc
2023-05-03 05:35:12.240297 INFO  BF_MC Write LAG node at addr 0x20ae with id 255 and next node 0x20af 0x0000_00000000ff020afc
2023-05-03 05:35:12.240308 INFO  BF_MC Write LAG node at addr 0x20af with id 255 and next node 0x20b0 0x00ff_020b0c00ff020afc
2023-05-03 05:35:12.240318 INFO  BF_MC Write LAG node at addr 0x20b0 with id 255 and next node 0x20b1 0x0000_00000000ff020b1c
2023-05-03 05:35:12.240329 INFO  BF_MC Write LAG node at addr 0x20b1 with id 255 and next node 0x20b2 0x00ff_020b2c00ff020b1c
2023-05-03 05:35:12.240339 INFO  BF_MC Write LAG node at addr 0x20b2 with id 255 and next node 0x20b3 0x0000_00000000ff020b3c
2023-05-03 05:35:12.240350 INFO  BF_MC Write LAG node at addr 0x20b3 with id 255 and next node 0x20b4 0x00ff_020b4c00ff020b3c
2023-05-03 05:35:12.240360 INFO  BF_MC Write LAG node at addr 0x20b4 with id 255 and next node 0x20b5 0x0000_00000000ff020b5c
2023-05-03 05:35:12.240371 INFO  BF_MC Write LAG node at addr 0x20b5 with id 255 and next node 0x20b6 0x00ff_020b6c00ff020b5c
2023-05-03 05:35:12.240381 INFO  BF_MC Write LAG node at addr 0x20b6 with id 255 and next node 0x20b7 0x0000_00000000ff020b7c
2023-05-03 05:35:12.240392 INFO  BF_MC Write LAG node at addr 0x20b7 with id 255 and next node 0x20b8 0x00ff_020b8c00ff020b7c
2023-05-03 05:35:12.240402 INFO  BF_MC Write LAG node at addr 0x20b8 with id 255 and next node 0x20b9 0x0000_00000000ff020b9c
2023-05-03 05:35:12.240412 INFO  BF_MC Write LAG node at addr 0x20b9 with id 255 and next node 0x20ba 0x00ff_020bac00ff020b9c
2023-05-03 05:35:12.240423 INFO  BF_MC Write LAG node at addr 0x20ba with id 255 and next node 0x20bb 0x0000_00000000ff020bbc
2023-05-03 05:35:12.240438 INFO  BF_MC Write LAG node at addr 0x20bb with id 255 and next node 0x20bc 0x00ff_020bcc00ff020bbc
2023-05-03 05:35:12.240448 INFO  BF_MC Write LAG node at addr 0x20bc with id 255 and next node 0x20bd 0x0000_00000000ff020bdc
2023-05-03 05:35:12.240459 INFO  BF_MC Write LAG node at addr 0x20bd with id 255 and next node 0x20be 0x00ff_020bec00ff020bdc
2023-05-03 05:35:12.240469 INFO  BF_MC Write LAG node at addr 0x20be with id 255 and next node 0x20bf 0x0000_00000000ff020bfc
2023-05-03 05:35:12.240479 INFO  BF_MC Write LAG node at addr 0x20bf with id 255 and next node 0x20c0 0x00ff_020c0c00ff020bfc
2023-05-03 05:35:12.240490 INFO  BF_MC Write LAG node at addr 0x20c0 with id 255 and next node 0x20c1 0x0000_00000000ff020c1c
2023-05-03 05:35:12.240500 INFO  BF_MC Write LAG node at addr 0x20c1 with id 255 and next node 0x20c2 0x00ff_020c2c00ff020c1c
2023-05-03 05:35:12.240510 INFO  BF_MC Write LAG node at addr 0x20c2 with id 255 and next node 0x20c3 0x0000_00000000ff020c3c
2023-05-03 05:35:12.240521 INFO  BF_MC Write LAG node at addr 0x20c3 with id 255 and next node 0x20c4 0x00ff_020c4c00ff020c3c
2023-05-03 05:35:12.240531 INFO  BF_MC Write LAG node at addr 0x20c4 with id 255 and next node 0x20c5 0x0000_00000000ff020c5c
2023-05-03 05:35:12.240542 INFO  BF_MC Write LAG node at addr 0x20c5 with id 255 and next node 0x20c6 0x00ff_020c6c00ff020c5c
2023-05-03 05:35:12.240552 INFO  BF_MC Write LAG node at addr 0x20c6 with id 255 and next node 0x20c7 0x0000_00000000ff020c7c
2023-05-03 05:35:12.240563 INFO  BF_MC Write LAG node at addr 0x20c7 with id 255 and next node 0x20c8 0x00ff_020c8c00ff020c7c
2023-05-03 05:35:12.240574 INFO  BF_MC Write LAG node at addr 0x20c8 with id 255 and next node 0x20c9 0x0000_00000000ff020c9c
2023-05-03 05:35:12.240584 INFO  BF_MC Write LAG node at addr 0x20c9 with id 255 and next node 0x20ca 0x00ff_020cac00ff020c9c
2023-05-03 05:35:12.240595 INFO  BF_MC Write LAG node at addr 0x20ca with id 255 and next node 0x20cb 0x0000_00000000ff020cbc
2023-05-03 05:35:12.240605 INFO  BF_MC Write LAG node at addr 0x20cb with id 255 and next node 0x20cc 0x00ff_020ccc00ff020cbc
2023-05-03 05:35:12.240615 INFO  BF_MC Write LAG node at addr 0x20cc with id 255 and next node 0x20cd 0x0000_00000000ff020cdc
2023-05-03 05:35:12.240626 INFO  BF_MC Write LAG node at addr 0x20cd with id 255 and next node 0x20ce 0x00ff_020cec00ff020cdc
2023-05-03 05:35:12.240636 INFO  BF_MC Write LAG node at addr 0x20ce with id 255 and next node 0x20cf 0x0000_00000000ff020cfc
2023-05-03 05:35:12.240646 INFO  BF_MC Write LAG node at addr 0x20cf with id 255 and next node 0x20d0 0x00ff_020d0c00ff020cfc
2023-05-03 05:35:12.240657 INFO  BF_MC Write LAG node at addr 0x20d0 with id 255 and next node 0x20d1 0x0000_00000000ff020d1c
2023-05-03 05:35:12.240667 INFO  BF_MC Write LAG node at addr 0x20d1 with id 255 and next node 0x20d2 0x00ff_020d2c00ff020d1c
2023-05-03 05:35:12.240677 INFO  BF_MC Write LAG node at addr 0x20d2 with id 255 and next node 0x20d3 0x0000_00000000ff020d3c
2023-05-03 05:35:12.240692 INFO  BF_MC Write LAG node at addr 0x20d3 with id 255 and next node 0x20d4 0x00ff_020d4c00ff020d3c
2023-05-03 05:35:12.240703 INFO  BF_MC Write LAG node at addr 0x20d4 with id 255 and next node 0x20d5 0x0000_00000000ff020d5c
2023-05-03 05:35:12.240713 INFO  BF_MC Write LAG node at addr 0x20d5 with id 255 and next node 0x20d6 0x00ff_020d6c00ff020d5c
2023-05-03 05:35:12.240724 INFO  BF_MC Write LAG node at addr 0x20d6 with id 255 and next node 0x20d7 0x0000_00000000ff020d7c
2023-05-03 05:35:12.240735 INFO  BF_MC Write LAG node at addr 0x20d7 with id 255 and next node 0x20d8 0x00ff_020d8c00ff020d7c
2023-05-03 05:35:12.240745 INFO  BF_MC Write LAG node at addr 0x20d8 with id 255 and next node 0x20d9 0x0000_00000000ff020d9c
2023-05-03 05:35:12.240756 INFO  BF_MC Write LAG node at addr 0x20d9 with id 255 and next node 0x20da 0x00ff_020dac00ff020d9c
2023-05-03 05:35:12.240766 INFO  BF_MC Write LAG node at addr 0x20da with id 255 and next node 0x20db 0x0000_00000000ff020dbc
2023-05-03 05:35:12.240776 INFO  BF_MC Write LAG node at addr 0x20db with id 255 and next node 0x20dc 0x00ff_020dcc00ff020dbc
2023-05-03 05:35:12.240791 INFO  BF_MC Write LAG node at addr 0x20dc with id 255 and next node 0x20dd 0x0000_00000000ff020ddc
2023-05-03 05:35:12.240801 INFO  BF_MC Write LAG node at addr 0x20dd with id 255 and next node 0x20de 0x00ff_020dec00ff020ddc
2023-05-03 05:35:12.240812 INFO  BF_MC Write LAG node at addr 0x20de with id 255 and next node 0x20df 0x0000_00000000ff020dfc
2023-05-03 05:35:12.240822 INFO  BF_MC Write LAG node at addr 0x20df with id 255 and next node 0x20e0 0x00ff_020e0c00ff020dfc
2023-05-03 05:35:12.240832 INFO  BF_MC Write LAG node at addr 0x20e0 with id 255 and next node 0x20e1 0x0000_00000000ff020e1c
2023-05-03 05:35:12.240843 INFO  BF_MC Write LAG node at addr 0x20e1 with id 255 and next node 0x20e2 0x00ff_020e2c00ff020e1c
2023-05-03 05:35:12.240853 INFO  BF_MC Write LAG node at addr 0x20e2 with id 255 and next node 0x20e3 0x0000_00000000ff020e3c
2023-05-03 05:35:12.240864 INFO  BF_MC Write LAG node at addr 0x20e3 with id 255 and next node 0x20e4 0x00ff_020e4c00ff020e3c
2023-05-03 05:35:12.240874 INFO  BF_MC Write LAG node at addr 0x20e4 with id 255 and next node 0x20e5 0x0000_00000000ff020e5c
2023-05-03 05:35:12.240885 INFO  BF_MC Write LAG node at addr 0x20e5 with id 255 and next node 0x20e6 0x00ff_020e6c00ff020e5c
2023-05-03 05:35:12.240895 INFO  BF_MC Write LAG node at addr 0x20e6 with id 255 and next node 0x20e7 0x0000_00000000ff020e7c
2023-05-03 05:35:12.240905 INFO  BF_MC Write LAG node at addr 0x20e7 with id 255 and next node 0x20e8 0x00ff_020e8c00ff020e7c
2023-05-03 05:35:12.240916 INFO  BF_MC Write LAG node at addr 0x20e8 with id 255 and next node 0x20e9 0x0000_00000000ff020e9c
2023-05-03 05:35:12.240926 INFO  BF_MC Write LAG node at addr 0x20e9 with id 255 and next node 0x20ea 0x00ff_020eac00ff020e9c
2023-05-03 05:35:12.240936 INFO  BF_MC Write LAG node at addr 0x20ea with id 255 and next node 0x20eb 0x0000_00000000ff020ebc
2023-05-03 05:35:12.240947 INFO  BF_MC Write LAG node at addr 0x20eb with id 255 and next node 0x20ec 0x00ff_020ecc00ff020ebc
2023-05-03 05:35:12.240957 INFO  BF_MC Write LAG node at addr 0x20ec with id 255 and next node 0x20ed 0x0000_00000000ff020edc
2023-05-03 05:35:12.240968 INFO  BF_MC Write LAG node at addr 0x20ed with id 255 and next node 0x20ee 0x00ff_020eec00ff020edc
2023-05-03 05:35:12.240978 INFO  BF_MC Write LAG node at addr 0x20ee with id 255 and next node 0x20ef 0x0000_00000000ff020efc
2023-05-03 05:35:12.240988 INFO  BF_MC Write LAG node at addr 0x20ef with id 255 and next node 0x20f0 0x00ff_020f0c00ff020efc
2023-05-03 05:35:12.240999 INFO  BF_MC Write LAG node at addr 0x20f0 with id 255 and next node 0x20f1 0x0000_00000000ff020f1c
2023-05-03 05:35:12.241009 INFO  BF_MC Write LAG node at addr 0x20f1 with id 255 and next node 0x20f2 0x00ff_020f2c00ff020f1c
2023-05-03 05:35:12.241020 INFO  BF_MC Write LAG node at addr 0x20f2 with id 255 and next node 0x20f3 0x0000_00000000ff020f3c
2023-05-03 05:35:12.241033 INFO  BF_MC Write LAG node at addr 0x20f3 with id 255 and next node 0x20f4 0x00ff_020f4c00ff020f3c
2023-05-03 05:35:12.241043 INFO  BF_MC Write LAG node at addr 0x20f4 with id 255 and next node 0x20f5 0x0000_00000000ff020f5c
2023-05-03 05:35:12.241054 INFO  BF_MC Write LAG node at addr 0x20f5 with id 255 and next node 0x20f6 0x00ff_020f6c00ff020f5c
2023-05-03 05:35:12.241064 INFO  BF_MC Write LAG node at addr 0x20f6 with id 255 and next node 0x20f7 0x0000_00000000ff020f7c
2023-05-03 05:35:12.241075 INFO  BF_MC Write LAG node at addr 0x20f7 with id 255 and next node 0x20f8 0x00ff_020f8c00ff020f7c
2023-05-03 05:35:12.241085 INFO  BF_MC Write LAG node at addr 0x20f8 with id 255 and next node 0x20f9 0x0000_00000000ff020f9c
2023-05-03 05:35:12.241096 INFO  BF_MC Write LAG node at addr 0x20f9 with id 255 and next node 0x20fa 0x00ff_020fac00ff020f9c
2023-05-03 05:35:12.241106 INFO  BF_MC Write LAG node at addr 0x20fa with id 255 and next node 0x20fb 0x0000_00000000ff020fbc
2023-05-03 05:35:12.241117 INFO  BF_MC Write LAG node at addr 0x20fb with id 255 and next node 0x20fc 0x00ff_020fcc00ff020fbc
2023-05-03 05:35:12.241131 INFO  BF_MC Write LAG node at addr 0x20fc with id 255 and next node 0x20fd 0x0000_00000000ff020fdc
2023-05-03 05:35:12.241142 INFO  BF_MC Write LAG node at addr 0x20fd with id 255 and next node 0x20fe 0x00ff_020fec00ff020fdc
2023-05-03 05:35:12.241152 INFO  BF_MC Write LAG node at addr 0x20fe with id 255 and next node 0x20ff 0x0000_00000000ff020ffc
2023-05-03 05:35:12.241163 INFO  BF_MC Write LAG node at addr 0x20ff with id 255 and next node 0x2100 0x00ff_02100c00ff020ffc
2023-05-03 05:35:12.241173 INFO  BF_MC Write LAG node at addr 0x2100 with id 255 and next node 0x2101 0x0000_00000000ff02101c
2023-05-03 05:35:12.241183 INFO  BF_MC Write LAG node at addr 0x2101 with id 255 and next node 0x2102 0x00ff_02102c00ff02101c
2023-05-03 05:35:12.241194 INFO  BF_MC Write LAG node at addr 0x2102 with id 255 and next node 0x2103 0x0000_00000000ff02103c
2023-05-03 05:35:12.241204 INFO  BF_MC Write LAG node at addr 0x2103 with id 255 and next node 0 0x00ff_00000c00ff02103c
2023-05-03 05:35:12.241218 INFO  BF_MC Allocated RDM addresses 0x31e0 - 0x31ff
2023-05-03 05:35:12.241230 INFO  BF_MC Write L1End node at addr 0x31e0, rid 0, l2 0x2101
2023-05-03 05:35:12.241240 INFO  BF_MC Write L1End node at addr 0x31e1, rid 0, l2 0x2100
2023-05-03 05:35:12.241250 INFO  BF_MC Write L1End node at addr 0x31e2, rid 0, l2 0x20ff
2023-05-03 05:35:12.241260 INFO  BF_MC Write L1End node at addr 0x31e3, rid 0, l2 0x20fe
2023-05-03 05:35:12.241270 INFO  BF_MC Write L1End node at addr 0x31e4, rid 0, l2 0x20fd
2023-05-03 05:35:12.241281 INFO  BF_MC Write L1End node at addr 0x31e5, rid 0, l2 0x20fc
2023-05-03 05:35:12.241291 INFO  BF_MC Write L1End node at addr 0x31e6, rid 0, l2 0x20fb
2023-05-03 05:35:12.241301 INFO  BF_MC Write L1End node at addr 0x31e7, rid 0, l2 0x20fa
2023-05-03 05:35:12.241311 INFO  BF_MC Write L1End node at addr 0x31e8, rid 0, l2 0x20f8
2023-05-03 05:35:12.241321 INFO  BF_MC Write L1End node at addr 0x31e9, rid 0, l2 0x20f6
2023-05-03 05:35:12.241331 INFO  BF_MC Write L1End node at addr 0x31ea, rid 0, l2 0x20f4
2023-05-03 05:35:12.241341 INFO  BF_MC Write L1End node at addr 0x31eb, rid 0, l2 0x20f2
2023-05-03 05:35:12.241351 INFO  BF_MC Write L1End node at addr 0x31ec, rid 0, l2 0x20f0
2023-05-03 05:35:12.241361 INFO  BF_MC Write L1End node at addr 0x31ed, rid 0, l2 0x20ee
2023-05-03 05:35:12.241374 INFO  BF_MC Write L1End node at addr 0x31ee, rid 0, l2 0x20ec
2023-05-03 05:35:12.241384 INFO  BF_MC Write L1End node at addr 0x31ef, rid 0, l2 0x20ea
2023-05-03 05:35:12.241394 INFO  BF_MC Write L1End node at addr 0x31f0, rid 0, l2 0x20e8
2023-05-03 05:35:12.241404 INFO  BF_MC Write L1End node at addr 0x31f1, rid 0, l2 0x20e6
2023-05-03 05:35:12.241414 INFO  BF_MC Write L1End node at addr 0x31f2, rid 0, l2 0x20e4
2023-05-03 05:35:12.241425 INFO  BF_MC Write L1End node at addr 0x31f3, rid 0, l2 0x20e0
2023-05-03 05:35:12.241435 INFO  BF_MC Write L1End node at addr 0x31f4, rid 0, l2 0x20dc
2023-05-03 05:35:12.241445 INFO  BF_MC Write L1End node at addr 0x31f5, rid 0, l2 0x20d8
2023-05-03 05:35:12.241455 INFO  BF_MC Write L1End node at addr 0x31f6, rid 0, l2 0x20d4
2023-05-03 05:35:12.241465 INFO  BF_MC Write L1End node at addr 0x31f7, rid 0, l2 0x20cc
2023-05-03 05:35:12.241475 INFO  BF_MC Write L1End node at addr 0x31f8, rid 0, l2 0x20c4
2023-05-03 05:35:12.241485 INFO  BF_MC Write L1End node at addr 0x31f9, rid 0, l2 0x20bc
2023-05-03 05:35:12.241495 INFO  BF_MC Write L1End node at addr 0x31fa, rid 0, l2 0x20a0
2023-05-03 05:35:12.241505 INFO  BF_MC Write L1End node at addr 0x31fb, rid 0, l2 0x2087
2023-05-03 05:35:12.241515 INFO  BF_MC Write L1End node at addr 0x31fc, rid 0, l2 0x206e
2023-05-03 05:35:12.241525 INFO  BF_MC Write L1End node at addr 0x31fd, rid 0, l2 0x2055
2023-05-03 05:35:12.241535 INFO  BF_MC Write L1End node at addr 0x31fe, rid 0, l2 0x203c
2023-05-03 05:35:12.241545 INFO  BF_MC Write L1End node at addr 0x31ff, rid 0, l2 0x2000
2023-05-03 05:35:12.241557 INFO  BF_MC Allocated RDM addresses 0x4000 - 0x4103
2023-05-03 05:35:12.241568 INFO  BF_MC Write LAG node at addr 0x4000 with id 255 and next node 0x4001 0x0000_00000000ff04001c
2023-05-03 05:35:12.241585 INFO  BF_MC Write LAG node at addr 0x4001 with id 255 and next node 0x4002 0x00ff_04002c00ff04001c
2023-05-03 05:35:12.241596 INFO  BF_MC Write LAG node at addr 0x4002 with id 255 and next node 0x4003 0x0000_00000000ff04003c
2023-05-03 05:35:12.241606 INFO  BF_MC Write LAG node at addr 0x4003 with id 255 and next node 0x4004 0x00ff_04004c00ff04003c
2023-05-03 05:35:12.241617 INFO  BF_MC Write LAG node at addr 0x4004 with id 255 and next node 0x4005 0x0000_00000000ff04005c
2023-05-03 05:35:12.241627 INFO  BF_MC Write LAG node at addr 0x4005 with id 255 and next node 0x4006 0x00ff_04006c00ff04005c
2023-05-03 05:35:12.241638 INFO  BF_MC Write LAG node at addr 0x4006 with id 255 and next node 0x4007 0x0000_00000000ff04007c
2023-05-03 05:35:12.241648 INFO  BF_MC Write LAG node at addr 0x4007 with id 255 and next node 0x4008 0x00ff_04008c00ff04007c
2023-05-03 05:35:12.241659 INFO  BF_MC Write LAG node at addr 0x4008 with id 255 and next node 0x4009 0x0000_00000000ff04009c
2023-05-03 05:35:12.241669 INFO  BF_MC Write LAG node at addr 0x4009 with id 255 and next node 0x400a 0x00ff_0400ac00ff04009c
2023-05-03 05:35:12.241679 INFO  BF_MC Write LAG node at addr 0x400a with id 255 and next node 0x400b 0x0000_00000000ff0400bc
2023-05-03 05:35:12.241690 INFO  BF_MC Write LAG node at addr 0x400b with id 255 and next node 0x400c 0x00ff_0400cc00ff0400bc
2023-05-03 05:35:12.241700 INFO  BF_MC Write LAG node at addr 0x400c with id 255 and next node 0x400d 0x0000_00000000ff0400dc
2023-05-03 05:35:12.241713 INFO  BF_MC Write LAG node at addr 0x400d with id 255 and next node 0x400e 0x00ff_0400ec00ff0400dc
2023-05-03 05:35:12.241724 INFO  BF_MC Write LAG node at addr 0x400e with id 255 and next node 0x400f 0x0000_00000000ff0400fc
2023-05-03 05:35:12.241734 INFO  BF_MC Write LAG node at addr 0x400f with id 255 and next node 0x4010 0x00ff_04010c00ff0400fc
2023-05-03 05:35:12.241745 INFO  BF_MC Write LAG node at addr 0x4010 with id 255 and next node 0x4011 0x0000_00000000ff04011c
2023-05-03 05:35:12.241755 INFO  BF_MC Write LAG node at addr 0x4011 with id 255 and next node 0x4012 0x00ff_04012c00ff04011c
2023-05-03 05:35:12.241766 INFO  BF_MC Write LAG node at addr 0x4012 with id 255 and next node 0x4013 0x0000_00000000ff04013c
2023-05-03 05:35:12.241776 INFO  BF_MC Write LAG node at addr 0x4013 with id 255 and next node 0x4014 0x00ff_04014c00ff04013c
2023-05-03 05:35:12.241787 INFO  BF_MC Write LAG node at addr 0x4014 with id 255 and next node 0x4015 0x0000_00000000ff04015c
2023-05-03 05:35:12.241797 INFO  BF_MC Write LAG node at addr 0x4015 with id 255 and next node 0x4016 0x00ff_04016c00ff04015c
2023-05-03 05:35:12.241807 INFO  BF_MC Write LAG node at addr 0x4016 with id 255 and next node 0x4017 0x0000_00000000ff04017c
2023-05-03 05:35:12.241818 INFO  BF_MC Write LAG node at addr 0x4017 with id 255 and next node 0x4018 0x00ff_04018c00ff04017c
2023-05-03 05:35:12.241828 INFO  BF_MC Write LAG node at addr 0x4018 with id 255 and next node 0x4019 0x0000_00000000ff04019c
2023-05-03 05:35:12.241839 INFO  BF_MC Write LAG node at addr 0x4019 with id 255 and next node 0x401a 0x00ff_0401ac00ff04019c
2023-05-03 05:35:12.241849 INFO  BF_MC Write LAG node at addr 0x401a with id 255 and next node 0x401b 0x0000_00000000ff0401bc
2023-05-03 05:35:12.241859 INFO  BF_MC Write LAG node at addr 0x401b with id 255 and next node 0x401c 0x00ff_0401cc00ff0401bc
2023-05-03 05:35:12.241870 INFO  BF_MC Write LAG node at addr 0x401c with id 255 and next node 0x401d 0x0000_00000000ff0401dc
2023-05-03 05:35:12.241880 INFO  BF_MC Write LAG node at addr 0x401d with id 255 and next node 0x401e 0x00ff_0401ec00ff0401dc
2023-05-03 05:35:12.241890 INFO  BF_MC Write LAG node at addr 0x401e with id 255 and next node 0x401f 0x0000_00000000ff0401fc
2023-05-03 05:35:12.241901 INFO  BF_MC Write LAG node at addr 0x401f with id 255 and next node 0x4020 0x00ff_04020c00ff0401fc
2023-05-03 05:35:12.241911 INFO  BF_MC Write LAG node at addr 0x4020 with id 255 and next node 0x4021 0x0000_00000000ff04021c
2023-05-03 05:35:12.241922 INFO  BF_MC Write LAG node at addr 0x4021 with id 255 and next node 0x4022 0x00ff_04022c00ff04021c
2023-05-03 05:35:12.241940 INFO  BF_MC Write LAG node at addr 0x4022 with id 255 and next node 0x4023 0x0000_00000000ff04023c
2023-05-03 05:35:12.241951 INFO  BF_MC Write LAG node at addr 0x4023 with id 255 and next node 0x4024 0x00ff_04024c00ff04023c
2023-05-03 05:35:12.241961 INFO  BF_MC Write LAG node at addr 0x4024 with id 255 and next node 0x4025 0x0000_00000000ff04025c
2023-05-03 05:35:12.241972 INFO  BF_MC Write LAG node at addr 0x4025 with id 255 and next node 0x4026 0x00ff_04026c00ff04025c
2023-05-03 05:35:12.241982 INFO  BF_MC Write LAG node at addr 0x4026 with id 255 and next node 0x4027 0x0000_00000000ff04027c
2023-05-03 05:35:12.241992 INFO  BF_MC Write LAG node at addr 0x4027 with id 255 and next node 0x4028 0x00ff_04028c00ff04027c
2023-05-03 05:35:12.242003 INFO  BF_MC Write LAG node at addr 0x4028 with id 255 and next node 0x4029 0x0000_00000000ff04029c
2023-05-03 05:35:12.242013 INFO  BF_MC Write LAG node at addr 0x4029 with id 255 and next node 0x402a 0x00ff_0402ac00ff04029c
2023-05-03 05:35:12.242024 INFO  BF_MC Write LAG node at addr 0x402a with id 255 and next node 0x402b 0x0000_00000000ff0402bc
2023-05-03 05:35:12.242034 INFO  BF_MC Write LAG node at addr 0x402b with id 255 and next node 0x402c 0x00ff_0402cc00ff0402bc
2023-05-03 05:35:12.242044 INFO  BF_MC Write LAG node at addr 0x402c with id 255 and next node 0x402d 0x0000_00000000ff0402dc
2023-05-03 05:35:12.242058 INFO  BF_MC Write LAG node at addr 0x402d with id 255 and next node 0x402e 0x00ff_0402ec00ff0402dc
2023-05-03 05:35:12.242068 INFO  BF_MC Write LAG node at addr 0x402e with id 255 and next node 0x402f 0x0000_00000000ff0402fc
2023-05-03 05:35:12.242079 INFO  BF_MC Write LAG node at addr 0x402f with id 255 and next node 0x4030 0x00ff_04030c00ff0402fc
2023-05-03 05:35:12.242089 INFO  BF_MC Write LAG node at addr 0x4030 with id 255 and next node 0x4031 0x0000_00000000ff04031c
2023-05-03 05:35:12.242099 INFO  BF_MC Write LAG node at addr 0x4031 with id 255 and next node 0x4032 0x00ff_04032c00ff04031c
2023-05-03 05:35:12.242110 INFO  BF_MC Write LAG node at addr 0x4032 with id 255 and next node 0x4033 0x0000_00000000ff04033c
2023-05-03 05:35:12.242120 INFO  BF_MC Write LAG node at addr 0x4033 with id 255 and next node 0x4034 0x00ff_04034c00ff04033c
2023-05-03 05:35:12.242131 INFO  BF_MC Write LAG node at addr 0x4034 with id 255 and next node 0x4035 0x0000_00000000ff04035c
2023-05-03 05:35:12.242141 INFO  BF_MC Write LAG node at addr 0x4035 with id 255 and next node 0x4036 0x00ff_04036c00ff04035c
2023-05-03 05:35:12.242151 INFO  BF_MC Write LAG node at addr 0x4036 with id 255 and next node 0x4037 0x0000_00000000ff04037c
2023-05-03 05:35:12.242162 INFO  BF_MC Write LAG node at addr 0x4037 with id 255 and next node 0x4038 0x00ff_04038c00ff04037c
2023-05-03 05:35:12.242172 INFO  BF_MC Write LAG node at addr 0x4038 with id 255 and next node 0x4039 0x0000_00000000ff04039c
2023-05-03 05:35:12.242183 INFO  BF_MC Write LAG node at addr 0x4039 with id 255 and next node 0x403a 0x00ff_0403ac00ff04039c
2023-05-03 05:35:12.242193 INFO  BF_MC Write LAG node at addr 0x403a with id 255 and next node 0x403b 0x0000_00000000ff0403bc
2023-05-03 05:35:12.242203 INFO  BF_MC Write LAG node at addr 0x403b with id 255 and next node 0x403c 0x00ff_0403cc00ff0403bc
2023-05-03 05:35:12.242214 INFO  BF_MC Write LAG node at addr 0x403c with id 255 and next node 0x403d 0x0000_00000000ff0403dc
2023-05-03 05:35:12.242224 INFO  BF_MC Write LAG node at addr 0x403d with id 255 and next node 0x403e 0x00ff_0403ec00ff0403dc
2023-05-03 05:35:12.242234 INFO  BF_MC Write LAG node at addr 0x403e with id 255 and next node 0x403f 0x0000_00000000ff0403fc
2023-05-03 05:35:12.242245 INFO  BF_MC Write LAG node at addr 0x403f with id 255 and next node 0x4040 0x00ff_04040c00ff0403fc
2023-05-03 05:35:12.242255 INFO  BF_MC Write LAG node at addr 0x4040 with id 255 and next node 0x4041 0x0000_00000000ff04041c
2023-05-03 05:35:12.242265 INFO  BF_MC Write LAG node at addr 0x4041 with id 255 and next node 0x4042 0x00ff_04042c00ff04041c
2023-05-03 05:35:12.242280 INFO  BF_MC Write LAG node at addr 0x4042 with id 255 and next node 0x4043 0x0000_00000000ff04043c
2023-05-03 05:35:12.242291 INFO  BF_MC Write LAG node at addr 0x4043 with id 255 and next node 0x4044 0x00ff_04044c00ff04043c
2023-05-03 05:35:12.242301 INFO  BF_MC Write LAG node at addr 0x4044 with id 255 and next node 0x4045 0x0000_00000000ff04045c
2023-05-03 05:35:12.242311 INFO  BF_MC Write LAG node at addr 0x4045 with id 255 and next node 0x4046 0x00ff_04046c00ff04045c
2023-05-03 05:35:12.242322 INFO  BF_MC Write LAG node at addr 0x4046 with id 255 and next node 0x4047 0x0000_00000000ff04047c
2023-05-03 05:35:12.242332 INFO  BF_MC Write LAG node at addr 0x4047 with id 255 and next node 0x4048 0x00ff_04048c00ff04047c
2023-05-03 05:35:12.242343 INFO  BF_MC Write LAG node at addr 0x4048 with id 255 and next node 0x4049 0x0000_00000000ff04049c
2023-05-03 05:35:12.242353 INFO  BF_MC Write LAG node at addr 0x4049 with id 255 and next node 0x404a 0x00ff_0404ac00ff04049c
2023-05-03 05:35:12.242363 INFO  BF_MC Write LAG node at addr 0x404a with id 255 and next node 0x404b 0x0000_00000000ff0404bc
2023-05-03 05:35:12.242374 INFO  BF_MC Write LAG node at addr 0x404b with id 255 and next node 0x404c 0x00ff_0404cc00ff0404bc
2023-05-03 05:35:12.242384 INFO  BF_MC Write LAG node at addr 0x404c with id 255 and next node 0x404d 0x0000_00000000ff0404dc
2023-05-03 05:35:12.242397 INFO  BF_MC Write LAG node at addr 0x404d with id 255 and next node 0x404e 0x00ff_0404ec00ff0404dc
2023-05-03 05:35:12.242408 INFO  BF_MC Write LAG node at addr 0x404e with id 255 and next node 0x404f 0x0000_00000000ff0404fc
2023-05-03 05:35:12.242418 INFO  BF_MC Write LAG node at addr 0x404f with id 255 and next node 0x4050 0x00ff_04050c00ff0404fc
2023-05-03 05:35:12.242428 INFO  BF_MC Write LAG node at addr 0x4050 with id 255 and next node 0x4051 0x0000_00000000ff04051c
2023-05-03 05:35:12.242439 INFO  BF_MC Write LAG node at addr 0x4051 with id 255 and next node 0x4052 0x00ff_04052c00ff04051c
2023-05-03 05:35:12.242449 INFO  BF_MC Write LAG node at addr 0x4052 with id 255 and next node 0x4053 0x0000_00000000ff04053c
2023-05-03 05:35:12.242460 INFO  BF_MC Write LAG node at addr 0x4053 with id 255 and next node 0x4054 0x00ff_04054c00ff04053c
2023-05-03 05:35:12.242470 INFO  BF_MC Write LAG node at addr 0x4054 with id 255 and next node 0x4055 0x0000_00000000ff04055c
2023-05-03 05:35:12.242480 INFO  BF_MC Write LAG node at addr 0x4055 with id 255 and next node 0x4056 0x00ff_04056c00ff04055c
2023-05-03 05:35:12.242491 INFO  BF_MC Write LAG node at addr 0x4056 with id 255 and next node 0x4057 0x0000_00000000ff04057c
2023-05-03 05:35:12.242501 INFO  BF_MC Write LAG node at addr 0x4057 with id 255 and next node 0x4058 0x00ff_04058c00ff04057c
2023-05-03 05:35:12.242512 INFO  BF_MC Write LAG node at addr 0x4058 with id 255 and next node 0x4059 0x0000_00000000ff04059c
2023-05-03 05:35:12.242522 INFO  BF_MC Write LAG node at addr 0x4059 with id 255 and next node 0x405a 0x00ff_0405ac00ff04059c
2023-05-03 05:35:12.242533 INFO  BF_MC Write LAG node at addr 0x405a with id 255 and next node 0x405b 0x0000_00000000ff0405bc
2023-05-03 05:35:12.242543 INFO  BF_MC Write LAG node at addr 0x405b with id 255 and next node 0x405c 0x00ff_0405cc00ff0405bc
2023-05-03 05:35:12.242554 INFO  BF_MC Write LAG node at addr 0x405c with id 255 and next node 0x405d 0x0000_00000000ff0405dc
2023-05-03 05:35:12.242564 INFO  BF_MC Write LAG node at addr 0x405d with id 255 and next node 0x405e 0x00ff_0405ec00ff0405dc
2023-05-03 05:35:12.242574 INFO  BF_MC Write LAG node at addr 0x405e with id 255 and next node 0x405f 0x0000_00000000ff0405fc
2023-05-03 05:35:12.242585 INFO  BF_MC Write LAG node at addr 0x405f with id 255 and next node 0x4060 0x00ff_04060c00ff0405fc
2023-05-03 05:35:12.242595 INFO  BF_MC Write LAG node at addr 0x4060 with id 255 and next node 0x4061 0x0000_00000000ff04061c
2023-05-03 05:35:12.242605 INFO  BF_MC Write LAG node at addr 0x4061 with id 255 and next node 0x4062 0x00ff_04062c00ff04061c
2023-05-03 05:35:12.242616 INFO  BF_MC Write LAG node at addr 0x4062 with id 255 and next node 0x4063 0x0000_00000000ff04063c
2023-05-03 05:35:12.242630 INFO  BF_MC Write LAG node at addr 0x4063 with id 255 and next node 0x4064 0x00ff_04064c00ff04063c
2023-05-03 05:35:12.242641 INFO  BF_MC Write LAG node at addr 0x4064 with id 255 and next node 0x4065 0x0000_00000000ff04065c
2023-05-03 05:35:12.242652 INFO  BF_MC Write LAG node at addr 0x4065 with id 255 and next node 0x4066 0x00ff_04066c00ff04065c
2023-05-03 05:35:12.242662 INFO  BF_MC Write LAG node at addr 0x4066 with id 255 and next node 0x4067 0x0000_00000000ff04067c
2023-05-03 05:35:12.242673 INFO  BF_MC Write LAG node at addr 0x4067 with id 255 and next node 0x4068 0x00ff_04068c00ff04067c
2023-05-03 05:35:12.242683 INFO  BF_MC Write LAG node at addr 0x4068 with id 255 and next node 0x4069 0x0000_00000000ff04069c
2023-05-03 05:35:12.242694 INFO  BF_MC Write LAG node at addr 0x4069 with id 255 and next node 0x406a 0x00ff_0406ac00ff04069c
2023-05-03 05:35:12.242704 INFO  BF_MC Write LAG node at addr 0x406a with id 255 and next node 0x406b 0x0000_00000000ff0406bc
2023-05-03 05:35:12.242715 INFO  BF_MC Write LAG node at addr 0x406b with id 255 and next node 0x406c 0x00ff_0406cc00ff0406bc
2023-05-03 05:35:12.242725 INFO  BF_MC Write LAG node at addr 0x406c with id 255 and next node 0x406d 0x0000_00000000ff0406dc
2023-05-03 05:35:12.242739 INFO  BF_MC Write LAG node at addr 0x406d with id 255 and next node 0x406e 0x00ff_0406ec00ff0406dc
2023-05-03 05:35:12.242749 INFO  BF_MC Write LAG node at addr 0x406e with id 255 and next node 0x406f 0x0000_00000000ff0406fc
2023-05-03 05:35:12.242760 INFO  BF_MC Write LAG node at addr 0x406f with id 255 and next node 0x4070 0x00ff_04070c00ff0406fc
2023-05-03 05:35:12.242770 INFO  BF_MC Write LAG node at addr 0x4070 with id 255 and next node 0x4071 0x0000_00000000ff04071c
2023-05-03 05:35:12.242781 INFO  BF_MC Write LAG node at addr 0x4071 with id 255 and next node 0x4072 0x00ff_04072c00ff04071c
2023-05-03 05:35:12.242791 INFO  BF_MC Write LAG node at addr 0x4072 with id 255 and next node 0x4073 0x0000_00000000ff04073c
2023-05-03 05:35:12.242802 INFO  BF_MC Write LAG node at addr 0x4073 with id 255 and next node 0x4074 0x00ff_04074c00ff04073c
2023-05-03 05:35:12.242812 INFO  BF_MC Write LAG node at addr 0x4074 with id 255 and next node 0x4075 0x0000_00000000ff04075c
2023-05-03 05:35:12.242822 INFO  BF_MC Write LAG node at addr 0x4075 with id 255 and next node 0x4076 0x00ff_04076c00ff04075c
2023-05-03 05:35:12.242833 INFO  BF_MC Write LAG node at addr 0x4076 with id 255 and next node 0x4077 0x0000_00000000ff04077c
2023-05-03 05:35:12.242843 INFO  BF_MC Write LAG node at addr 0x4077 with id 255 and next node 0x4078 0x00ff_04078c00ff04077c
2023-05-03 05:35:12.242854 INFO  BF_MC Write LAG node at addr 0x4078 with id 255 and next node 0x4079 0x0000_00000000ff04079c
2023-05-03 05:35:12.242864 INFO  BF_MC Write LAG node at addr 0x4079 with id 255 and next node 0x407a 0x00ff_0407ac00ff04079c
2023-05-03 05:35:12.242875 INFO  BF_MC Write LAG node at addr 0x407a with id 255 and next node 0x407b 0x0000_00000000ff0407bc
2023-05-03 05:35:12.242885 INFO  BF_MC Write LAG node at addr 0x407b with id 255 and next node 0x407c 0x00ff_0407cc00ff0407bc
2023-05-03 05:35:12.242895 INFO  BF_MC Write LAG node at addr 0x407c with id 255 and next node 0x407d 0x0000_00000000ff0407dc
2023-05-03 05:35:12.242906 INFO  BF_MC Write LAG node at addr 0x407d with id 255 and next node 0x407e 0x00ff_0407ec00ff0407dc
2023-05-03 05:35:12.242916 INFO  BF_MC Write LAG node at addr 0x407e with id 255 and next node 0x407f 0x0000_00000000ff0407fc
2023-05-03 05:35:12.242927 INFO  BF_MC Write LAG node at addr 0x407f with id 255 and next node 0x4080 0x00ff_04080c00ff0407fc
2023-05-03 05:35:12.242937 INFO  BF_MC Write LAG node at addr 0x4080 with id 255 and next node 0x4081 0x0000_00000000ff04081c
2023-05-03 05:35:12.242947 INFO  BF_MC Write LAG node at addr 0x4081 with id 255 and next node 0x4082 0x00ff_04082c00ff04081c
2023-05-03 05:35:12.242958 INFO  BF_MC Write LAG node at addr 0x4082 with id 255 and next node 0x4083 0x0000_00000000ff04083c
2023-05-03 05:35:12.242972 INFO  BF_MC Write LAG node at addr 0x4083 with id 255 and next node 0x4084 0x00ff_04084c00ff04083c
2023-05-03 05:35:12.242983 INFO  BF_MC Write LAG node at addr 0x4084 with id 255 and next node 0x4085 0x0000_00000000ff04085c
2023-05-03 05:35:12.242993 INFO  BF_MC Write LAG node at addr 0x4085 with id 255 and next node 0x4086 0x00ff_04086c00ff04085c
2023-05-03 05:35:12.243003 INFO  BF_MC Write LAG node at addr 0x4086 with id 255 and next node 0x4087 0x0000_00000000ff04087c
2023-05-03 05:35:12.243014 INFO  BF_MC Write LAG node at addr 0x4087 with id 255 and next node 0x4088 0x00ff_04088c00ff04087c
2023-05-03 05:35:12.243024 INFO  BF_MC Write LAG node at addr 0x4088 with id 255 and next node 0x4089 0x0000_00000000ff04089c
2023-05-03 05:35:12.243034 INFO  BF_MC Write LAG node at addr 0x4089 with id 255 and next node 0x408a 0x00ff_0408ac00ff04089c
2023-05-03 05:35:12.243045 INFO  BF_MC Write LAG node at addr 0x408a with id 255 and next node 0x408b 0x0000_00000000ff0408bc
2023-05-03 05:35:12.243055 INFO  BF_MC Write LAG node at addr 0x408b with id 255 and next node 0x408c 0x00ff_0408cc00ff0408bc
2023-05-03 05:35:12.243066 INFO  BF_MC Write LAG node at addr 0x408c with id 255 and next node 0x408d 0x0000_00000000ff0408dc
2023-05-03 05:35:12.243079 INFO  BF_MC Write LAG node at addr 0x408d with id 255 and next node 0x408e 0x00ff_0408ec00ff0408dc
2023-05-03 05:35:12.243089 INFO  BF_MC Write LAG node at addr 0x408e with id 255 and next node 0x408f 0x0000_00000000ff0408fc
2023-05-03 05:35:12.243100 INFO  BF_MC Write LAG node at addr 0x408f with id 255 and next node 0x4090 0x00ff_04090c00ff0408fc
2023-05-03 05:35:12.243110 INFO  BF_MC Write LAG node at addr 0x4090 with id 255 and next node 0x4091 0x0000_00000000ff04091c
2023-05-03 05:35:12.243120 INFO  BF_MC Write LAG node at addr 0x4091 with id 255 and next node 0x4092 0x00ff_04092c00ff04091c
2023-05-03 05:35:12.243131 INFO  BF_MC Write LAG node at addr 0x4092 with id 255 and next node 0x4093 0x0000_00000000ff04093c
2023-05-03 05:35:12.243141 INFO  BF_MC Write LAG node at addr 0x4093 with id 255 and next node 0x4094 0x00ff_04094c00ff04093c
2023-05-03 05:35:12.243152 INFO  BF_MC Write LAG node at addr 0x4094 with id 255 and next node 0x4095 0x0000_00000000ff04095c
2023-05-03 05:35:12.243162 INFO  BF_MC Write LAG node at addr 0x4095 with id 255 and next node 0x4096 0x00ff_04096c00ff04095c
2023-05-03 05:35:12.243172 INFO  BF_MC Write LAG node at addr 0x4096 with id 255 and next node 0x4097 0x0000_00000000ff04097c
2023-05-03 05:35:12.243183 INFO  BF_MC Write LAG node at addr 0x4097 with id 255 and next node 0x4098 0x00ff_04098c00ff04097c
2023-05-03 05:35:12.243193 INFO  BF_MC Write LAG node at addr 0x4098 with id 255 and next node 0x4099 0x0000_00000000ff04099c
2023-05-03 05:35:12.243204 INFO  BF_MC Write LAG node at addr 0x4099 with id 255 and next node 0x409a 0x00ff_0409ac00ff04099c
2023-05-03 05:35:12.243214 INFO  BF_MC Write LAG node at addr 0x409a with id 255 and next node 0x409b 0x0000_00000000ff0409bc
2023-05-03 05:35:12.243225 INFO  BF_MC Write LAG node at addr 0x409b with id 255 and next node 0x409c 0x00ff_0409cc00ff0409bc
2023-05-03 05:35:12.243235 INFO  BF_MC Write LAG node at addr 0x409c with id 255 and next node 0x409d 0x0000_00000000ff0409dc
2023-05-03 05:35:12.243245 INFO  BF_MC Write LAG node at addr 0x409d with id 255 and next node 0x409e 0x00ff_0409ec00ff0409dc
2023-05-03 05:35:12.243256 INFO  BF_MC Write LAG node at addr 0x409e with id 255 and next node 0x409f 0x0000_00000000ff0409fc
2023-05-03 05:35:12.243266 INFO  BF_MC Write LAG node at addr 0x409f with id 255 and next node 0x40a0 0x00ff_040a0c00ff0409fc
2023-05-03 05:35:12.243276 INFO  BF_MC Write LAG node at addr 0x40a0 with id 255 and next node 0x40a1 0x0000_00000000ff040a1c
2023-05-03 05:35:12.243287 INFO  BF_MC Write LAG node at addr 0x40a1 with id 255 and next node 0x40a2 0x00ff_040a2c00ff040a1c
2023-05-03 05:35:12.243297 INFO  BF_MC Write LAG node at addr 0x40a2 with id 255 and next node 0x40a3 0x0000_00000000ff040a3c
2023-05-03 05:35:12.243308 INFO  BF_MC Write LAG node at addr 0x40a3 with id 255 and next node 0x40a4 0x00ff_040a4c00ff040a3c
2023-05-03 05:35:12.243322 INFO  BF_MC Write LAG node at addr 0x40a4 with id 255 and next node 0x40a5 0x0000_00000000ff040a5c
2023-05-03 05:35:12.243333 INFO  BF_MC Write LAG node at addr 0x40a5 with id 255 and next node 0x40a6 0x00ff_040a6c00ff040a5c
2023-05-03 05:35:12.243343 INFO  BF_MC Write LAG node at addr 0x40a6 with id 255 and next node 0x40a7 0x0000_00000000ff040a7c
2023-05-03 05:35:12.243354 INFO  BF_MC Write LAG node at addr 0x40a7 with id 255 and next node 0x40a8 0x00ff_040a8c00ff040a7c
2023-05-03 05:35:12.243364 INFO  BF_MC Write LAG node at addr 0x40a8 with id 255 and next node 0x40a9 0x0000_00000000ff040a9c
2023-05-03 05:35:12.243374 INFO  BF_MC Write LAG node at addr 0x40a9 with id 255 and next node 0x40aa 0x00ff_040aac00ff040a9c
2023-05-03 05:35:12.243385 INFO  BF_MC Write LAG node at addr 0x40aa with id 255 and next node 0x40ab 0x0000_00000000ff040abc
2023-05-03 05:35:12.243395 INFO  BF_MC Write LAG node at addr 0x40ab with id 255 and next node 0x40ac 0x00ff_040acc00ff040abc
2023-05-03 05:35:12.243406 INFO  BF_MC Write LAG node at addr 0x40ac with id 255 and next node 0x40ad 0x0000_00000000ff040adc
2023-05-03 05:35:12.243419 INFO  BF_MC Write LAG node at addr 0x40ad with id 255 and next node 0x40ae 0x00ff_040aec00ff040adc
2023-05-03 05:35:12.243429 INFO  BF_MC Write LAG node at addr 0x40ae with id 255 and next node 0x40af 0x0000_00000000ff040afc
2023-05-03 05:35:12.243440 INFO  BF_MC Write LAG node at addr 0x40af with id 255 and next node 0x40b0 0x00ff_040b0c00ff040afc
2023-05-03 05:35:12.243450 INFO  BF_MC Write LAG node at addr 0x40b0 with id 255 and next node 0x40b1 0x0000_00000000ff040b1c
2023-05-03 05:35:12.243460 INFO  BF_MC Write LAG node at addr 0x40b1 with id 255 and next node 0x40b2 0x00ff_040b2c00ff040b1c
2023-05-03 05:35:12.243471 INFO  BF_MC Write LAG node at addr 0x40b2 with id 255 and next node 0x40b3 0x0000_00000000ff040b3c
2023-05-03 05:35:12.243481 INFO  BF_MC Write LAG node at addr 0x40b3 with id 255 and next node 0x40b4 0x00ff_040b4c00ff040b3c
2023-05-03 05:35:12.243491 INFO  BF_MC Write LAG node at addr 0x40b4 with id 255 and next node 0x40b5 0x0000_00000000ff040b5c
2023-05-03 05:35:12.243502 INFO  BF_MC Write LAG node at addr 0x40b5 with id 255 and next node 0x40b6 0x00ff_040b6c00ff040b5c
2023-05-03 05:35:12.243512 INFO  BF_MC Write LAG node at addr 0x40b6 with id 255 and next node 0x40b7 0x0000_00000000ff040b7c
2023-05-03 05:35:12.243523 INFO  BF_MC Write LAG node at addr 0x40b7 with id 255 and next node 0x40b8 0x00ff_040b8c00ff040b7c
2023-05-03 05:35:12.243533 INFO  BF_MC Write LAG node at addr 0x40b8 with id 255 and next node 0x40b9 0x0000_00000000ff040b9c
2023-05-03 05:35:12.243543 INFO  BF_MC Write LAG node at addr 0x40b9 with id 255 and next node 0x40ba 0x00ff_040bac00ff040b9c
2023-05-03 05:35:12.243554 INFO  BF_MC Write LAG node at addr 0x40ba with id 255 and next node 0x40bb 0x0000_00000000ff040bbc
2023-05-03 05:35:12.243564 INFO  BF_MC Write LAG node at addr 0x40bb with id 255 and next node 0x40bc 0x00ff_040bcc00ff040bbc
2023-05-03 05:35:12.243575 INFO  BF_MC Write LAG node at addr 0x40bc with id 255 and next node 0x40bd 0x0000_00000000ff040bdc
2023-05-03 05:35:12.243585 INFO  BF_MC Write LAG node at addr 0x40bd with id 255 and next node 0x40be 0x00ff_040bec00ff040bdc
2023-05-03 05:35:12.243595 INFO  BF_MC Write LAG node at addr 0x40be with id 255 and next node 0x40bf 0x0000_00000000ff040bfc
2023-05-03 05:35:12.243606 INFO  BF_MC Write LAG node at addr 0x40bf with id 255 and next node 0x40c0 0x00ff_040c0c00ff040bfc
2023-05-03 05:35:12.243616 INFO  BF_MC Write LAG node at addr 0x40c0 with id 255 and next node 0x40c1 0x0000_00000000ff040c1c
2023-05-03 05:35:12.243626 INFO  BF_MC Write LAG node at addr 0x40c1 with id 255 and next node 0x40c2 0x00ff_040c2c00ff040c1c
2023-05-03 05:35:12.243637 INFO  BF_MC Write LAG node at addr 0x40c2 with id 255 and next node 0x40c3 0x0000_00000000ff040c3c
2023-05-03 05:35:12.243647 INFO  BF_MC Write LAG node at addr 0x40c3 with id 255 and next node 0x40c4 0x00ff_040c4c00ff040c3c
2023-05-03 05:35:12.243661 INFO  BF_MC Write LAG node at addr 0x40c4 with id 255 and next node 0x40c5 0x0000_00000000ff040c5c
2023-05-03 05:35:12.243672 INFO  BF_MC Write LAG node at addr 0x40c5 with id 255 and next node 0x40c6 0x00ff_040c6c00ff040c5c
2023-05-03 05:35:12.243682 INFO  BF_MC Write LAG node at addr 0x40c6 with id 255 and next node 0x40c7 0x0000_00000000ff040c7c
2023-05-03 05:35:12.243693 INFO  BF_MC Write LAG node at addr 0x40c7 with id 255 and next node 0x40c8 0x00ff_040c8c00ff040c7c
2023-05-03 05:35:12.243703 INFO  BF_MC Write LAG node at addr 0x40c8 with id 255 and next node 0x40c9 0x0000_00000000ff040c9c
2023-05-03 05:35:12.243713 INFO  BF_MC Write LAG node at addr 0x40c9 with id 255 and next node 0x40ca 0x00ff_040cac00ff040c9c
2023-05-03 05:35:12.243724 INFO  BF_MC Write LAG node at addr 0x40ca with id 255 and next node 0x40cb 0x0000_00000000ff040cbc
2023-05-03 05:35:12.243734 INFO  BF_MC Write LAG node at addr 0x40cb with id 255 and next node 0x40cc 0x00ff_040ccc00ff040cbc
2023-05-03 05:35:12.243745 INFO  BF_MC Write LAG node at addr 0x40cc with id 255 and next node 0x40cd 0x0000_00000000ff040cdc
2023-05-03 05:35:12.243758 INFO  BF_MC Write LAG node at addr 0x40cd with id 255 and next node 0x40ce 0x00ff_040cec00ff040cdc
2023-05-03 05:35:12.243768 INFO  BF_MC Write LAG node at addr 0x40ce with id 255 and next node 0x40cf 0x0000_00000000ff040cfc
2023-05-03 05:35:12.243779 INFO  BF_MC Write LAG node at addr 0x40cf with id 255 and next node 0x40d0 0x00ff_040d0c00ff040cfc
2023-05-03 05:35:12.243789 INFO  BF_MC Write LAG node at addr 0x40d0 with id 255 and next node 0x40d1 0x0000_00000000ff040d1c
2023-05-03 05:35:12.243799 INFO  BF_MC Write LAG node at addr 0x40d1 with id 255 and next node 0x40d2 0x00ff_040d2c00ff040d1c
2023-05-03 05:35:12.243810 INFO  BF_MC Write LAG node at addr 0x40d2 with id 255 and next node 0x40d3 0x0000_00000000ff040d3c
2023-05-03 05:35:12.243820 INFO  BF_MC Write LAG node at addr 0x40d3 with id 255 and next node 0x40d4 0x00ff_040d4c00ff040d3c
2023-05-03 05:35:12.243831 INFO  BF_MC Write LAG node at addr 0x40d4 with id 255 and next node 0x40d5 0x0000_00000000ff040d5c
2023-05-03 05:35:12.243841 INFO  BF_MC Write LAG node at addr 0x40d5 with id 255 and next node 0x40d6 0x00ff_040d6c00ff040d5c
2023-05-03 05:35:12.243852 INFO  BF_MC Write LAG node at addr 0x40d6 with id 255 and next node 0x40d7 0x0000_00000000ff040d7c
2023-05-03 05:35:12.243862 INFO  BF_MC Write LAG node at addr 0x40d7 with id 255 and next node 0x40d8 0x00ff_040d8c00ff040d7c
2023-05-03 05:35:12.243872 INFO  BF_MC Write LAG node at addr 0x40d8 with id 255 and next node 0x40d9 0x0000_00000000ff040d9c
2023-05-03 05:35:12.243883 INFO  BF_MC Write LAG node at addr 0x40d9 with id 255 and next node 0x40da 0x00ff_040dac00ff040d9c
2023-05-03 05:35:12.243893 INFO  BF_MC Write LAG node at addr 0x40da with id 255 and next node 0x40db 0x0000_00000000ff040dbc
2023-05-03 05:35:12.243904 INFO  BF_MC Write LAG node at addr 0x40db with id 255 and next node 0x40dc 0x00ff_040dcc00ff040dbc
2023-05-03 05:35:12.243914 INFO  BF_MC Write LAG node at addr 0x40dc with id 255 and next node 0x40dd 0x0000_00000000ff040ddc
2023-05-03 05:35:12.243925 INFO  BF_MC Write LAG node at addr 0x40dd with id 255 and next node 0x40de 0x00ff_040dec00ff040ddc
2023-05-03 05:35:12.243935 INFO  BF_MC Write LAG node at addr 0x40de with id 255 and next node 0x40df 0x0000_00000000ff040dfc
2023-05-03 05:35:12.243945 INFO  BF_MC Write LAG node at addr 0x40df with id 255 and next node 0x40e0 0x00ff_040e0c00ff040dfc
2023-05-03 05:35:12.243956 INFO  BF_MC Write LAG node at addr 0x40e0 with id 255 and next node 0x40e1 0x0000_00000000ff040e1c
2023-05-03 05:35:12.243966 INFO  BF_MC Write LAG node at addr 0x40e1 with id 255 and next node 0x40e2 0x00ff_040e2c00ff040e1c
2023-05-03 05:35:12.243977 INFO  BF_MC Write LAG node at addr 0x40e2 with id 255 and next node 0x40e3 0x0000_00000000ff040e3c
2023-05-03 05:35:12.243987 INFO  BF_MC Write LAG node at addr 0x40e3 with id 255 and next node 0x40e4 0x00ff_040e4c00ff040e3c
2023-05-03 05:35:12.243997 INFO  BF_MC Write LAG node at addr 0x40e4 with id 255 and next node 0x40e5 0x0000_00000000ff040e5c
2023-05-03 05:35:12.244012 INFO  BF_MC Write LAG node at addr 0x40e5 with id 255 and next node 0x40e6 0x00ff_040e6c00ff040e5c
2023-05-03 05:35:12.244023 INFO  BF_MC Write LAG node at addr 0x40e6 with id 255 and next node 0x40e7 0x0000_00000000ff040e7c
2023-05-03 05:35:12.244033 INFO  BF_MC Write LAG node at addr 0x40e7 with id 255 and next node 0x40e8 0x00ff_040e8c00ff040e7c
2023-05-03 05:35:12.244043 INFO  BF_MC Write LAG node at addr 0x40e8 with id 255 and next node 0x40e9 0x0000_00000000ff040e9c
2023-05-03 05:35:12.244054 INFO  BF_MC Write LAG node at addr 0x40e9 with id 255 and next node 0x40ea 0x00ff_040eac00ff040e9c
2023-05-03 05:35:12.244064 INFO  BF_MC Write LAG node at addr 0x40ea with id 255 and next node 0x40eb 0x0000_00000000ff040ebc
2023-05-03 05:35:12.244075 INFO  BF_MC Write LAG node at addr 0x40eb with id 255 and next node 0x40ec 0x00ff_040ecc00ff040ebc
2023-05-03 05:35:12.244085 INFO  BF_MC Write LAG node at addr 0x40ec with id 255 and next node 0x40ed 0x0000_00000000ff040edc
2023-05-03 05:35:12.244098 INFO  BF_MC Write LAG node at addr 0x40ed with id 255 and next node 0x40ee 0x00ff_040eec00ff040edc
2023-05-03 05:35:12.244109 INFO  BF_MC Write LAG node at addr 0x40ee with id 255 and next node 0x40ef 0x0000_00000000ff040efc
2023-05-03 05:35:12.244119 INFO  BF_MC Write LAG node at addr 0x40ef with id 255 and next node 0x40f0 0x00ff_040f0c00ff040efc
2023-05-03 05:35:12.244130 INFO  BF_MC Write LAG node at addr 0x40f0 with id 255 and next node 0x40f1 0x0000_00000000ff040f1c
2023-05-03 05:35:12.244140 INFO  BF_MC Write LAG node at addr 0x40f1 with id 255 and next node 0x40f2 0x00ff_040f2c00ff040f1c
2023-05-03 05:35:12.244157 INFO  BF_MC Write LAG node at addr 0x40f2 with id 255 and next node 0x40f3 0x0000_00000000ff040f3c
2023-05-03 05:35:12.244169 INFO  BF_MC Write LAG node at addr 0x40f3 with id 255 and next node 0x40f4 0x00ff_040f4c00ff040f3c
2023-05-03 05:35:12.244180 INFO  BF_MC Write LAG node at addr 0x40f4 with id 255 and next node 0x40f5 0x0000_00000000ff040f5c
2023-05-03 05:35:12.244190 INFO  BF_MC Write LAG node at addr 0x40f5 with id 255 and next node 0x40f6 0x00ff_040f6c00ff040f5c
2023-05-03 05:35:12.244201 INFO  BF_MC Write LAG node at addr 0x40f6 with id 255 and next node 0x40f7 0x0000_00000000ff040f7c
2023-05-03 05:35:12.244211 INFO  BF_MC Write LAG node at addr 0x40f7 with id 255 and next node 0x40f8 0x00ff_040f8c00ff040f7c
2023-05-03 05:35:12.244221 INFO  BF_MC Write LAG node at addr 0x40f8 with id 255 and next node 0x40f9 0x0000_00000000ff040f9c
2023-05-03 05:35:12.244232 INFO  BF_MC Write LAG node at addr 0x40f9 with id 255 and next node 0x40fa 0x00ff_040fac00ff040f9c
2023-05-03 05:35:12.244242 INFO  BF_MC Write LAG node at addr 0x40fa with id 255 and next node 0x40fb 0x0000_00000000ff040fbc
2023-05-03 05:35:12.244252 INFO  BF_MC Write LAG node at addr 0x40fb with id 255 and next node 0x40fc 0x00ff_040fcc00ff040fbc
2023-05-03 05:35:12.244263 INFO  BF_MC Write LAG node at addr 0x40fc with id 255 and next node 0x40fd 0x0000_00000000ff040fdc
2023-05-03 05:35:12.244273 INFO  BF_MC Write LAG node at addr 0x40fd with id 255 and next node 0x40fe 0x00ff_040fec00ff040fdc
2023-05-03 05:35:12.244283 INFO  BF_MC Write LAG node at addr 0x40fe with id 255 and next node 0x40ff 0x0000_00000000ff040ffc
2023-05-03 05:35:12.244294 INFO  BF_MC Write LAG node at addr 0x40ff with id 255 and next node 0x4100 0x00ff_04100c00ff040ffc
2023-05-03 05:35:12.244304 INFO  BF_MC Write LAG node at addr 0x4100 with id 255 and next node 0x4101 0x0000_00000000ff04101c
2023-05-03 05:35:12.244314 INFO  BF_MC Write LAG node at addr 0x4101 with id 255 and next node 0x4102 0x00ff_04102c00ff04101c
2023-05-03 05:35:12.244325 INFO  BF_MC Write LAG node at addr 0x4102 with id 255 and next node 0x4103 0x0000_00000000ff04103c
2023-05-03 05:35:12.244335 INFO  BF_MC Write LAG node at addr 0x4103 with id 255 and next node 0 0x00ff_00000c00ff04103c
2023-05-03 05:35:12.244347 INFO  BF_MC Allocated RDM addresses 0x51e0 - 0x51ff
2023-05-03 05:35:12.244359 INFO  BF_MC Write L1End node at addr 0x51e0, rid 0, l2 0x4101
2023-05-03 05:35:12.244374 INFO  BF_MC Write L1End node at addr 0x51e1, rid 0, l2 0x4100
2023-05-03 05:35:12.244384 INFO  BF_MC Write L1End node at addr 0x51e2, rid 0, l2 0x40ff
2023-05-03 05:35:12.244394 INFO  BF_MC Write L1End node at addr 0x51e3, rid 0, l2 0x40fe
2023-05-03 05:35:12.244404 INFO  BF_MC Write L1End node at addr 0x51e4, rid 0, l2 0x40fd
2023-05-03 05:35:12.244414 INFO  BF_MC Write L1End node at addr 0x51e5, rid 0, l2 0x40fc
2023-05-03 05:35:12.244424 INFO  BF_MC Write L1End node at addr 0x51e6, rid 0, l2 0x40fb
2023-05-03 05:35:12.244434 INFO  BF_MC Write L1End node at addr 0x51e7, rid 0, l2 0x40fa
2023-05-03 05:35:12.244447 INFO  BF_MC Write L1End node at addr 0x51e8, rid 0, l2 0x40f8
2023-05-03 05:35:12.244457 INFO  BF_MC Write L1End node at addr 0x51e9, rid 0, l2 0x40f6
2023-05-03 05:35:12.244467 INFO  BF_MC Write L1End node at addr 0x51ea, rid 0, l2 0x40f4
2023-05-03 05:35:12.244478 INFO  BF_MC Write L1End node at addr 0x51eb, rid 0, l2 0x40f2
2023-05-03 05:35:12.244488 INFO  BF_MC Write L1End node at addr 0x51ec, rid 0, l2 0x40f0
2023-05-03 05:35:12.244498 INFO  BF_MC Write L1End node at addr 0x51ed, rid 0, l2 0x40ee
2023-05-03 05:35:12.244508 INFO  BF_MC Write L1End node at addr 0x51ee, rid 0, l2 0x40ec
2023-05-03 05:35:12.244518 INFO  BF_MC Write L1End node at addr 0x51ef, rid 0, l2 0x40ea
2023-05-03 05:35:12.244528 INFO  BF_MC Write L1End node at addr 0x51f0, rid 0, l2 0x40e8
2023-05-03 05:35:12.244538 INFO  BF_MC Write L1End node at addr 0x51f1, rid 0, l2 0x40e6
2023-05-03 05:35:12.244548 INFO  BF_MC Write L1End node at addr 0x51f2, rid 0, l2 0x40e4
2023-05-03 05:35:12.244558 INFO  BF_MC Write L1End node at addr 0x51f3, rid 0, l2 0x40e0
2023-05-03 05:35:12.244568 INFO  BF_MC Write L1End node at addr 0x51f4, rid 0, l2 0x40dc
2023-05-03 05:35:12.244579 INFO  BF_MC Write L1End node at addr 0x51f5, rid 0, l2 0x40d8
2023-05-03 05:35:12.244589 INFO  BF_MC Write L1End node at addr 0x51f6, rid 0, l2 0x40d4
2023-05-03 05:35:12.244599 INFO  BF_MC Write L1End node at addr 0x51f7, rid 0, l2 0x40cc
2023-05-03 05:35:12.244609 INFO  BF_MC Write L1End node at addr 0x51f8, rid 0, l2 0x40c4
2023-05-03 05:35:12.244619 INFO  BF_MC Write L1End node at addr 0x51f9, rid 0, l2 0x40bc
2023-05-03 05:35:12.244629 INFO  BF_MC Write L1End node at addr 0x51fa, rid 0, l2 0x40a0
2023-05-03 05:35:12.244639 INFO  BF_MC Write L1End node at addr 0x51fb, rid 0, l2 0x4087
2023-05-03 05:35:12.244649 INFO  BF_MC Write L1End node at addr 0x51fc, rid 0, l2 0x406e
2023-05-03 05:35:12.244659 INFO  BF_MC Write L1End node at addr 0x51fd, rid 0, l2 0x4055
2023-05-03 05:35:12.244669 INFO  BF_MC Write L1End node at addr 0x51fe, rid 0, l2 0x403c
2023-05-03 05:35:12.244679 INFO  BF_MC Write L1End node at addr 0x51ff, rid 0, l2 0x4000
2023-05-03 05:35:12.244691 INFO  BF_MC Allocated RDM addresses 0x6000 - 0x6103
2023-05-03 05:35:12.244701 INFO  BF_MC Write LAG node at addr 0x6000 with id 255 and next node 0x6001 0x0000_00000000ff06001c
2023-05-03 05:35:12.244712 INFO  BF_MC Write LAG node at addr 0x6001 with id 255 and next node 0x6002 0x00ff_06002c00ff06001c
2023-05-03 05:35:12.244723 INFO  BF_MC Write LAG node at addr 0x6002 with id 255 and next node 0x6003 0x0000_00000000ff06003c
2023-05-03 05:35:12.244733 INFO  BF_MC Write LAG node at addr 0x6003 with id 255 and next node 0x6004 0x00ff_06004c00ff06003c
2023-05-03 05:35:12.244743 INFO  BF_MC Write LAG node at addr 0x6004 with id 255 and next node 0x6005 0x0000_00000000ff06005c
2023-05-03 05:35:12.244754 INFO  BF_MC Write LAG node at addr 0x6005 with id 255 and next node 0x6006 0x00ff_06006c00ff06005c
2023-05-03 05:35:12.244764 INFO  BF_MC Write LAG node at addr 0x6006 with id 255 and next node 0x6007 0x0000_00000000ff06007c
2023-05-03 05:35:12.244777 INFO  BF_MC Write LAG node at addr 0x6007 with id 255 and next node 0x6008 0x00ff_06008c00ff06007c
2023-05-03 05:35:12.244788 INFO  BF_MC Write LAG node at addr 0x6008 with id 255 and next node 0x6009 0x0000_00000000ff06009c
2023-05-03 05:35:12.244798 INFO  BF_MC Write LAG node at addr 0x6009 with id 255 and next node 0x600a 0x00ff_0600ac00ff06009c
2023-05-03 05:35:12.244813 INFO  BF_MC Write LAG node at addr 0x600a with id 255 and next node 0x600b 0x0000_00000000ff0600bc
2023-05-03 05:35:12.244823 INFO  BF_MC Write LAG node at addr 0x600b with id 255 and next node 0x600c 0x00ff_0600cc00ff0600bc
2023-05-03 05:35:12.244834 INFO  BF_MC Write LAG node at addr 0x600c with id 255 and next node 0x600d 0x0000_00000000ff0600dc
2023-05-03 05:35:12.244844 INFO  BF_MC Write LAG node at addr 0x600d with id 255 and next node 0x600e 0x00ff_0600ec00ff0600dc
2023-05-03 05:35:12.244855 INFO  BF_MC Write LAG node at addr 0x600e with id 255 and next node 0x600f 0x0000_00000000ff0600fc
2023-05-03 05:35:12.244865 INFO  BF_MC Write LAG node at addr 0x600f with id 255 and next node 0x6010 0x00ff_06010c00ff0600fc
2023-05-03 05:35:12.244875 INFO  BF_MC Write LAG node at addr 0x6010 with id 255 and next node 0x6011 0x0000_00000000ff06011c
2023-05-03 05:35:12.244886 INFO  BF_MC Write LAG node at addr 0x6011 with id 255 and next node 0x6012 0x00ff_06012c00ff06011c
2023-05-03 05:35:12.244896 INFO  BF_MC Write LAG node at addr 0x6012 with id 255 and next node 0x6013 0x0000_00000000ff06013c
2023-05-03 05:35:12.244907 INFO  BF_MC Write LAG node at addr 0x6013 with id 255 and next node 0x6014 0x00ff_06014c00ff06013c
2023-05-03 05:35:12.244917 INFO  BF_MC Write LAG node at addr 0x6014 with id 255 and next node 0x6015 0x0000_00000000ff06015c
2023-05-03 05:35:12.244927 INFO  BF_MC Write LAG node at addr 0x6015 with id 255 and next node 0x6016 0x00ff_06016c00ff06015c
2023-05-03 05:35:12.244938 INFO  BF_MC Write LAG node at addr 0x6016 with id 255 and next node 0x6017 0x0000_00000000ff06017c
2023-05-03 05:35:12.244948 INFO  BF_MC Write LAG node at addr 0x6017 with id 255 and next node 0x6018 0x00ff_06018c00ff06017c
2023-05-03 05:35:12.244959 INFO  BF_MC Write LAG node at addr 0x6018 with id 255 and next node 0x6019 0x0000_00000000ff06019c
2023-05-03 05:35:12.244969 INFO  BF_MC Write LAG node at addr 0x6019 with id 255 and next node 0x601a 0x00ff_0601ac00ff06019c
2023-05-03 05:35:12.244979 INFO  BF_MC Write LAG node at addr 0x601a with id 255 and next node 0x601b 0x0000_00000000ff0601bc
2023-05-03 05:35:12.244990 INFO  BF_MC Write LAG node at addr 0x601b with id 255 and next node 0x601c 0x00ff_0601cc00ff0601bc
2023-05-03 05:35:12.245000 INFO  BF_MC Write LAG node at addr 0x601c with id 255 and next node 0x601d 0x0000_00000000ff0601dc
2023-05-03 05:35:12.245010 INFO  BF_MC Write LAG node at addr 0x601d with id 255 and next node 0x601e 0x00ff_0601ec00ff0601dc
2023-05-03 05:35:12.245021 INFO  BF_MC Write LAG node at addr 0x601e with id 255 and next node 0x601f 0x0000_00000000ff0601fc
2023-05-03 05:35:12.245031 INFO  BF_MC Write LAG node at addr 0x601f with id 255 and next node 0x6020 0x00ff_06020c00ff0601fc
2023-05-03 05:35:12.245041 INFO  BF_MC Write LAG node at addr 0x6020 with id 255 and next node 0x6021 0x0000_00000000ff06021c
2023-05-03 05:35:12.245052 INFO  BF_MC Write LAG node at addr 0x6021 with id 255 and next node 0x6022 0x00ff_06022c00ff06021c
2023-05-03 05:35:12.245062 INFO  BF_MC Write LAG node at addr 0x6022 with id 255 and next node 0x6023 0x0000_00000000ff06023c
2023-05-03 05:35:12.245073 INFO  BF_MC Write LAG node at addr 0x6023 with id 255 and next node 0x6024 0x00ff_06024c00ff06023c
2023-05-03 05:35:12.245083 INFO  BF_MC Write LAG node at addr 0x6024 with id 255 and next node 0x6025 0x0000_00000000ff06025c
2023-05-03 05:35:12.245093 INFO  BF_MC Write LAG node at addr 0x6025 with id 255 and next node 0x6026 0x00ff_06026c00ff06025c
2023-05-03 05:35:12.245104 INFO  BF_MC Write LAG node at addr 0x6026 with id 255 and next node 0x6027 0x0000_00000000ff06027c
2023-05-03 05:35:12.245117 INFO  BF_MC Write LAG node at addr 0x6027 with id 255 and next node 0x6028 0x00ff_06028c00ff06027c
2023-05-03 05:35:12.245127 INFO  BF_MC Write LAG node at addr 0x6028 with id 255 and next node 0x6029 0x0000_00000000ff06029c
2023-05-03 05:35:12.245138 INFO  BF_MC Write LAG node at addr 0x6029 with id 255 and next node 0x602a 0x00ff_0602ac00ff06029c
2023-05-03 05:35:12.245152 INFO  BF_MC Write LAG node at addr 0x602a with id 255 and next node 0x602b 0x0000_00000000ff0602bc
2023-05-03 05:35:12.245163 INFO  BF_MC Write LAG node at addr 0x602b with id 255 and next node 0x602c 0x00ff_0602cc00ff0602bc
2023-05-03 05:35:12.245173 INFO  BF_MC Write LAG node at addr 0x602c with id 255 and next node 0x602d 0x0000_00000000ff0602dc
2023-05-03 05:35:12.245184 INFO  BF_MC Write LAG node at addr 0x602d with id 255 and next node 0x602e 0x00ff_0602ec00ff0602dc
2023-05-03 05:35:12.245194 INFO  BF_MC Write LAG node at addr 0x602e with id 255 and next node 0x602f 0x0000_00000000ff0602fc
2023-05-03 05:35:12.245204 INFO  BF_MC Write LAG node at addr 0x602f with id 255 and next node 0x6030 0x00ff_06030c00ff0602fc
2023-05-03 05:35:12.245215 INFO  BF_MC Write LAG node at addr 0x6030 with id 255 and next node 0x6031 0x0000_00000000ff06031c
2023-05-03 05:35:12.245225 INFO  BF_MC Write LAG node at addr 0x6031 with id 255 and next node 0x6032 0x00ff_06032c00ff06031c
2023-05-03 05:35:12.245236 INFO  BF_MC Write LAG node at addr 0x6032 with id 255 and next node 0x6033 0x0000_00000000ff06033c
2023-05-03 05:35:12.245246 INFO  BF_MC Write LAG node at addr 0x6033 with id 255 and next node 0x6034 0x00ff_06034c00ff06033c
2023-05-03 05:35:12.245256 INFO  BF_MC Write LAG node at addr 0x6034 with id 255 and next node 0x6035 0x0000_00000000ff06035c
2023-05-03 05:35:12.245267 INFO  BF_MC Write LAG node at addr 0x6035 with id 255 and next node 0x6036 0x00ff_06036c00ff06035c
2023-05-03 05:35:12.245277 INFO  BF_MC Write LAG node at addr 0x6036 with id 255 and next node 0x6037 0x0000_00000000ff06037c
2023-05-03 05:35:12.245288 INFO  BF_MC Write LAG node at addr 0x6037 with id 255 and next node 0x6038 0x00ff_06038c00ff06037c
2023-05-03 05:35:12.245298 INFO  BF_MC Write LAG node at addr 0x6038 with id 255 and next node 0x6039 0x0000_00000000ff06039c
2023-05-03 05:35:12.245308 INFO  BF_MC Write LAG node at addr 0x6039 with id 255 and next node 0x603a 0x00ff_0603ac00ff06039c
2023-05-03 05:35:12.245319 INFO  BF_MC Write LAG node at addr 0x603a with id 255 and next node 0x603b 0x0000_00000000ff0603bc
2023-05-03 05:35:12.245329 INFO  BF_MC Write LAG node at addr 0x603b with id 255 and next node 0x603c 0x00ff_0603cc00ff0603bc
2023-05-03 05:35:12.245340 INFO  BF_MC Write LAG node at addr 0x603c with id 255 and next node 0x603d 0x0000_00000000ff0603dc
2023-05-03 05:35:12.245350 INFO  BF_MC Write LAG node at addr 0x603d with id 255 and next node 0x603e 0x00ff_0603ec00ff0603dc
2023-05-03 05:35:12.245360 INFO  BF_MC Write LAG node at addr 0x603e with id 255 and next node 0x603f 0x0000_00000000ff0603fc
2023-05-03 05:35:12.245371 INFO  BF_MC Write LAG node at addr 0x603f with id 255 and next node 0x6040 0x00ff_06040c00ff0603fc
2023-05-03 05:35:12.245381 INFO  BF_MC Write LAG node at addr 0x6040 with id 255 and next node 0x6041 0x0000_00000000ff06041c
2023-05-03 05:35:12.245392 INFO  BF_MC Write LAG node at addr 0x6041 with id 255 and next node 0x6042 0x00ff_06042c00ff06041c
2023-05-03 05:35:12.245402 INFO  BF_MC Write LAG node at addr 0x6042 with id 255 and next node 0x6043 0x0000_00000000ff06043c
2023-05-03 05:35:12.245412 INFO  BF_MC Write LAG node at addr 0x6043 with id 255 and next node 0x6044 0x00ff_06044c00ff06043c
2023-05-03 05:35:12.245423 INFO  BF_MC Write LAG node at addr 0x6044 with id 255 and next node 0x6045 0x0000_00000000ff06045c
2023-05-03 05:35:12.245433 INFO  BF_MC Write LAG node at addr 0x6045 with id 255 and next node 0x6046 0x00ff_06046c00ff06045c
2023-05-03 05:35:12.245443 INFO  BF_MC Write LAG node at addr 0x6046 with id 255 and next node 0x6047 0x0000_00000000ff06047c
2023-05-03 05:35:12.245456 INFO  BF_MC Write LAG node at addr 0x6047 with id 255 and next node 0x6048 0x00ff_06048c00ff06047c
2023-05-03 05:35:12.245467 INFO  BF_MC Write LAG node at addr 0x6048 with id 255 and next node 0x6049 0x0000_00000000ff06049c
2023-05-03 05:35:12.245477 INFO  BF_MC Write LAG node at addr 0x6049 with id 255 and next node 0x604a 0x00ff_0604ac00ff06049c
2023-05-03 05:35:12.245487 INFO  BF_MC Write LAG node at addr 0x604a with id 255 and next node 0x604b 0x0000_00000000ff0604bc
2023-05-03 05:35:12.245505 INFO  BF_MC Write LAG node at addr 0x604b with id 255 and next node 0x604c 0x00ff_0604cc00ff0604bc
2023-05-03 05:35:12.245515 INFO  BF_MC Write LAG node at addr 0x604c with id 255 and next node 0x604d 0x0000_00000000ff0604dc
2023-05-03 05:35:12.245526 INFO  BF_MC Write LAG node at addr 0x604d with id 255 and next node 0x604e 0x00ff_0604ec00ff0604dc
2023-05-03 05:35:12.245536 INFO  BF_MC Write LAG node at addr 0x604e with id 255 and next node 0x604f 0x0000_00000000ff0604fc
2023-05-03 05:35:12.245547 INFO  BF_MC Write LAG node at addr 0x604f with id 255 and next node 0x6050 0x00ff_06050c00ff0604fc
2023-05-03 05:35:12.245557 INFO  BF_MC Write LAG node at addr 0x6050 with id 255 and next node 0x6051 0x0000_00000000ff06051c
2023-05-03 05:35:12.245568 INFO  BF_MC Write LAG node at addr 0x6051 with id 255 and next node 0x6052 0x00ff_06052c00ff06051c
2023-05-03 05:35:12.245578 INFO  BF_MC Write LAG node at addr 0x6052 with id 255 and next node 0x6053 0x0000_00000000ff06053c
2023-05-03 05:35:12.245588 INFO  BF_MC Write LAG node at addr 0x6053 with id 255 and next node 0x6054 0x00ff_06054c00ff06053c
2023-05-03 05:35:12.245599 INFO  BF_MC Write LAG node at addr 0x6054 with id 255 and next node 0x6055 0x0000_00000000ff06055c
2023-05-03 05:35:12.245609 INFO  BF_MC Write LAG node at addr 0x6055 with id 255 and next node 0x6056 0x00ff_06056c00ff06055c
2023-05-03 05:35:12.245620 INFO  BF_MC Write LAG node at addr 0x6056 with id 255 and next node 0x6057 0x0000_00000000ff06057c
2023-05-03 05:35:12.245630 INFO  BF_MC Write LAG node at addr 0x6057 with id 255 and next node 0x6058 0x00ff_06058c00ff06057c
2023-05-03 05:35:12.245640 INFO  BF_MC Write LAG node at addr 0x6058 with id 255 and next node 0x6059 0x0000_00000000ff06059c
2023-05-03 05:35:12.245651 INFO  BF_MC Write LAG node at addr 0x6059 with id 255 and next node 0x605a 0x00ff_0605ac00ff06059c
2023-05-03 05:35:12.245661 INFO  BF_MC Write LAG node at addr 0x605a with id 255 and next node 0x605b 0x0000_00000000ff0605bc
2023-05-03 05:35:12.245672 INFO  BF_MC Write LAG node at addr 0x605b with id 255 and next node 0x605c 0x00ff_0605cc00ff0605bc
2023-05-03 05:35:12.245682 INFO  BF_MC Write LAG node at addr 0x605c with id 255 and next node 0x605d 0x0000_00000000ff0605dc
2023-05-03 05:35:12.245692 INFO  BF_MC Write LAG node at addr 0x605d with id 255 and next node 0x605e 0x00ff_0605ec00ff0605dc
2023-05-03 05:35:12.245703 INFO  BF_MC Write LAG node at addr 0x605e with id 255 and next node 0x605f 0x0000_00000000ff0605fc
2023-05-03 05:35:12.245713 INFO  BF_MC Write LAG node at addr 0x605f with id 255 and next node 0x6060 0x00ff_06060c00ff0605fc
2023-05-03 05:35:12.245723 INFO  BF_MC Write LAG node at addr 0x6060 with id 255 and next node 0x6061 0x0000_00000000ff06061c
2023-05-03 05:35:12.245734 INFO  BF_MC Write LAG node at addr 0x6061 with id 255 and next node 0x6062 0x00ff_06062c00ff06061c
2023-05-03 05:35:12.245744 INFO  BF_MC Write LAG node at addr 0x6062 with id 255 and next node 0x6063 0x0000_00000000ff06063c
2023-05-03 05:35:12.245755 INFO  BF_MC Write LAG node at addr 0x6063 with id 255 and next node 0x6064 0x00ff_06064c00ff06063c
2023-05-03 05:35:12.245765 INFO  BF_MC Write LAG node at addr 0x6064 with id 255 and next node 0x6065 0x0000_00000000ff06065c
2023-05-03 05:35:12.245775 INFO  BF_MC Write LAG node at addr 0x6065 with id 255 and next node 0x6066 0x00ff_06066c00ff06065c
2023-05-03 05:35:12.245786 INFO  BF_MC Write LAG node at addr 0x6066 with id 255 and next node 0x6067 0x0000_00000000ff06067c
2023-05-03 05:35:12.245799 INFO  BF_MC Write LAG node at addr 0x6067 with id 255 and next node 0x6068 0x00ff_06068c00ff06067c
2023-05-03 05:35:12.245809 INFO  BF_MC Write LAG node at addr 0x6068 with id 255 and next node 0x6069 0x0000_00000000ff06069c
2023-05-03 05:35:12.245819 INFO  BF_MC Write LAG node at addr 0x6069 with id 255 and next node 0x606a 0x00ff_0606ac00ff06069c
2023-05-03 05:35:12.245830 INFO  BF_MC Write LAG node at addr 0x606a with id 255 and next node 0x606b 0x0000_00000000ff0606bc
2023-05-03 05:35:12.245844 INFO  BF_MC Write LAG node at addr 0x606b with id 255 and next node 0x606c 0x00ff_0606cc00ff0606bc
2023-05-03 05:35:12.245855 INFO  BF_MC Write LAG node at addr 0x606c with id 255 and next node 0x606d 0x0000_00000000ff0606dc
2023-05-03 05:35:12.245865 INFO  BF_MC Write LAG node at addr 0x606d with id 255 and next node 0x606e 0x00ff_0606ec00ff0606dc
2023-05-03 05:35:12.245876 INFO  BF_MC Write LAG node at addr 0x606e with id 255 and next node 0x606f 0x0000_00000000ff0606fc
2023-05-03 05:35:12.245886 INFO  BF_MC Write LAG node at addr 0x606f with id 255 and next node 0x6070 0x00ff_06070c00ff0606fc
2023-05-03 05:35:12.245896 INFO  BF_MC Write LAG node at addr 0x6070 with id 255 and next node 0x6071 0x0000_00000000ff06071c
2023-05-03 05:35:12.245907 INFO  BF_MC Write LAG node at addr 0x6071 with id 255 and next node 0x6072 0x00ff_06072c00ff06071c
2023-05-03 05:35:12.245917 INFO  BF_MC Write LAG node at addr 0x6072 with id 255 and next node 0x6073 0x0000_00000000ff06073c
2023-05-03 05:35:12.245928 INFO  BF_MC Write LAG node at addr 0x6073 with id 255 and next node 0x6074 0x00ff_06074c00ff06073c
2023-05-03 05:35:12.245938 INFO  BF_MC Write LAG node at addr 0x6074 with id 255 and next node 0x6075 0x0000_00000000ff06075c
2023-05-03 05:35:12.251881 INFO  BF_MC Write LAG node at addr 0x6075 with id 255 and next node 0x6076 0x00ff_06076c00ff06075c
2023-05-03 05:35:12.251906 INFO  BF_MC Write LAG node at addr 0x6076 with id 255 and next node 0x6077 0x0000_00000000ff06077c
2023-05-03 05:35:12.251918 INFO  BF_MC Write LAG node at addr 0x6077 with id 255 and next node 0x6078 0x00ff_06078c00ff06077c
2023-05-03 05:35:12.251929 INFO  BF_MC Write LAG node at addr 0x6078 with id 255 and next node 0x6079 0x0000_00000000ff06079c
2023-05-03 05:35:12.251940 INFO  BF_MC Write LAG node at addr 0x6079 with id 255 and next node 0x607a 0x00ff_0607ac00ff06079c
2023-05-03 05:35:12.251951 INFO  BF_MC Write LAG node at addr 0x607a with id 255 and next node 0x607b 0x0000_00000000ff0607bc
2023-05-03 05:35:12.251962 INFO  BF_MC Write LAG node at addr 0x607b with id 255 and next node 0x607c 0x00ff_0607cc00ff0607bc
2023-05-03 05:35:12.251973 INFO  BF_MC Write LAG node at addr 0x607c with id 255 and next node 0x607d 0x0000_00000000ff0607dc
2023-05-03 05:35:12.251984 INFO  BF_MC Write LAG node at addr 0x607d with id 255 and next node 0x607e 0x00ff_0607ec00ff0607dc
2023-05-03 05:35:12.251995 INFO  BF_MC Write LAG node at addr 0x607e with id 255 and next node 0x607f 0x0000_00000000ff0607fc
2023-05-03 05:35:12.252007 INFO  BF_MC Write LAG node at addr 0x607f with id 255 and next node 0x6080 0x00ff_06080c00ff0607fc
2023-05-03 05:35:12.252018 INFO  BF_MC Write LAG node at addr 0x6080 with id 255 and next node 0x6081 0x0000_00000000ff06081c
2023-05-03 05:35:12.252029 INFO  BF_MC Write LAG node at addr 0x6081 with id 255 and next node 0x6082 0x00ff_06082c00ff06081c
2023-05-03 05:35:12.252040 INFO  BF_MC Write LAG node at addr 0x6082 with id 255 and next node 0x6083 0x0000_00000000ff06083c
2023-05-03 05:35:12.252051 INFO  BF_MC Write LAG node at addr 0x6083 with id 255 and next node 0x6084 0x00ff_06084c00ff06083c
2023-05-03 05:35:12.252062 INFO  BF_MC Write LAG node at addr 0x6084 with id 255 and next node 0x6085 0x0000_00000000ff06085c
2023-05-03 05:35:12.252074 INFO  BF_MC Write LAG node at addr 0x6085 with id 255 and next node 0x6086 0x00ff_06086c00ff06085c
2023-05-03 05:35:12.252085 INFO  BF_MC Write LAG node at addr 0x6086 with id 255 and next node 0x6087 0x0000_00000000ff06087c
2023-05-03 05:35:12.252100 INFO  BF_MC Write LAG node at addr 0x6087 with id 255 and next node 0x6088 0x00ff_06088c00ff06087c
2023-05-03 05:35:12.252112 INFO  BF_MC Write LAG node at addr 0x6088 with id 255 and next node 0x6089 0x0000_00000000ff06089c
2023-05-03 05:35:12.252124 INFO  BF_MC Write LAG node at addr 0x6089 with id 255 and next node 0x608a 0x00ff_0608ac00ff06089c
2023-05-03 05:35:12.252135 INFO  BF_MC Write LAG node at addr 0x608a with id 255 and next node 0x608b 0x0000_00000000ff0608bc
2023-05-03 05:35:12.252146 INFO  BF_MC Write LAG node at addr 0x608b with id 255 and next node 0x608c 0x00ff_0608cc00ff0608bc
2023-05-03 05:35:12.252172 INFO  BF_MC Write LAG node at addr 0x608c with id 255 and next node 0x608d 0x0000_00000000ff0608dc
2023-05-03 05:35:12.252183 INFO  BF_MC Write LAG node at addr 0x608d with id 255 and next node 0x608e 0x00ff_0608ec00ff0608dc
2023-05-03 05:35:12.252193 INFO  BF_MC Write LAG node at addr 0x608e with id 255 and next node 0x608f 0x0000_00000000ff0608fc
2023-05-03 05:35:12.252204 INFO  BF_MC Write LAG node at addr 0x608f with id 255 and next node 0x6090 0x00ff_06090c00ff0608fc
2023-05-03 05:35:12.252214 INFO  BF_MC Write LAG node at addr 0x6090 with id 255 and next node 0x6091 0x0000_00000000ff06091c
2023-05-03 05:35:12.252224 INFO  BF_MC Write LAG node at addr 0x6091 with id 255 and next node 0x6092 0x00ff_06092c00ff06091c
2023-05-03 05:35:12.252235 INFO  BF_MC Write LAG node at addr 0x6092 with id 255 and next node 0x6093 0x0000_00000000ff06093c
2023-05-03 05:35:12.252245 INFO  BF_MC Write LAG node at addr 0x6093 with id 255 and next node 0x6094 0x00ff_06094c00ff06093c
2023-05-03 05:35:12.252255 INFO  BF_MC Write LAG node at addr 0x6094 with id 255 and next node 0x6095 0x0000_00000000ff06095c
2023-05-03 05:35:12.252266 INFO  BF_MC Write LAG node at addr 0x6095 with id 255 and next node 0x6096 0x00ff_06096c00ff06095c
2023-05-03 05:35:12.252276 INFO  BF_MC Write LAG node at addr 0x6096 with id 255 and next node 0x6097 0x0000_00000000ff06097c
2023-05-03 05:35:12.252287 INFO  BF_MC Write LAG node at addr 0x6097 with id 255 and next node 0x6098 0x00ff_06098c00ff06097c
2023-05-03 05:35:12.252297 INFO  BF_MC Write LAG node at addr 0x6098 with id 255 and next node 0x6099 0x0000_00000000ff06099c
2023-05-03 05:35:12.252308 INFO  BF_MC Write LAG node at addr 0x6099 with id 255 and next node 0x609a 0x00ff_0609ac00ff06099c
2023-05-03 05:35:12.252318 INFO  BF_MC Write LAG node at addr 0x609a with id 255 and next node 0x609b 0x0000_00000000ff0609bc
2023-05-03 05:35:12.252328 INFO  BF_MC Write LAG node at addr 0x609b with id 255 and next node 0x609c 0x00ff_0609cc00ff0609bc
2023-05-03 05:35:12.252339 INFO  BF_MC Write LAG node at addr 0x609c with id 255 and next node 0x609d 0x0000_00000000ff0609dc
2023-05-03 05:35:12.252349 INFO  BF_MC Write LAG node at addr 0x609d with id 255 and next node 0x609e 0x00ff_0609ec00ff0609dc
2023-05-03 05:35:12.252359 INFO  BF_MC Write LAG node at addr 0x609e with id 255 and next node 0x609f 0x0000_00000000ff0609fc
2023-05-03 05:35:12.252370 INFO  BF_MC Write LAG node at addr 0x609f with id 255 and next node 0x60a0 0x00ff_060a0c00ff0609fc
2023-05-03 05:35:12.252380 INFO  BF_MC Write LAG node at addr 0x60a0 with id 255 and next node 0x60a1 0x0000_00000000ff060a1c
2023-05-03 05:35:12.252391 INFO  BF_MC Write LAG node at addr 0x60a1 with id 255 and next node 0x60a2 0x00ff_060a2c00ff060a1c
2023-05-03 05:35:12.252401 INFO  BF_MC Write LAG node at addr 0x60a2 with id 255 and next node 0x60a3 0x0000_00000000ff060a3c
2023-05-03 05:35:12.252411 INFO  BF_MC Write LAG node at addr 0x60a3 with id 255 and next node 0x60a4 0x00ff_060a4c00ff060a3c
2023-05-03 05:35:12.252422 INFO  BF_MC Write LAG node at addr 0x60a4 with id 255 and next node 0x60a5 0x0000_00000000ff060a5c
2023-05-03 05:35:12.252432 INFO  BF_MC Write LAG node at addr 0x60a5 with id 255 and next node 0x60a6 0x00ff_060a6c00ff060a5c
2023-05-03 05:35:12.252442 INFO  BF_MC Write LAG node at addr 0x60a6 with id 255 and next node 0x60a7 0x0000_00000000ff060a7c
2023-05-03 05:35:12.252456 INFO  BF_MC Write LAG node at addr 0x60a7 with id 255 and next node 0x60a8 0x00ff_060a8c00ff060a7c
2023-05-03 05:35:12.252467 INFO  BF_MC Write LAG node at addr 0x60a8 with id 255 and next node 0x60a9 0x0000_00000000ff060a9c
2023-05-03 05:35:12.252477 INFO  BF_MC Write LAG node at addr 0x60a9 with id 255 and next node 0x60aa 0x00ff_060aac00ff060a9c
2023-05-03 05:35:12.252488 INFO  BF_MC Write LAG node at addr 0x60aa with id 255 and next node 0x60ab 0x0000_00000000ff060abc
2023-05-03 05:35:12.252498 INFO  BF_MC Write LAG node at addr 0x60ab with id 255 and next node 0x60ac 0x00ff_060acc00ff060abc
2023-05-03 05:35:12.252513 INFO  BF_MC Write LAG node at addr 0x60ac with id 255 and next node 0x60ad 0x0000_00000000ff060adc
2023-05-03 05:35:12.252524 INFO  BF_MC Write LAG node at addr 0x60ad with id 255 and next node 0x60ae 0x00ff_060aec00ff060adc
2023-05-03 05:35:12.252534 INFO  BF_MC Write LAG node at addr 0x60ae with id 255 and next node 0x60af 0x0000_00000000ff060afc
2023-05-03 05:35:12.252544 INFO  BF_MC Write LAG node at addr 0x60af with id 255 and next node 0x60b0 0x00ff_060b0c00ff060afc
2023-05-03 05:35:12.252555 INFO  BF_MC Write LAG node at addr 0x60b0 with id 255 and next node 0x60b1 0x0000_00000000ff060b1c
2023-05-03 05:35:12.252565 INFO  BF_MC Write LAG node at addr 0x60b1 with id 255 and next node 0x60b2 0x00ff_060b2c00ff060b1c
2023-05-03 05:35:12.252576 INFO  BF_MC Write LAG node at addr 0x60b2 with id 255 and next node 0x60b3 0x0000_00000000ff060b3c
2023-05-03 05:35:12.252586 INFO  BF_MC Write LAG node at addr 0x60b3 with id 255 and next node 0x60b4 0x00ff_060b4c00ff060b3c
2023-05-03 05:35:12.252597 INFO  BF_MC Write LAG node at addr 0x60b4 with id 255 and next node 0x60b5 0x0000_00000000ff060b5c
2023-05-03 05:35:12.252607 INFO  BF_MC Write LAG node at addr 0x60b5 with id 255 and next node 0x60b6 0x00ff_060b6c00ff060b5c
2023-05-03 05:35:12.252617 INFO  BF_MC Write LAG node at addr 0x60b6 with id 255 and next node 0x60b7 0x0000_00000000ff060b7c
2023-05-03 05:35:12.252628 INFO  BF_MC Write LAG node at addr 0x60b7 with id 255 and next node 0x60b8 0x00ff_060b8c00ff060b7c
2023-05-03 05:35:12.252638 INFO  BF_MC Write LAG node at addr 0x60b8 with id 255 and next node 0x60b9 0x0000_00000000ff060b9c
2023-05-03 05:35:12.252648 INFO  BF_MC Write LAG node at addr 0x60b9 with id 255 and next node 0x60ba 0x00ff_060bac00ff060b9c
2023-05-03 05:35:12.252659 INFO  BF_MC Write LAG node at addr 0x60ba with id 255 and next node 0x60bb 0x0000_00000000ff060bbc
2023-05-03 05:35:12.252669 INFO  BF_MC Write LAG node at addr 0x60bb with id 255 and next node 0x60bc 0x00ff_060bcc00ff060bbc
2023-05-03 05:35:12.252679 INFO  BF_MC Write LAG node at addr 0x60bc with id 255 and next node 0x60bd 0x0000_00000000ff060bdc
2023-05-03 05:35:12.252690 INFO  BF_MC Write LAG node at addr 0x60bd with id 255 and next node 0x60be 0x00ff_060bec00ff060bdc
2023-05-03 05:35:12.252700 INFO  BF_MC Write LAG node at addr 0x60be with id 255 and next node 0x60bf 0x0000_00000000ff060bfc
2023-05-03 05:35:12.252711 INFO  BF_MC Write LAG node at addr 0x60bf with id 255 and next node 0x60c0 0x00ff_060c0c00ff060bfc
2023-05-03 05:35:12.252721 INFO  BF_MC Write LAG node at addr 0x60c0 with id 255 and next node 0x60c1 0x0000_00000000ff060c1c
2023-05-03 05:35:12.252731 INFO  BF_MC Write LAG node at addr 0x60c1 with id 255 and next node 0x60c2 0x00ff_060c2c00ff060c1c
2023-05-03 05:35:12.252742 INFO  BF_MC Write LAG node at addr 0x60c2 with id 255 and next node 0x60c3 0x0000_00000000ff060c3c
2023-05-03 05:35:12.252752 INFO  BF_MC Write LAG node at addr 0x60c3 with id 255 and next node 0x60c4 0x00ff_060c4c00ff060c3c
2023-05-03 05:35:12.252762 INFO  BF_MC Write LAG node at addr 0x60c4 with id 255 and next node 0x60c5 0x0000_00000000ff060c5c
2023-05-03 05:35:12.252773 INFO  BF_MC Write LAG node at addr 0x60c5 with id 255 and next node 0x60c6 0x00ff_060c6c00ff060c5c
2023-05-03 05:35:12.252783 INFO  BF_MC Write LAG node at addr 0x60c6 with id 255 and next node 0x60c7 0x0000_00000000ff060c7c
2023-05-03 05:35:12.252796 INFO  BF_MC Write LAG node at addr 0x60c7 with id 255 and next node 0x60c8 0x00ff_060c8c00ff060c7c
2023-05-03 05:35:12.252807 INFO  BF_MC Write LAG node at addr 0x60c8 with id 255 and next node 0x60c9 0x0000_00000000ff060c9c
2023-05-03 05:35:12.252817 INFO  BF_MC Write LAG node at addr 0x60c9 with id 255 and next node 0x60ca 0x00ff_060cac00ff060c9c
2023-05-03 05:35:12.252828 INFO  BF_MC Write LAG node at addr 0x60ca with id 255 and next node 0x60cb 0x0000_00000000ff060cbc
2023-05-03 05:35:12.252838 INFO  BF_MC Write LAG node at addr 0x60cb with id 255 and next node 0x60cc 0x00ff_060ccc00ff060cbc
2023-05-03 05:35:12.252848 INFO  BF_MC Write LAG node at addr 0x60cc with id 255 and next node 0x60cd 0x0000_00000000ff060cdc
2023-05-03 05:35:12.252863 INFO  BF_MC Write LAG node at addr 0x60cd with id 255 and next node 0x60ce 0x00ff_060cec00ff060cdc
2023-05-03 05:35:12.252874 INFO  BF_MC Write LAG node at addr 0x60ce with id 255 and next node 0x60cf 0x0000_00000000ff060cfc
2023-05-03 05:35:12.252884 INFO  BF_MC Write LAG node at addr 0x60cf with id 255 and next node 0x60d0 0x00ff_060d0c00ff060cfc
2023-05-03 05:35:12.252894 INFO  BF_MC Write LAG node at addr 0x60d0 with id 255 and next node 0x60d1 0x0000_00000000ff060d1c
2023-05-03 05:35:12.252905 INFO  BF_MC Write LAG node at addr 0x60d1 with id 255 and next node 0x60d2 0x00ff_060d2c00ff060d1c
2023-05-03 05:35:12.252915 INFO  BF_MC Write LAG node at addr 0x60d2 with id 255 and next node 0x60d3 0x0000_00000000ff060d3c
2023-05-03 05:35:12.252926 INFO  BF_MC Write LAG node at addr 0x60d3 with id 255 and next node 0x60d4 0x00ff_060d4c00ff060d3c
2023-05-03 05:35:12.252936 INFO  BF_MC Write LAG node at addr 0x60d4 with id 255 and next node 0x60d5 0x0000_00000000ff060d5c
2023-05-03 05:35:12.252946 INFO  BF_MC Write LAG node at addr 0x60d5 with id 255 and next node 0x60d6 0x00ff_060d6c00ff060d5c
2023-05-03 05:35:12.252957 INFO  BF_MC Write LAG node at addr 0x60d6 with id 255 and next node 0x60d7 0x0000_00000000ff060d7c
2023-05-03 05:35:12.252967 INFO  BF_MC Write LAG node at addr 0x60d7 with id 255 and next node 0x60d8 0x00ff_060d8c00ff060d7c
2023-05-03 05:35:12.252978 INFO  BF_MC Write LAG node at addr 0x60d8 with id 255 and next node 0x60d9 0x0000_00000000ff060d9c
2023-05-03 05:35:12.252988 INFO  BF_MC Write LAG node at addr 0x60d9 with id 255 and next node 0x60da 0x00ff_060dac00ff060d9c
2023-05-03 05:35:12.252998 INFO  BF_MC Write LAG node at addr 0x60da with id 255 and next node 0x60db 0x0000_00000000ff060dbc
2023-05-03 05:35:12.253009 INFO  BF_MC Write LAG node at addr 0x60db with id 255 and next node 0x60dc 0x00ff_060dcc00ff060dbc
2023-05-03 05:35:12.253019 INFO  BF_MC Write LAG node at addr 0x60dc with id 255 and next node 0x60dd 0x0000_00000000ff060ddc
2023-05-03 05:35:12.253029 INFO  BF_MC Write LAG node at addr 0x60dd with id 255 and next node 0x60de 0x00ff_060dec00ff060ddc
2023-05-03 05:35:12.253040 INFO  BF_MC Write LAG node at addr 0x60de with id 255 and next node 0x60df 0x0000_00000000ff060dfc
2023-05-03 05:35:12.253050 INFO  BF_MC Write LAG node at addr 0x60df with id 255 and next node 0x60e0 0x00ff_060e0c00ff060dfc
2023-05-03 05:35:12.253060 INFO  BF_MC Write LAG node at addr 0x60e0 with id 255 and next node 0x60e1 0x0000_00000000ff060e1c
2023-05-03 05:35:12.253071 INFO  BF_MC Write LAG node at addr 0x60e1 with id 255 and next node 0x60e2 0x00ff_060e2c00ff060e1c
2023-05-03 05:35:12.253081 INFO  BF_MC Write LAG node at addr 0x60e2 with id 255 and next node 0x60e3 0x0000_00000000ff060e3c
2023-05-03 05:35:12.253091 INFO  BF_MC Write LAG node at addr 0x60e3 with id 255 and next node 0x60e4 0x00ff_060e4c00ff060e3c
2023-05-03 05:35:12.253102 INFO  BF_MC Write LAG node at addr 0x60e4 with id 255 and next node 0x60e5 0x0000_00000000ff060e5c
2023-05-03 05:35:12.253112 INFO  BF_MC Write LAG node at addr 0x60e5 with id 255 and next node 0x60e6 0x00ff_060e6c00ff060e5c
2023-05-03 05:35:12.253122 INFO  BF_MC Write LAG node at addr 0x60e6 with id 255 and next node 0x60e7 0x0000_00000000ff060e7c
2023-05-03 05:35:12.253138 INFO  BF_MC Write LAG node at addr 0x60e7 with id 255 and next node 0x60e8 0x00ff_060e8c00ff060e7c
2023-05-03 05:35:12.253148 INFO  BF_MC Write LAG node at addr 0x60e8 with id 255 and next node 0x60e9 0x0000_00000000ff060e9c
2023-05-03 05:35:12.253159 INFO  BF_MC Write LAG node at addr 0x60e9 with id 255 and next node 0x60ea 0x00ff_060eac00ff060e9c
2023-05-03 05:35:12.253169 INFO  BF_MC Write LAG node at addr 0x60ea with id 255 and next node 0x60eb 0x0000_00000000ff060ebc
2023-05-03 05:35:12.253180 INFO  BF_MC Write LAG node at addr 0x60eb with id 255 and next node 0x60ec 0x00ff_060ecc00ff060ebc
2023-05-03 05:35:12.253190 INFO  BF_MC Write LAG node at addr 0x60ec with id 255 and next node 0x60ed 0x0000_00000000ff060edc
2023-05-03 05:35:12.253204 INFO  BF_MC Write LAG node at addr 0x60ed with id 255 and next node 0x60ee 0x00ff_060eec00ff060edc
2023-05-03 05:35:12.253215 INFO  BF_MC Write LAG node at addr 0x60ee with id 255 and next node 0x60ef 0x0000_00000000ff060efc
2023-05-03 05:35:12.253225 INFO  BF_MC Write LAG node at addr 0x60ef with id 255 and next node 0x60f0 0x00ff_060f0c00ff060efc
2023-05-03 05:35:12.253236 INFO  BF_MC Write LAG node at addr 0x60f0 with id 255 and next node 0x60f1 0x0000_00000000ff060f1c
2023-05-03 05:35:12.253246 INFO  BF_MC Write LAG node at addr 0x60f1 with id 255 and next node 0x60f2 0x00ff_060f2c00ff060f1c
2023-05-03 05:35:12.253257 INFO  BF_MC Write LAG node at addr 0x60f2 with id 255 and next node 0x60f3 0x0000_00000000ff060f3c
2023-05-03 05:35:12.253267 INFO  BF_MC Write LAG node at addr 0x60f3 with id 255 and next node 0x60f4 0x00ff_060f4c00ff060f3c
2023-05-03 05:35:12.253277 INFO  BF_MC Write LAG node at addr 0x60f4 with id 255 and next node 0x60f5 0x0000_00000000ff060f5c
2023-05-03 05:35:12.253288 INFO  BF_MC Write LAG node at addr 0x60f5 with id 255 and next node 0x60f6 0x00ff_060f6c00ff060f5c
2023-05-03 05:35:12.253298 INFO  BF_MC Write LAG node at addr 0x60f6 with id 255 and next node 0x60f7 0x0000_00000000ff060f7c
2023-05-03 05:35:12.253309 INFO  BF_MC Write LAG node at addr 0x60f7 with id 255 and next node 0x60f8 0x00ff_060f8c00ff060f7c
2023-05-03 05:35:12.253319 INFO  BF_MC Write LAG node at addr 0x60f8 with id 255 and next node 0x60f9 0x0000_00000000ff060f9c
2023-05-03 05:35:12.253329 INFO  BF_MC Write LAG node at addr 0x60f9 with id 255 and next node 0x60fa 0x00ff_060fac00ff060f9c
2023-05-03 05:35:12.253340 INFO  BF_MC Write LAG node at addr 0x60fa with id 255 and next node 0x60fb 0x0000_00000000ff060fbc
2023-05-03 05:35:12.253350 INFO  BF_MC Write LAG node at addr 0x60fb with id 255 and next node 0x60fc 0x00ff_060fcc00ff060fbc
2023-05-03 05:35:12.253361 INFO  BF_MC Write LAG node at addr 0x60fc with id 255 and next node 0x60fd 0x0000_00000000ff060fdc
2023-05-03 05:35:12.253371 INFO  BF_MC Write LAG node at addr 0x60fd with id 255 and next node 0x60fe 0x00ff_060fec00ff060fdc
2023-05-03 05:35:12.253381 INFO  BF_MC Write LAG node at addr 0x60fe with id 255 and next node 0x60ff 0x0000_00000000ff060ffc
2023-05-03 05:35:12.253392 INFO  BF_MC Write LAG node at addr 0x60ff with id 255 and next node 0x6100 0x00ff_06100c00ff060ffc
2023-05-03 05:35:12.253402 INFO  BF_MC Write LAG node at addr 0x6100 with id 255 and next node 0x6101 0x0000_00000000ff06101c
2023-05-03 05:35:12.253412 INFO  BF_MC Write LAG node at addr 0x6101 with id 255 and next node 0x6102 0x00ff_06102c00ff06101c
2023-05-03 05:35:12.253423 INFO  BF_MC Write LAG node at addr 0x6102 with id 255 and next node 0x6103 0x0000_00000000ff06103c
2023-05-03 05:35:12.253433 INFO  BF_MC Write LAG node at addr 0x6103 with id 255 and next node 0 0x00ff_00000c00ff06103c
2023-05-03 05:35:12.253448 INFO  BF_MC Allocated RDM addresses 0x71e0 - 0x71ff
2023-05-03 05:35:12.253460 INFO  BF_MC Write L1End node at addr 0x71e0, rid 0, l2 0x6101
2023-05-03 05:35:12.253470 INFO  BF_MC Write L1End node at addr 0x71e1, rid 0, l2 0x6100
2023-05-03 05:35:12.253483 INFO  BF_MC Write L1End node at addr 0x71e2, rid 0, l2 0x60ff
2023-05-03 05:35:12.253494 INFO  BF_MC Write L1End node at addr 0x71e3, rid 0, l2 0x60fe
2023-05-03 05:35:12.253504 INFO  BF_MC Write L1End node at addr 0x71e4, rid 0, l2 0x60fd
2023-05-03 05:35:12.253514 INFO  BF_MC Write L1End node at addr 0x71e5, rid 0, l2 0x60fc
2023-05-03 05:35:12.253524 INFO  BF_MC Write L1End node at addr 0x71e6, rid 0, l2 0x60fb
2023-05-03 05:35:12.253534 INFO  BF_MC Write L1End node at addr 0x71e7, rid 0, l2 0x60fa
2023-05-03 05:35:12.253544 INFO  BF_MC Write L1End node at addr 0x71e8, rid 0, l2 0x60f8
2023-05-03 05:35:12.253554 INFO  BF_MC Write L1End node at addr 0x71e9, rid 0, l2 0x60f6
2023-05-03 05:35:12.253564 INFO  BF_MC Write L1End node at addr 0x71ea, rid 0, l2 0x60f4
2023-05-03 05:35:12.253575 INFO  BF_MC Write L1End node at addr 0x71eb, rid 0, l2 0x60f2
2023-05-03 05:35:12.253585 INFO  BF_MC Write L1End node at addr 0x71ec, rid 0, l2 0x60f0
2023-05-03 05:35:12.253599 INFO  BF_MC Write L1End node at addr 0x71ed, rid 0, l2 0x60ee
2023-05-03 05:35:12.253610 INFO  BF_MC Write L1End node at addr 0x71ee, rid 0, l2 0x60ec
2023-05-03 05:35:12.253620 INFO  BF_MC Write L1End node at addr 0x71ef, rid 0, l2 0x60ea
2023-05-03 05:35:12.253630 INFO  BF_MC Write L1End node at addr 0x71f0, rid 0, l2 0x60e8
2023-05-03 05:35:12.253640 INFO  BF_MC Write L1End node at addr 0x71f1, rid 0, l2 0x60e6
2023-05-03 05:35:12.253650 INFO  BF_MC Write L1End node at addr 0x71f2, rid 0, l2 0x60e4
2023-05-03 05:35:12.253660 INFO  BF_MC Write L1End node at addr 0x71f3, rid 0, l2 0x60e0
2023-05-03 05:35:12.253670 INFO  BF_MC Write L1End node at addr 0x71f4, rid 0, l2 0x60dc
2023-05-03 05:35:12.253681 INFO  BF_MC Write L1End node at addr 0x71f5, rid 0, l2 0x60d8
2023-05-03 05:35:12.253691 INFO  BF_MC Write L1End node at addr 0x71f6, rid 0, l2 0x60d4
2023-05-03 05:35:12.253701 INFO  BF_MC Write L1End node at addr 0x71f7, rid 0, l2 0x60cc
2023-05-03 05:35:12.253711 INFO  BF_MC Write L1End node at addr 0x71f8, rid 0, l2 0x60c4
2023-05-03 05:35:12.253721 INFO  BF_MC Write L1End node at addr 0x71f9, rid 0, l2 0x60bc
2023-05-03 05:35:12.253731 INFO  BF_MC Write L1End node at addr 0x71fa, rid 0, l2 0x60a0
2023-05-03 05:35:12.253741 INFO  BF_MC Write L1End node at addr 0x71fb, rid 0, l2 0x6087
2023-05-03 05:35:12.253751 INFO  BF_MC Write L1End node at addr 0x71fc, rid 0, l2 0x606e
2023-05-03 05:35:12.253762 INFO  BF_MC Write L1End node at addr 0x71fd, rid 0, l2 0x6055
2023-05-03 05:35:12.253772 INFO  BF_MC Write L1End node at addr 0x71fe, rid 0, l2 0x603c
2023-05-03 05:35:12.253782 INFO  BF_MC Write L1End node at addr 0x71ff, rid 0, l2 0x6000
2023-05-03 05:35:12.336258 INFO  BF_MC mc_mgr_add_device: Device 0 add successful.
2023-05-03 05:35:12.337477 INFO  BF_TM New device discovered... start TM init
2023-05-03 05:35:12.337535 INFO  BF_TM bf_tm_tofino_cfg: Tofino SKU is 2
2023-05-03 05:35:12.337547 INFO  BF_TM bf_tm_tofino_cfg: Tofino TM total cells - 266240
2023-05-03 05:35:12.337582 INFO  BF_TM PPG Structures initialized
2023-05-03 05:35:12.337856 INFO  BF_TM TM on device 0 is ready for hw configurations
2023-05-03 05:35:12.337875 INFO  BF_TM TM: set clock speed to 1220000000 for dev 0
2023-05-03 05:35:12.337886 INFO  BF_TM TM: set chip part revision number, dev 0, part rev 1
2023-05-03 05:35:12.337896 INFO  BF_TM TM: device 0, device type set to ASIC
2023-05-03 05:35:12.337907 INFO  BF_TM TM: Configuring Tofino TM with default setting
2023-05-03 05:35:12.337918 INFO  BF_TM TM: Cells for 2 pkts - 40
2023-05-03 05:35:12.337928 INFO  BF_TM TM: Ingress Default PPG GMin limit - 40
2023-05-03 05:35:12.337938 INFO  BF_TM TM: Ingress PPG base limit in pool0 - 305
2023-05-03 05:35:12.337947 INFO  BF_TM TM: Ingress PPG GMin pool size - 11680
2023-05-03 05:35:12.337957 INFO  BF_TM TM: Ingress AP pool0 size - 89260
2023-05-03 05:35:12.337967 INFO  BF_TM TM: Ingress Skid pool size - 0
2023-05-03 05:35:12.337976 INFO  BF_TM TM: Ingress Mirror pool size - 1460
2023-05-03 05:35:12.337985 INFO  BF_TM TM: Egress Q GMin limit - 20
2023-05-03 05:35:12.337995 INFO  BF_TM TM: Egress Q base limit in AP pool0 - 13
2023-05-03 05:35:12.338005 INFO  BF_TM TM: Egress Q GMin pool size - 46080
2023-05-03 05:35:12.338014 INFO  BF_TM TM: Egress AP pool0 size - 30284
2023-05-03 05:35:12.338024 INFO  BF_TM TM: Egress AP pool3 size reserved for MC PRE FIFO - 12288
2023-05-03 05:35:12.338033 INFO  BF_TM TM: Egress Mirror pool size - 1460
2023-05-03 05:35:12.338043 INFO  BF_TM TM: Egress UC CT size  - 4096
2023-05-03 05:35:12.338052 INFO  BF_TM TM: Egress MC CT size  - 8192
2023-05-03 05:35:12.338075 INFO  BF_TM CAA block Ready Status = 0x3ffffff
2023-05-03 05:35:12.338086 INFO  BF_TM CAA block Ready
2023-05-03 05:35:12.338097 INFO  BF_TM CLC.CLM block Ready Status = 0xfffffff
2023-05-03 05:35:12.338107 INFO  BF_TM CLC.CLM block Ready
2023-05-03 05:35:12.338118 INFO  BF_TM QLC block[0] Ready Status = 0xffffffff
2023-05-03 05:35:12.338129 INFO  BF_TM QLC block[1] Ready Status = 0xf
2023-05-03 05:35:12.338139 INFO  BF_TM QLC block Ready
2023-05-03 05:35:12.338161 INFO  BF_TM PSC block Ready Status = 0xffffffff
2023-05-03 05:35:12.338171 INFO  BF_TM PSC block Ready
2023-05-03 05:35:12.338186 INFO  BF_TM Wac Mem init Done Status = 0x1
2023-05-03 05:35:12.338196 INFO  BF_TM Wac Mem init Complete 
2023-05-03 05:35:12.338207 INFO  BF_TM Qac Mem init Done Status = 0x1
2023-05-03 05:35:12.338216 INFO  BF_TM Qac Mem init Complete 
2023-05-03 05:35:12.338226 INFO  BF_TM SCH Mem init Complete 
2023-05-03 05:35:12.338236 INFO  BF_TM PRC Map Mem init done status = 0x1
2023-05-03 05:35:12.338246 INFO  BF_TM PRC Map Mem init Complete 
2023-05-03 05:35:12.338299 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ig_pool: Set default values for Ingress Pools
2023-05-03 05:35:12.338332 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338344 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338353 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338363 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338373 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338382 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338392 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338402 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 05:35:12.338421 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ppg: Set default values for PPGs
2023-05-03 05:35:12.338628 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[0]=0x4
2023-05-03 05:35:12.338644 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[1]=0x4
2023-05-03 05:35:12.338656 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[2]=0x4
2023-05-03 05:35:12.338667 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[3]=0x4
2023-05-03 05:35:12.338678 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[4]=0x4
2023-05-03 05:35:12.338689 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[5]=0x4
2023-05-03 05:35:12.338700 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[6]=0x4
2023-05-03 05:35:12.338711 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[7]=0x4
2023-05-03 05:35:12.338722 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[8]=0x4
2023-05-03 05:35:12.338733 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[9]=0x4
2023-05-03 05:35:12.338744 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[10]=0x4
2023-05-03 05:35:12.338756 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[11]=0x4
2023-05-03 05:35:12.338767 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[12]=0x4
2023-05-03 05:35:12.338778 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[13]=0x4
2023-05-03 05:35:12.338789 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[14]=0x4
2023-05-03 05:35:12.338800 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[15]=0x4
2023-05-03 05:35:12.338811 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[16]=0x4
2023-05-03 05:35:12.338822 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[17]=0x4
2023-05-03 05:35:12.338833 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[18]=0x4
2023-05-03 05:35:12.338844 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[19]=0x4
2023-05-03 05:35:12.338855 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[20]=0x4
2023-05-03 05:35:12.338867 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[21]=0x4
2023-05-03 05:35:12.338878 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[22]=0x4
2023-05-03 05:35:12.338895 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[23]=0x4
2023-05-03 05:35:12.338906 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[24]=0x4
2023-05-03 05:35:12.338917 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[25]=0x4
2023-05-03 05:35:12.338928 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[26]=0x4
2023-05-03 05:35:12.338939 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[27]=0x4
2023-05-03 05:35:12.338950 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[28]=0x4
2023-05-03 05:35:12.338961 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[29]=0x4
2023-05-03 05:35:12.338972 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[30]=0x4
2023-05-03 05:35:12.338984 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[31]=0x4
2023-05-03 05:35:12.338993 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 WAC 1 hyst items
2023-05-03 05:35:12.339005 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[0]=0x4
2023-05-03 05:35:12.339016 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[1]=0x4
2023-05-03 05:35:12.339027 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[2]=0x4
2023-05-03 05:35:12.339038 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[3]=0x4
2023-05-03 05:35:12.339049 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[4]=0x4
2023-05-03 05:35:12.339061 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[5]=0x4
2023-05-03 05:35:12.339072 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[6]=0x4
2023-05-03 05:35:12.339083 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[7]=0x4
2023-05-03 05:35:12.339094 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[8]=0x4
2023-05-03 05:35:12.339105 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[9]=0x4
2023-05-03 05:35:12.339116 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[10]=0x4
2023-05-03 05:35:12.339127 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[11]=0x4
2023-05-03 05:35:12.339138 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[12]=0x4
2023-05-03 05:35:12.339149 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[13]=0x4
2023-05-03 05:35:12.339161 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[14]=0x4
2023-05-03 05:35:12.339172 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[15]=0x4
2023-05-03 05:35:12.339183 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[16]=0x4
2023-05-03 05:35:12.339194 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[17]=0x4
2023-05-03 05:35:12.339205 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[18]=0x4
2023-05-03 05:35:12.339216 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[19]=0x4
2023-05-03 05:35:12.339227 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[20]=0x4
2023-05-03 05:35:12.339238 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[21]=0x4
2023-05-03 05:35:12.339249 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[22]=0x4
2023-05-03 05:35:12.339260 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[23]=0x4
2023-05-03 05:35:12.339271 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[24]=0x4
2023-05-03 05:35:12.339282 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[25]=0x4
2023-05-03 05:35:12.339293 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[26]=0x4
2023-05-03 05:35:12.339304 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[27]=0x4
2023-05-03 05:35:12.339315 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[28]=0x4
2023-05-03 05:35:12.339326 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[29]=0x4
2023-05-03 05:35:12.339338 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[30]=0x4
2023-05-03 05:35:12.339349 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[31]=0x4
2023-05-03 05:35:12.339358 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 WAC 1 hyst items
2023-05-03 05:35:12.341384 INFO  BF_TM TM: bf_tm_tofino_set_egress_tm_default: Set default values for egress TM
2023-05-03 05:35:12.341426 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[0]=0x4
2023-05-03 05:35:12.341439 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[1]=0x4
2023-05-03 05:35:12.341450 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[2]=0x4
2023-05-03 05:35:12.341468 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[3]=0x4
2023-05-03 05:35:12.341480 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[4]=0x4
2023-05-03 05:35:12.341491 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[5]=0x4
2023-05-03 05:35:12.341502 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[6]=0x4
2023-05-03 05:35:12.341513 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[7]=0x4
2023-05-03 05:35:12.341524 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[8]=0x4
2023-05-03 05:35:12.341535 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[9]=0x4
2023-05-03 05:35:12.341546 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[10]=0x4
2023-05-03 05:35:12.341558 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[11]=0x4
2023-05-03 05:35:12.341569 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[12]=0x4
2023-05-03 05:35:12.341580 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[13]=0x4
2023-05-03 05:35:12.341591 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[14]=0x4
2023-05-03 05:35:12.341602 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[15]=0x4
2023-05-03 05:35:12.341613 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[16]=0x4
2023-05-03 05:35:12.341624 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[17]=0x4
2023-05-03 05:35:12.341635 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[18]=0x4
2023-05-03 05:35:12.341646 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[19]=0x4
2023-05-03 05:35:12.341657 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[20]=0x4
2023-05-03 05:35:12.341668 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[21]=0x4
2023-05-03 05:35:12.341679 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[22]=0x4
2023-05-03 05:35:12.341690 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[23]=0x4
2023-05-03 05:35:12.341701 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[24]=0x4
2023-05-03 05:35:12.341712 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[25]=0x4
2023-05-03 05:35:12.341723 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[26]=0x4
2023-05-03 05:35:12.341734 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[27]=0x4
2023-05-03 05:35:12.341745 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[28]=0x4
2023-05-03 05:35:12.341756 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[29]=0x4
2023-05-03 05:35:12.341767 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[30]=0x4
2023-05-03 05:35:12.341778 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[31]=0x4
2023-05-03 05:35:12.341788 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 QAC 1 hyst items
2023-05-03 05:35:12.341799 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[0]=0x4
2023-05-03 05:35:12.341811 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[1]=0x4
2023-05-03 05:35:12.341822 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[2]=0x4
2023-05-03 05:35:12.341833 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[3]=0x4
2023-05-03 05:35:12.341844 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[4]=0x4
2023-05-03 05:35:12.341855 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[5]=0x4
2023-05-03 05:35:12.341866 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[6]=0x4
2023-05-03 05:35:12.341877 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[7]=0x4
2023-05-03 05:35:12.341888 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[8]=0x4
2023-05-03 05:35:12.341899 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[9]=0x4
2023-05-03 05:35:12.341910 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[10]=0x4
2023-05-03 05:35:12.341922 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[11]=0x4
2023-05-03 05:35:12.341933 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[12]=0x4
2023-05-03 05:35:12.341944 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[13]=0x4
2023-05-03 05:35:12.341955 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[14]=0x4
2023-05-03 05:35:12.341966 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[15]=0x4
2023-05-03 05:35:12.341977 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[16]=0x4
2023-05-03 05:35:12.341992 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[17]=0x4
2023-05-03 05:35:12.342003 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[18]=0x4
2023-05-03 05:35:12.342014 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[19]=0x4
2023-05-03 05:35:12.342026 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[20]=0x4
2023-05-03 05:35:12.342037 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[21]=0x4
2023-05-03 05:35:12.342048 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[22]=0x4
2023-05-03 05:35:12.342059 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[23]=0x4
2023-05-03 05:35:12.342070 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[24]=0x4
2023-05-03 05:35:12.342081 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[25]=0x4
2023-05-03 05:35:12.342092 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[26]=0x4
2023-05-03 05:35:12.342103 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[27]=0x4
2023-05-03 05:35:12.342114 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[28]=0x4
2023-05-03 05:35:12.342125 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[29]=0x4
2023-05-03 05:35:12.342136 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[30]=0x4
2023-05-03 05:35:12.342147 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[31]=0x4
2023-05-03 05:35:12.342157 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 QAC 1 hyst items
2023-05-03 05:35:12.343552 INFO  BF_TM TM: bf_tm_tofino_set_default_for_eg_pool: Set default values for egress Pools
2023-05-03 05:35:12.343574 INFO  BF_TM TM: bf_tm_tofino_set_default_for_q: Set default values for egress queues
2023-05-03 05:35:12.348369 INFO  BF_TM TM: bf_tm_tofino_set_default_for_port: Set default values for egress ports
2023-05-03 05:35:12.348393 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348406 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348417 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348428 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348438 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348449 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348460 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348471 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348481 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348492 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348502 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348513 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348524 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348534 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348545 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348555 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348566 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348583 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348594 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348604 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348615 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348625 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348636 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348647 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348657 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348668 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348679 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348689 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348700 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348711 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348721 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348732 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348743 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348753 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348764 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348775 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348786 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348796 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348807 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348818 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348828 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348839 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348850 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348861 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348872 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348887 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348898 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348909 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348920 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348930 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348941 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348952 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348962 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348973 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348984 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.348994 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349005 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349015 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349026 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349037 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349047 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349058 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349068 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349079 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349089 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349100 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349111 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349121 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349132 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349142 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349153 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349164 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349175 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349185 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349200 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349211 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349222 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349232 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349243 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349254 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349264 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349275 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349286 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349296 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349307 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349317 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349328 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349339 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349349 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349360 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349370 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349381 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349391 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349402 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349412 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349423 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349433 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349444 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349455 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349465 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349476 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349487 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349498 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349512 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349523 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349534 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349544 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349555 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349565 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349576 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349587 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349598 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349608 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349619 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349630 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349640 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349651 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349661 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349672 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349683 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349694 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349704 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349715 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349726 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349736 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349747 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349758 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349768 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349779 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349790 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349801 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349816 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349827 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349837 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349848 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349859 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349869 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349880 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349891 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349901 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349912 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349923 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349933 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.349944 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 05:35:12.350052 INFO  BF_TM TM on device 0 start interrupt processing
2023-05-03 05:35:12.350292 DEBUG BF_TM TM: tm_start_cached_counters_timer:711 counter TIMER_START running dev 0 timer state 1
2023-05-03 05:35:12.350315 INFO  BF_TM TM on device 0 successfully initialized and configured
2023-05-03 05:35:12.350378 DEBUG BF_PM pm_pltfm_port_info_get:1164 dev : 0 : port : 1/0 (d_p=132) added to bf_pm_port_map_db
2023-05-03 05:35:12.350392 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/0
2023-05-03 05:35:12.350430 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/0 (d_p=133) added to bf_pm_port_map_db
2023-05-03 05:35:12.350442 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/1
2023-05-03 05:35:12.350466 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/2 (d_p=134) added to bf_pm_port_map_db
2023-05-03 05:35:12.350477 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/2
2023-05-03 05:35:12.350500 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/3 (d_p=135) added to bf_pm_port_map_db
2023-05-03 05:35:12.350511 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/3
2023-05-03 05:35:12.350542 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/0 (d_p=140) added to bf_pm_port_map_db
2023-05-03 05:35:12.350553 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/0
2023-05-03 05:35:12.350576 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/1 (d_p=141) added to bf_pm_port_map_db
2023-05-03 05:35:12.350587 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/1
2023-05-03 05:35:12.350610 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/2 (d_p=142) added to bf_pm_port_map_db
2023-05-03 05:35:12.350621 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/2
2023-05-03 05:35:12.350645 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/3 (d_p=143) added to bf_pm_port_map_db
2023-05-03 05:35:12.350655 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/3
2023-05-03 05:35:12.350687 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/0 (d_p=148) added to bf_pm_port_map_db
2023-05-03 05:35:12.350699 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/0
2023-05-03 05:35:12.350722 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/1 (d_p=149) added to bf_pm_port_map_db
2023-05-03 05:35:12.350733 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/1
2023-05-03 05:35:12.350757 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/2 (d_p=150) added to bf_pm_port_map_db
2023-05-03 05:35:12.350767 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/2
2023-05-03 05:35:12.350795 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/3 (d_p=151) added to bf_pm_port_map_db
2023-05-03 05:35:12.350806 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/3
2023-05-03 05:35:12.350830 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/0 (d_p=156) added to bf_pm_port_map_db
2023-05-03 05:35:12.350841 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/0
2023-05-03 05:35:12.350864 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/1 (d_p=157) added to bf_pm_port_map_db
2023-05-03 05:35:12.350875 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/1
2023-05-03 05:35:12.350899 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/2 (d_p=158) added to bf_pm_port_map_db
2023-05-03 05:35:12.350909 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/2
2023-05-03 05:35:12.350944 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/3 (d_p=159) added to bf_pm_port_map_db
2023-05-03 05:35:12.350956 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/3
2023-05-03 05:35:12.350980 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/0 (d_p=164) added to bf_pm_port_map_db
2023-05-03 05:35:12.350991 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/0
2023-05-03 05:35:12.351015 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/1 (d_p=165) added to bf_pm_port_map_db
2023-05-03 05:35:12.351025 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/1
2023-05-03 05:35:12.351049 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/2 (d_p=166) added to bf_pm_port_map_db
2023-05-03 05:35:12.351060 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/2
2023-05-03 05:35:12.351086 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/3 (d_p=167) added to bf_pm_port_map_db
2023-05-03 05:35:12.351097 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/3
2023-05-03 05:35:12.351125 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/0 (d_p=172) added to bf_pm_port_map_db
2023-05-03 05:35:12.351137 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/0
2023-05-03 05:35:12.351160 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/1 (d_p=173) added to bf_pm_port_map_db
2023-05-03 05:35:12.351171 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/1
2023-05-03 05:35:12.351197 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/2 (d_p=174) added to bf_pm_port_map_db
2023-05-03 05:35:12.351208 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/2
2023-05-03 05:35:12.351232 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/3 (d_p=175) added to bf_pm_port_map_db
2023-05-03 05:35:12.351243 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/3
2023-05-03 05:35:12.351267 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/0 (d_p=180) added to bf_pm_port_map_db
2023-05-03 05:35:12.351283 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/0
2023-05-03 05:35:12.351307 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/1 (d_p=181) added to bf_pm_port_map_db
2023-05-03 05:35:12.351318 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/1
2023-05-03 05:35:12.351345 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/2 (d_p=182) added to bf_pm_port_map_db
2023-05-03 05:35:12.351356 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/2
2023-05-03 05:35:12.351379 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/3 (d_p=183) added to bf_pm_port_map_db
2023-05-03 05:35:12.351390 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/3
2023-05-03 05:35:12.351414 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/0 (d_p=188) added to bf_pm_port_map_db
2023-05-03 05:35:12.351425 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/0
2023-05-03 05:35:12.351448 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/1 (d_p=189) added to bf_pm_port_map_db
2023-05-03 05:35:12.351459 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/1
2023-05-03 05:35:12.351485 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/2 (d_p=190) added to bf_pm_port_map_db
2023-05-03 05:35:12.351496 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/2
2023-05-03 05:35:12.351530 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/3 (d_p=191) added to bf_pm_port_map_db
2023-05-03 05:35:12.351541 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/3
2023-05-03 05:35:12.351566 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/0 (d_p=56) added to bf_pm_port_map_db
2023-05-03 05:35:12.351577 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/0
2023-05-03 05:35:12.351603 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/1 (d_p=57) added to bf_pm_port_map_db
2023-05-03 05:35:12.351614 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/1
2023-05-03 05:35:12.351644 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/2 (d_p=58) added to bf_pm_port_map_db
2023-05-03 05:35:12.351656 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/2
2023-05-03 05:35:12.351685 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/3 (d_p=59) added to bf_pm_port_map_db
2023-05-03 05:35:12.351696 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/3
2023-05-03 05:35:12.351725 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/0 (d_p=48) added to bf_pm_port_map_db
2023-05-03 05:35:12.351737 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/0
2023-05-03 05:35:12.351763 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/1 (d_p=49) added to bf_pm_port_map_db
2023-05-03 05:35:12.351774 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/1
2023-05-03 05:35:12.351798 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/2 (d_p=50) added to bf_pm_port_map_db
2023-05-03 05:35:12.351809 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/2
2023-05-03 05:35:12.351836 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/3 (d_p=51) added to bf_pm_port_map_db
2023-05-03 05:35:12.351848 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/3
2023-05-03 05:35:12.351871 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/0 (d_p=40) added to bf_pm_port_map_db
2023-05-03 05:35:12.351882 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/0
2023-05-03 05:35:12.351908 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/1 (d_p=41) added to bf_pm_port_map_db
2023-05-03 05:35:12.351924 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/1
2023-05-03 05:35:12.351952 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/2 (d_p=42) added to bf_pm_port_map_db
2023-05-03 05:35:12.351963 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/2
2023-05-03 05:35:12.351987 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/3 (d_p=43) added to bf_pm_port_map_db
2023-05-03 05:35:12.351998 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/3
2023-05-03 05:35:12.352024 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/0 (d_p=32) added to bf_pm_port_map_db
2023-05-03 05:35:12.352036 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/0
2023-05-03 05:35:12.352059 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/1 (d_p=33) added to bf_pm_port_map_db
2023-05-03 05:35:12.352070 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/1
2023-05-03 05:35:12.352098 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/2 (d_p=34) added to bf_pm_port_map_db
2023-05-03 05:35:12.352109 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/2
2023-05-03 05:35:12.352133 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/3 (d_p=35) added to bf_pm_port_map_db
2023-05-03 05:35:12.352144 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/3
2023-05-03 05:35:12.352179 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/0 (d_p=24) added to bf_pm_port_map_db
2023-05-03 05:35:12.352190 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/0
2023-05-03 05:35:12.352214 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/1 (d_p=25) added to bf_pm_port_map_db
2023-05-03 05:35:12.352225 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/1
2023-05-03 05:35:12.352252 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/2 (d_p=26) added to bf_pm_port_map_db
2023-05-03 05:35:12.352263 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/2
2023-05-03 05:35:12.352293 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/3 (d_p=27) added to bf_pm_port_map_db
2023-05-03 05:35:12.352305 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/3
2023-05-03 05:35:12.352331 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/0 (d_p=16) added to bf_pm_port_map_db
2023-05-03 05:35:12.352343 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/0
2023-05-03 05:35:12.352366 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/1 (d_p=17) added to bf_pm_port_map_db
2023-05-03 05:35:12.352377 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/1
2023-05-03 05:35:12.352403 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/2 (d_p=18) added to bf_pm_port_map_db
2023-05-03 05:35:12.352414 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/2
2023-05-03 05:35:12.352441 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/3 (d_p=19) added to bf_pm_port_map_db
2023-05-03 05:35:12.352451 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/3
2023-05-03 05:35:12.352475 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/0 (d_p=8) added to bf_pm_port_map_db
2023-05-03 05:35:12.352486 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/0
2023-05-03 05:35:12.352509 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/1 (d_p=9) added to bf_pm_port_map_db
2023-05-03 05:35:12.352520 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/1
2023-05-03 05:35:12.352549 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/2 (d_p=10) added to bf_pm_port_map_db
2023-05-03 05:35:12.352560 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/2
2023-05-03 05:35:12.352586 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/3 (d_p=11) added to bf_pm_port_map_db
2023-05-03 05:35:12.352597 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/3
2023-05-03 05:35:12.352624 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/0 (d_p=0) added to bf_pm_port_map_db
2023-05-03 05:35:12.352635 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/0
2023-05-03 05:35:12.352659 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/1 (d_p=1) added to bf_pm_port_map_db
2023-05-03 05:35:12.352670 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/1
2023-05-03 05:35:12.352694 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/2 (d_p=2) added to bf_pm_port_map_db
2023-05-03 05:35:12.352705 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/2
2023-05-03 05:35:12.352731 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/3 (d_p=3) added to bf_pm_port_map_db
2023-05-03 05:35:12.352742 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/3
2023-05-03 05:35:12.352766 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/0 (d_p=4) added to bf_pm_port_map_db
2023-05-03 05:35:12.352776 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/0
2023-05-03 05:35:12.352800 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/1 (d_p=5) added to bf_pm_port_map_db
2023-05-03 05:35:12.352811 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/1
2023-05-03 05:35:12.352841 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/2 (d_p=6) added to bf_pm_port_map_db
2023-05-03 05:35:12.352853 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/2
2023-05-03 05:35:12.352878 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/3 (d_p=7) added to bf_pm_port_map_db
2023-05-03 05:35:12.352890 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/3
2023-05-03 05:35:12.352914 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/0 (d_p=12) added to bf_pm_port_map_db
2023-05-03 05:35:12.352925 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/0
2023-05-03 05:35:12.352950 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/1 (d_p=13) added to bf_pm_port_map_db
2023-05-03 05:35:12.352961 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/1
2023-05-03 05:35:12.352987 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/2 (d_p=14) added to bf_pm_port_map_db
2023-05-03 05:35:12.352998 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/2
2023-05-03 05:35:12.353021 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/3 (d_p=15) added to bf_pm_port_map_db
2023-05-03 05:35:12.353032 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/3
2023-05-03 05:35:12.353056 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/0 (d_p=20) added to bf_pm_port_map_db
2023-05-03 05:35:12.353067 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/0
2023-05-03 05:35:12.353092 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/1 (d_p=21) added to bf_pm_port_map_db
2023-05-03 05:35:12.353103 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/1
2023-05-03 05:35:12.353129 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/2 (d_p=22) added to bf_pm_port_map_db
2023-05-03 05:35:12.353140 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/2
2023-05-03 05:35:12.353168 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/3 (d_p=23) added to bf_pm_port_map_db
2023-05-03 05:35:12.353180 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/3
2023-05-03 05:35:12.353203 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/0 (d_p=28) added to bf_pm_port_map_db
2023-05-03 05:35:12.353214 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/0
2023-05-03 05:35:12.353240 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/1 (d_p=29) added to bf_pm_port_map_db
2023-05-03 05:35:12.353251 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/1
2023-05-03 05:35:12.353275 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/2 (d_p=30) added to bf_pm_port_map_db
2023-05-03 05:35:12.353285 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/2
2023-05-03 05:35:12.353316 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/3 (d_p=31) added to bf_pm_port_map_db
2023-05-03 05:35:12.353328 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/3
2023-05-03 05:35:12.353352 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/0 (d_p=36) added to bf_pm_port_map_db
2023-05-03 05:35:12.353364 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/0
2023-05-03 05:35:12.353394 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/1 (d_p=37) added to bf_pm_port_map_db
2023-05-03 05:35:12.353405 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/1
2023-05-03 05:35:12.353429 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/2 (d_p=38) added to bf_pm_port_map_db
2023-05-03 05:35:12.353440 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/2
2023-05-03 05:35:12.353464 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/3 (d_p=39) added to bf_pm_port_map_db
2023-05-03 05:35:12.353475 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/3
2023-05-03 05:35:12.353500 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/0 (d_p=44) added to bf_pm_port_map_db
2023-05-03 05:35:12.353510 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/0
2023-05-03 05:35:12.353537 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/1 (d_p=45) added to bf_pm_port_map_db
2023-05-03 05:35:12.353548 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/1
2023-05-03 05:35:12.353572 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/2 (d_p=46) added to bf_pm_port_map_db
2023-05-03 05:35:12.353583 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/2
2023-05-03 05:35:12.353607 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/3 (d_p=47) added to bf_pm_port_map_db
2023-05-03 05:35:12.353618 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/3
2023-05-03 05:35:12.353641 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/0 (d_p=52) added to bf_pm_port_map_db
2023-05-03 05:35:12.353652 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/0
2023-05-03 05:35:12.353678 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/1 (d_p=53) added to bf_pm_port_map_db
2023-05-03 05:35:12.353689 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/1
2023-05-03 05:35:12.353713 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/2 (d_p=54) added to bf_pm_port_map_db
2023-05-03 05:35:12.353724 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/2
2023-05-03 05:35:12.353748 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/3 (d_p=55) added to bf_pm_port_map_db
2023-05-03 05:35:12.353764 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/3
2023-05-03 05:35:12.353791 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/0 (d_p=60) added to bf_pm_port_map_db
2023-05-03 05:35:12.353802 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/0
2023-05-03 05:35:12.353827 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/1 (d_p=61) added to bf_pm_port_map_db
2023-05-03 05:35:12.353838 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/1
2023-05-03 05:35:12.353862 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/2 (d_p=62) added to bf_pm_port_map_db
2023-05-03 05:35:12.353873 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/2
2023-05-03 05:35:12.353897 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/3 (d_p=63) added to bf_pm_port_map_db
2023-05-03 05:35:12.353908 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/3
2023-05-03 05:35:12.353934 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/0 (d_p=184) added to bf_pm_port_map_db
2023-05-03 05:35:12.353945 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/0
2023-05-03 05:35:12.353973 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/1 (d_p=185) added to bf_pm_port_map_db
2023-05-03 05:35:12.353984 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/1
2023-05-03 05:35:12.354008 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/2 (d_p=186) added to bf_pm_port_map_db
2023-05-03 05:35:12.354019 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/2
2023-05-03 05:35:12.354043 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/3 (d_p=187) added to bf_pm_port_map_db
2023-05-03 05:35:12.354055 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/3
2023-05-03 05:35:12.354081 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/0 (d_p=176) added to bf_pm_port_map_db
2023-05-03 05:35:12.354092 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/0
2023-05-03 05:35:12.354116 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/1 (d_p=177) added to bf_pm_port_map_db
2023-05-03 05:35:12.354127 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/1
2023-05-03 05:35:12.354151 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/2 (d_p=178) added to bf_pm_port_map_db
2023-05-03 05:35:12.354162 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/2
2023-05-03 05:35:12.354188 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/3 (d_p=179) added to bf_pm_port_map_db
2023-05-03 05:35:12.354199 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/3
2023-05-03 05:35:12.354223 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/0 (d_p=168) added to bf_pm_port_map_db
2023-05-03 05:35:12.354234 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/0
2023-05-03 05:35:12.354257 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/1 (d_p=169) added to bf_pm_port_map_db
2023-05-03 05:35:12.354269 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/1
2023-05-03 05:35:12.354293 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/2 (d_p=170) added to bf_pm_port_map_db
2023-05-03 05:35:12.354303 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/2
2023-05-03 05:35:12.354330 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/3 (d_p=171) added to bf_pm_port_map_db
2023-05-03 05:35:12.354341 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/3
2023-05-03 05:35:12.354374 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/0 (d_p=160) added to bf_pm_port_map_db
2023-05-03 05:35:12.354386 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/0
2023-05-03 05:35:12.354410 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/1 (d_p=161) added to bf_pm_port_map_db
2023-05-03 05:35:12.354421 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/1
2023-05-03 05:35:12.354445 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/2 (d_p=162) added to bf_pm_port_map_db
2023-05-03 05:35:12.354456 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/2
2023-05-03 05:35:12.354483 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/3 (d_p=163) added to bf_pm_port_map_db
2023-05-03 05:35:12.354494 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/3
2023-05-03 05:35:12.354523 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/0 (d_p=144) added to bf_pm_port_map_db
2023-05-03 05:35:12.354534 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/0
2023-05-03 05:35:12.354558 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/1 (d_p=145) added to bf_pm_port_map_db
2023-05-03 05:35:12.354569 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/1
2023-05-03 05:35:12.354596 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/2 (d_p=146) added to bf_pm_port_map_db
2023-05-03 05:35:12.354607 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/2
2023-05-03 05:35:12.354631 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/3 (d_p=147) added to bf_pm_port_map_db
2023-05-03 05:35:12.354642 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/3
2023-05-03 05:35:12.354666 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/0 (d_p=152) added to bf_pm_port_map_db
2023-05-03 05:35:12.354677 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/0
2023-05-03 05:35:12.354701 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/1 (d_p=153) added to bf_pm_port_map_db
2023-05-03 05:35:12.354712 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/1
2023-05-03 05:35:12.354738 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/2 (d_p=154) added to bf_pm_port_map_db
2023-05-03 05:35:12.354749 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/2
2023-05-03 05:35:12.354777 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/3 (d_p=155) added to bf_pm_port_map_db
2023-05-03 05:35:12.354788 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/3
2023-05-03 05:35:12.354812 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/0 (d_p=128) added to bf_pm_port_map_db
2023-05-03 05:35:12.354823 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/0
2023-05-03 05:35:12.354846 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/1 (d_p=129) added to bf_pm_port_map_db
2023-05-03 05:35:12.354857 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/1
2023-05-03 05:35:12.354884 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/2 (d_p=130) added to bf_pm_port_map_db
2023-05-03 05:35:12.354895 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/2
2023-05-03 05:35:12.354919 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/3 (d_p=131) added to bf_pm_port_map_db
2023-05-03 05:35:12.354930 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/3
2023-05-03 05:35:12.354954 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/0 (d_p=136) added to bf_pm_port_map_db
2023-05-03 05:35:12.354971 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/0
2023-05-03 05:35:12.354998 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/1 (d_p=137) added to bf_pm_port_map_db
2023-05-03 05:35:12.355009 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/1
2023-05-03 05:35:12.355033 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/2 (d_p=138) added to bf_pm_port_map_db
2023-05-03 05:35:12.355044 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/2
2023-05-03 05:35:12.355068 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/3 (d_p=139) added to bf_pm_port_map_db
2023-05-03 05:35:12.355079 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/3
2023-05-03 05:35:12.355107 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/0 (d_p=64) added to bf_pm_port_map_db
2023-05-03 05:35:12.355118 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/0
2023-05-03 05:35:12.355144 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/1 (d_p=65) added to bf_pm_port_map_db
2023-05-03 05:35:12.355155 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/1
2023-05-03 05:35:12.355179 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/2 (d_p=66) added to bf_pm_port_map_db
2023-05-03 05:35:12.355190 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/2
2023-05-03 05:35:12.355214 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/3 (d_p=67) added to bf_pm_port_map_db
2023-05-03 05:35:12.355225 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/3
2023-05-03 05:35:12.355431 DEBUG BF_PORT SDS : 24/ 0 : 0: 3c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355490 DEBUG BF_PORT SDS : 23/ 0 : 0: 34:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355521 DEBUG BF_PORT SDS : 22/ 0 : 0: 2c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355550 DEBUG BF_PORT SDS : 21/ 0 : 0: 24:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355578 DEBUG BF_PORT SDS : 20/ 0 : 0: 1c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355606 DEBUG BF_PORT SDS : 19/ 0 : 0: 14:-: Lane map: Rx: <3, 1, 2, 0> : Tx: <3, 1, 2, 0>
2023-05-03 05:35:12.355634 DEBUG BF_PORT SDS : 18/ 0 : 0:  c:-: Lane map: Rx: <3, 2, 0, 1> : Tx: <3, 2, 0, 1>
2023-05-03 05:35:12.355661 DEBUG BF_PORT SDS : 17/ 0 : 0:  4:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 05:35:12.355688 DEBUG BF_PORT SDS : 16/ 0 : 0:  0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355715 DEBUG BF_PORT SDS : 15/ 0 : 0:  8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355741 DEBUG BF_PORT SDS : 14/ 0 : 0: 10:-: Lane map: Rx: <0, 2, 1, 3> : Tx: <0, 2, 1, 3>
2023-05-03 05:35:12.355766 DEBUG BF_PORT SDS : 13/ 0 : 0: 18:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355791 DEBUG BF_PORT SDS : 12/ 0 : 0: 20:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355815 DEBUG BF_PORT SDS : 11/ 0 : 0: 28:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355839 DEBUG BF_PORT SDS : 10/ 0 : 0: 30:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355863 DEBUG BF_PORT SDS : 9/ 0 : 0: 38:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355887 DEBUG BF_PORT SDS : 8/ 0 : 0: bc:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355910 DEBUG BF_PORT SDS : 7/ 0 : 0: b4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355932 DEBUG BF_PORT SDS : 6/ 0 : 0: ac:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355954 DEBUG BF_PORT SDS : 5/ 0 : 0: a4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.355976 DEBUG BF_PORT SDS : 4/ 0 : 0: 9c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.356003 DEBUG BF_PORT SDS : 3/ 0 : 0: 94:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 05:35:12.356025 DEBUG BF_PORT SDS : 2/ 0 : 0: 8c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.356045 DEBUG BF_PORT SDS : 1/ 0 : 0: 84:-: Lane map: Rx: <2, 0, 3, 1> : Tx: <2, 0, 3, 1>
2023-05-03 05:35:12.356077 DEBUG BF_PORT SDS : 31/ 0 : 0: 80:-: Lane map: Rx: <0, 3, 2, 1> : Tx: <0, 3, 2, 1>
2023-05-03 05:35:12.356110 DEBUG BF_PORT SDS : 32/ 0 : 0: 88:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.356142 DEBUG BF_PORT SDS : 29/ 0 : 0: 90:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 05:35:12.356213 DEBUG BF_PORT SDS : 30/ 0 : 0: 98:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 05:35:12.356248 DEBUG BF_PORT SDS : 28/ 0 : 0: a0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.356279 DEBUG BF_PORT SDS : 27/ 0 : 0: a8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.356309 DEBUG BF_PORT SDS : 26/ 0 : 0: b0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.356339 DEBUG BF_PORT SDS : 25/ 0 : 0: b8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 05:35:12.356373 DEBUG BF_PORT SDS : 33/ 0 : 0: 40:-: Lane map: Rx: <1, 2, 0, 3> : Tx: <1, 2, 0, 3>
2023-05-03 05:35:12.396306 WARN  BF_LLD gpio pin pair 0 configured as i2c type

2023-05-03 05:35:12.396340 WARN  BF_LLD gpio pin pair 2 configured as i2c type

2023-05-03 05:35:12.825907 DEBUG BF_PLTFM PM_INTF QSFP    15 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 05:35:12.840875 DEBUG BF_PLTFM QSFP    15 : PRESENT
2023-05-03 05:35:12.870876 DEBUG BF_PLTFM QSFP    15 : SFF-8636
2023-05-03 05:35:12.870935 DEBUG BF_PLTFM QSFP    15 : Paged
2023-05-03 05:35:12.870957 DEBUG BF_PLTFM QSFP    15 : Lane count = 4
2023-05-03 05:35:13.284909 DEBUG BF_PLTFM QSFP    15 : Passive copper
2023-05-03 05:35:13.284979 DEBUG BF_PLTFM QSFP    15 : Update cache complete
2023-05-03 05:35:13.285000 DEBUG BF_PLTFM PM_INTF QSFP    15 : detect-st : 0 is-present : 1
2023-05-03 05:35:13.285051 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 05:35:13.285075 DEBUG BF_PLTFM PM_INTF QSFP    16 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 05:35:13.299880 DEBUG BF_PLTFM QSFP    16 : PRESENT
2023-05-03 05:35:13.329843 DEBUG BF_PLTFM QSFP    16 : SFF-8636
2023-05-03 05:35:13.329903 DEBUG BF_PLTFM QSFP    16 : Flat
2023-05-03 05:35:13.329925 DEBUG BF_PLTFM QSFP    16 : Lane count = 4
2023-05-03 05:35:13.590903 DEBUG BF_PLTFM QSFP    16 : Passive copper
2023-05-03 05:35:13.590962 DEBUG BF_PLTFM QSFP    16 : Update cache complete
2023-05-03 05:35:13.590984 DEBUG BF_PLTFM PM_INTF QSFP    16 : detect-st : 0 is-present : 1
2023-05-03 05:35:13.591025 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 05:35:13.591047 DEBUG BF_PLTFM PM_INTF QSFP    17 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 05:35:13.605897 DEBUG BF_PLTFM QSFP    17 : PRESENT
2023-05-03 05:35:13.635881 DEBUG BF_PLTFM QSFP    17 : SFF-8636
2023-05-03 05:35:13.635941 DEBUG BF_PLTFM QSFP    17 : Flat
2023-05-03 05:35:13.635963 DEBUG BF_PLTFM QSFP    17 : Lane count = 4
2023-05-03 05:35:13.896881 DEBUG BF_PLTFM QSFP    17 : Passive copper
2023-05-03 05:35:13.896941 DEBUG BF_PLTFM QSFP    17 : Update cache complete
2023-05-03 05:35:13.896962 DEBUG BF_PLTFM PM_INTF QSFP    17 : detect-st : 0 is-present : 1
2023-05-03 05:35:13.896988 DEBUG BF_PLTFM QSFPMSM 17 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 05:35:13.897008 DEBUG BF_PLTFM PM_INTF QSFP    18 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 05:35:13.911880 DEBUG BF_PLTFM QSFP    18 : PRESENT
2023-05-03 05:35:13.941903 DEBUG BF_PLTFM QSFP    18 : SFF-8636
2023-05-03 05:35:13.941963 DEBUG BF_PLTFM QSFP    18 : Flat
2023-05-03 05:35:13.941984 DEBUG BF_PLTFM QSFP    18 : Lane count = 4
2023-05-03 05:35:14.202883 DEBUG BF_PLTFM QSFP    18 : Passive copper
2023-05-03 05:35:14.202950 DEBUG BF_PLTFM QSFP    18 : Update cache complete
2023-05-03 05:35:14.202998 DEBUG BF_PLTFM PM_INTF QSFP    18 : detect-st : 0 is-present : 1
2023-05-03 05:35:14.203025 DEBUG BF_PLTFM QSFPMSM 18 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 05:35:14.203046 DEBUG BF_PLTFM PM_INTF QSFP    21 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 05:35:14.217881 DEBUG BF_PLTFM QSFP    21 : PRESENT
2023-05-03 05:35:14.247854 DEBUG BF_PLTFM QSFP    21 : SFF-8636
2023-05-03 05:35:14.247914 DEBUG BF_PLTFM QSFP    21 : Paged
2023-05-03 05:35:14.247936 DEBUG BF_PLTFM QSFP    21 : Lane count = 4
2023-05-03 05:35:14.637888 DEBUG BF_PLTFM QSFP    21 : Active/Optical
2023-05-03 05:35:14.637948 DEBUG BF_PLTFM QSFP    21 : Update cache complete
2023-05-03 05:35:14.637969 DEBUG BF_PLTFM PM_INTF QSFP    21 : detect-st : 0 is-present : 1
2023-05-03 05:35:14.638011 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 05:35:14.638034 DEBUG BF_PLTFM PM_INTF QSFP    23 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 05:35:14.652900 DEBUG BF_PLTFM QSFP    23 : PRESENT
2023-05-03 05:35:14.682901 DEBUG BF_PLTFM QSFP    23 : SFF-8636
2023-05-03 05:35:14.682961 DEBUG BF_PLTFM QSFP    23 : Paged
2023-05-03 05:35:14.682982 DEBUG BF_PLTFM QSFP    23 : Lane count = 4
2023-05-03 05:35:15.096892 DEBUG BF_PLTFM QSFP    23 : Passive copper
2023-05-03 05:35:15.096959 DEBUG BF_PLTFM QSFP    23 : Update cache complete
2023-05-03 05:35:15.096981 DEBUG BF_PLTFM PM_INTF QSFP    23 : detect-st : 0 is-present : 1
2023-05-03 05:35:15.097022 DEBUG BF_PLTFM QSFPMSM 23 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 05:35:15.097055 DEBUG BF_PLTFM bf_pm_cold_init:813 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in default FSM
2023-05-03 05:35:15.097085 DEBUG BF_PLTFM bf_pm_cold_init:835 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in tx-mode FSM
2023-05-03 05:35:15.097800 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/0:1(an_eligibility)
2023-05-03 05:35:15.097882 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/0:1(ready)
2023-05-03 05:35:15.097909 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/1:1(an_eligibility)
2023-05-03 05:35:15.097931 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/1:1(ready)
2023-05-03 05:35:15.097951 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/2:1(an_eligibility)
2023-05-03 05:35:15.097972 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/2:1(ready)
2023-05-03 05:35:15.097992 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/3:1(an_eligibility)
2023-05-03 05:35:15.098012 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/3:1(ready)
2023-05-03 05:35:15.098034 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 05:35:15.098522 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/0:1(an_eligibility)
2023-05-03 05:35:15.098548 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/0:1(ready)
2023-05-03 05:35:15.098569 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/1:1(an_eligibility)
2023-05-03 05:35:15.098589 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/1:1(ready)
2023-05-03 05:35:15.098610 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/2:1(an_eligibility)
2023-05-03 05:35:15.098630 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/2:1(ready)
2023-05-03 05:35:15.098650 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/3:1(an_eligibility)
2023-05-03 05:35:15.098670 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/3:1(ready)
2023-05-03 05:35:15.098691 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 05:35:15.099160 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/0:1(an_eligibility)
2023-05-03 05:35:15.099185 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/0:1(ready)
2023-05-03 05:35:15.099205 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/1:1(an_eligibility)
2023-05-03 05:35:15.099245 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/1:1(ready)
2023-05-03 05:35:15.099266 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/2:1(an_eligibility)
2023-05-03 05:35:15.099286 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/2:1(ready)
2023-05-03 05:35:15.099307 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/3:1(an_eligibility)
2023-05-03 05:35:15.099327 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/3:1(ready)
2023-05-03 05:35:15.099347 DEBUG BF_PLTFM QSFPMSM 17 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 05:35:15.099813 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/0:1(an_eligibility)
2023-05-03 05:35:15.099838 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/0:1(ready)
2023-05-03 05:35:15.099858 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/1:1(an_eligibility)
2023-05-03 05:35:15.099886 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/1:1(ready)
2023-05-03 05:35:15.099914 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/2:1(an_eligibility)
2023-05-03 05:35:15.099935 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/2:1(ready)
2023-05-03 05:35:15.099955 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/3:1(an_eligibility)
2023-05-03 05:35:15.099975 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/3:1(ready)
2023-05-03 05:35:15.099996 DEBUG BF_PLTFM QSFPMSM 18 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 05:35:15.100028 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-05-03 05:35:15.100049 DEBUG BF_PLTFM QSFP    21 : True
2023-05-03 05:35:15.108876 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-05-03 05:35:15.120873 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_WAIT_T_RESET     (1ms)
2023-05-03 05:35:15.121383 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/0:1(an_eligibility)
2023-05-03 05:35:15.121411 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/0:1(ready)
2023-05-03 05:35:15.121433 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/1:1(an_eligibility)
2023-05-03 05:35:15.121453 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/1:1(ready)
2023-05-03 05:35:15.121473 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/2:1(an_eligibility)
2023-05-03 05:35:15.121493 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/2:1(ready)
2023-05-03 05:35:15.121513 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/3:1(an_eligibility)
2023-05-03 05:35:15.121534 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/3:1(ready)
2023-05-03 05:35:15.121554 DEBUG BF_PLTFM QSFPMSM 23 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 05:35:15.122705 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-05-03 05:35:15.122745 DEBUG BF_PLTFM QSFP    21 : False
2023-05-03 05:35:15.125717 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 68 add.
2023-05-03 05:35:15.125919 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 68
2023-05-03 05:35:15.125975 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 05:35:15.126800 INFO  BF_DVM Dev 0 port 68 added sts Success (0)
2023-05-03 05:35:15.126819 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 05:35:15.126832 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-05-03 05:35:15.127200 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 192 add.
2023-05-03 05:35:15.127374 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 192
2023-05-03 05:35:15.127410 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 05:35:15.128067 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 05:35:15.128097 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-05-03 05:35:15.128265 INFO  BF_DVM Dev 0 port 192 added sts Success (0)
2023-05-03 05:35:15.128633 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 196 add.
2023-05-03 05:35:15.128827 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 196
2023-05-03 05:35:15.128862 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 05:35:15.129681 INFO  BF_DVM Dev 0 port 196 added sts Success (0)
2023-05-03 05:35:15.129713 DEBUG BF_SWITCHD bf_switchd: dev_id 0 initialized
2023-05-03 05:35:15.129764 DEBUG BF_SWITCHD bf_switchd: initialized 1 devices
2023-05-03 05:35:15.129982 DEBUG BF_SWITCHD bf_switchd: thrift initialized for agent : 0
2023-05-03 05:35:15.130011 DEBUG BF_SWITCHD bf_switchd: spawning cli server thread
2023-05-03 05:35:15.130265 DEBUG BF_SWITCHD bf_switchd: spawning driver shell
2023-05-03 05:35:15.130363 DEBUG BF_SWITCHD bf_switchd: server started - listening on port 9999
2023-05-03 05:35:15.131853 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_T_RESET     --> QSFP_FSM_ST_WAIT_TON_TXDIS   (2000ms)
2023-05-03 05:35:16.351994 DEBUG BF_PLTFM PM_INTF QSFP Scan started..
2023-05-03 05:35:17.197819 DEBUG BF_PLTFM QSFP    21 : Clear existing alarms..
2023-05-03 05:35:17.212910 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 01 00 00 55 55 00 00 00 00
2023-05-03 05:35:17.212975 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 0 -> 9 : [3:0] Rx CDR LOL: 0 -> f
2023-05-03 05:35:17.212997 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 00 -> 01
2023-05-03 05:35:17.213018 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 00 -> 55
2023-05-03 05:35:17.213038 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 55
2023-05-03 05:35:17.213057 DEBUG BF_PLTFM QSFP    21 : Now check for current alarms..
2023-05-03 05:35:17.227914 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 00 00 00 00 00 00 00 00 00 00 00 00
2023-05-03 05:35:17.227978 DEBUG BF_PLTFM QSFP    21 : IntL : 0 -> 1
2023-05-03 05:35:17.228000 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> 0 : [3:0] Rx LOS: f -> 0
2023-05-03 05:35:17.228021 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 0 : [3:0] Rx CDR LOL: f -> 0
2023-05-03 05:35:17.228041 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 01 -> 00
2023-05-03 05:35:17.228061 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 55 -> 00
2023-05-03 05:35:17.228081 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 55 -> 00
2023-05-03 05:35:17.228111 DEBUG BF_PLTFM QSFP    21 : TX_DISABLE, mask=0xf, new value=1
2023-05-03 05:35:17.652017 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TON_TXDIS   --> QSFP_FSM_ST_WAIT_LOWPWR      (0ms)
2023-05-03 05:35:17.655735 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_LOWPWR      --> QSFP_FSM_ST_DP_DEACTIVATE    (0ms)
2023-05-03 05:35:17.657028 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_DP_DEACTIVATE    --> QSFP_FSM_ST_TOFF_LPMODE      (100ms)
2023-05-03 05:35:17.868925 DEBUG BF_PLTFM QSFP    21 : value read from qsfp Power Control byte : 0x0
2023-05-03 05:35:17.877904 DEBUG BF_PLTFM QSFP    21 : value Written to new Power Control byte : 0x1
2023-05-03 05:35:17.878446 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/0:0(an_eligibility)
2023-05-03 05:35:17.878477 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/0:1(ready)
2023-05-03 05:35:17.878499 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/1:0(an_eligibility)
2023-05-03 05:35:17.878521 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/1:1(ready)
2023-05-03 05:35:17.878542 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/2:0(an_eligibility)
2023-05-03 05:35:17.878563 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/2:1(ready)
2023-05-03 05:35:17.878584 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/3:0(an_eligibility)
2023-05-03 05:35:17.878604 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/3:1(ready)
2023-05-03 05:35:17.878647 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_TOFF_LPMODE      --> QSFP_FSM_ST_WAIT_TOFF_LPMODE (300ms)
2023-05-03 05:35:18.253558 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TOFF_LPMODE --> QSFP_FSM_ST_DETECTED         (300ms)
2023-05-03 05:35:18.568910 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 05:35:18.568973 DEBUG BF_PLTFM QSFP    21 : IntL : 1 -> 0
2023-05-03 05:35:18.568995 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: 0 -> f : [3:0] Rx LOS: 0 -> f
2023-05-03 05:35:18.569016 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 0 -> 9 : [3:0] Rx CDR LOL: 0 -> f
2023-05-03 05:35:18.569036 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 00 -> 55
2023-05-03 05:35:18.569056 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 55
2023-05-03 05:35:18.569075 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH1/2: 00 -> 11
2023-05-03 05:35:18.569095 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH3/4: 00 -> 11
2023-05-03 05:35:18.569115 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH1/2: 00 -> 55
2023-05-03 05:35:18.569134 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH3/4: 00 -> 55
2023-05-03 05:35:18.583929 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 05:35:18.583991 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 05:35:18.584014 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 05:35:18.584034 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 05:55:17.668800 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 98 00 00 00 55 55 11 11 55 55
2023-05-03 05:55:17.668903 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 8
2023-05-03 05:55:17.683803 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 05:55:17.683848 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 05:55:17.683870 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 05:55:17.968798 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 05:55:17.968848 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 8 -> f
2023-05-03 05:55:17.983805 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 05:55:17.983846 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 05:55:17.983869 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 06:02:09.265130 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:02:09.265299 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:02:09.265327 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-05-03 06:02:09.265385 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:02:09.265510 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-05-03 06:02:09.265545 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:02:09.283122 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:02:09.283146 DEBUG BF_PORT MAC: DIS: 0:14:0 : ERROR! : ch0mode.ena = 0!
2023-05-03 06:02:09.283605 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 4 add.
2023-05-03 06:02:09.283835 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:02:09.283853 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:02:09.283865 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:02:09.284489 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:02:09.284508 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-05-03 06:02:09.284680 INFO  BF_DVM Dev 0 port 4 added sts Success (0)
2023-05-03 06:02:09.284705 INFO  BF_PM bf_pm_port_direction_clear:5226 0:17/0
2023-05-03 06:02:09.284732 DEBUG BF_PLTFM Extended Mac addr: 4:f8:f8:dd:20:f0 

2023-05-03 06:02:09.287399 DEBUG BF_PORT SDS :0:  4:0: MAP: Rx inv=1
2023-05-03 06:02:09.287537 DEBUG BF_PORT SDS :0:  4:0: MAP: Tx inv=0
2023-05-03 06:02:09.287659 DEBUG BF_PORT SDS :0:  4:1: MAP: Rx inv=1
2023-05-03 06:02:09.287793 DEBUG BF_PORT SDS :0:  4:1: MAP: Tx inv=0
2023-05-03 06:02:09.287911 DEBUG BF_PORT SDS :0:  4:2: MAP: Rx inv=0
2023-05-03 06:02:09.288029 DEBUG BF_PORT SDS :0:  4:2: MAP: Tx inv=0
2023-05-03 06:02:09.288147 DEBUG BF_PORT SDS :0:  4:3: MAP: Rx inv=0
2023-05-03 06:02:09.288289 DEBUG BF_PORT SDS :0:  4:3: MAP: Tx inv=0
2023-05-03 06:02:09.293241 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 17/0.0: AVDD
2023-05-03 06:02:09.293369 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 17/0.1: AVDD
2023-05-03 06:02:09.293490 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 17/0.2: AVDD
2023-05-03 06:02:09.293613 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 17/0.3: AVDD
2023-05-03 06:02:09.293660 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-05-03 06:02:09.293685 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-05-03 06:02:09.293698 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-05-03 06:02:09.293717 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-05-03 06:02:09.293732 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-05-03 06:02:09.293756 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:02:09.293769 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:02:09.293782 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-05-03 06:02:09.293795 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-05-03 06:02:09.293808 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-05-03 06:02:09.293821 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:02:09.293909 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-05-03 06:02:09.293927 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:02:09.310547 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:02:09.310603 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-05-03 06:02:09.313894 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-05-03 06:02:09.313947 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-05-03 06:02:09.313963 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-05-03 06:02:09.313974 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-05-03 06:02:09.313994 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-05-03 06:02:09.314006 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-05-03 06:02:09.314097 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:02:09.314141 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:02:09.314153 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-05-03 06:02:09.314172 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:02:09.314153 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:02:09.314261 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-05-03 06:02:09.314279 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:02:09.333070 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:02:09.346207 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:02:09.346261 DEBUG BF_PORT MAC: DIS: 0:12:0 : ERROR! : ch0mode.ena = 0!
2023-05-03 06:02:09.346742 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 12 add.
2023-05-03 06:02:09.346971 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:02:09.346987 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:02:09.347002 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:02:09.347679 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:02:09.347694 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-05-03 06:02:09.347864 INFO  BF_DVM Dev 0 port 12 added sts Success (0)
2023-05-03 06:02:09.347889 INFO  BF_PM bf_pm_port_direction_clear:5226 0:18/0
2023-05-03 06:02:09.347904 DEBUG BF_PLTFM Extended Mac addr: 4:f8:f8:dd:20:f4 

2023-05-03 06:02:09.351447 DEBUG BF_PORT SDS :0: 12:0: MAP: Rx inv=1
2023-05-03 06:02:09.351630 DEBUG BF_PORT SDS :0: 12:0: MAP: Tx inv=0
2023-05-03 06:02:09.351751 DEBUG BF_PORT SDS :0: 12:1: MAP: Rx inv=1
2023-05-03 06:02:09.351869 DEBUG BF_PORT SDS :0: 12:1: MAP: Tx inv=0
2023-05-03 06:02:09.351987 DEBUG BF_PORT SDS :0: 12:2: MAP: Rx inv=0
2023-05-03 06:02:09.352104 DEBUG BF_PORT SDS :0: 12:2: MAP: Tx inv=0
2023-05-03 06:02:09.352223 DEBUG BF_PORT SDS :0: 12:3: MAP: Rx inv=0
2023-05-03 06:02:09.352343 DEBUG BF_PORT SDS :0: 12:3: MAP: Tx inv=0
2023-05-03 06:02:09.357253 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.0: AVDD
2023-05-03 06:02:09.357379 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.1: AVDD
2023-05-03 06:02:09.357497 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.2: AVDD
2023-05-03 06:02:09.357614 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.3: AVDD
2023-05-03 06:02:09.357640 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-05-03 06:02:09.357660 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-05-03 06:02:09.357671 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-05-03 06:02:09.357684 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-05-03 06:02:09.357696 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-05-03 06:02:09.357726 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:02:09.357739 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:02:09.357751 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-05-03 06:02:09.357762 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-05-03 06:02:09.357774 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-05-03 06:02:09.357785 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:02:09.357870 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-05-03 06:02:09.357887 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:02:09.374513 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:02:09.374553 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-05-03 06:02:09.377844 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-05-03 06:02:09.377890 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-05-03 06:02:09.377905 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-05-03 06:02:09.377917 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-05-03 06:02:09.377936 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-05-03 06:02:09.377949 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-05-03 06:02:09.378290 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:02:09.394118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:02:09.394958 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:02:09.406977 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.408708 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.410426 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.412141 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.412270 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:02:09.412289 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:02:09.412305 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:02:09.412324 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:02:09.412346 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-05-03 06:02:09.413223 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-05-03 06:02:09.413254 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:02:09.413290 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-05-03 06:02:09.444799 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:02:09.456544 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.458317 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.460069 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.461821 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:02:09.461959 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:02:09.461983 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:02:09.462007 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:02:09.462031 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:02:09.462063 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-05-03 06:02:09.462955 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-05-03 06:02:09.462976 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:02:09.463015 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-05-03 06:02:09.813514 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:02:09.814398 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:02:09.815195 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:02:09.815982 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:02:09.816778 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=failed
2023-05-03 06:02:09.816807 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:02:09.860141 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:02:09.863335 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:02:09.864174 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:02:09.864989 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:02:09.865775 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:02:09.866561 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:02:09.866583 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:02:09.909833 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:02:10.373520 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-05-03 06:02:10.373596 DEBUG BF_PORT FSM :0:  4:0: 1e06=180mV/ 40mV
2023-05-03 06:02:10.386160 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-05-03 06:02:10.386176 DEBUG BF_PORT FSM :0:  4:1: 1e06=180mV/ 40mV
2023-05-03 06:02:10.397640 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-05-03 06:02:10.397668 DEBUG BF_PORT FSM :0:  4:2: 1e06=200mV/ 40mV
2023-05-03 06:02:10.410202 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-05-03 06:02:10.410218 DEBUG BF_PORT FSM :0:  4:3: 1e06=180mV/ 40mV
2023-05-03 06:02:10.410229 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:02:10.410248 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-05-03 06:02:10.410262 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-05-03 06:02:10.410275 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-05-03 06:02:10.410716 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-05-03 06:02:10.411367 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-05-03 06:02:10.412121 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-05-03 06:02:10.412982 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-05-03 06:02:10.413103 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:02:10.423273 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-05-03 06:02:10.423300 DEBUG BF_PORT FSM :0: 12:0: 1e06=240mV/ 40mV
2023-05-03 06:02:10.433704 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-05-03 06:02:10.433719 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-05-03 06:02:10.442027 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-05-03 06:02:10.442041 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-05-03 06:02:10.453496 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-05-03 06:02:10.453510 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-05-03 06:02:10.453520 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:02:10.453535 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:02:10.453548 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:02:10.453561 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:02:10.453997 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:02:10.454642 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-05-03 06:02:10.455394 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-05-03 06:02:10.456259 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-05-03 06:02:10.456380 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:02:10.513358 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:02:10.556445 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:02:10.621453 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:02:10.621942 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:02:10.664544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:02:10.665029 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:02:11.824722 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:02:11.824787 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:02:11.824811 DEBUG BF_PORT 0:  4: --- Up
2023-05-03 06:02:11.824860 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-05-03 06:02:11.828400 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-05-03 06:02:11.867187 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:02:11.867233 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:02:11.867257 DEBUG BF_PORT 0: 12: --- Up
2023-05-03 06:02:11.867299 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-05-03 06:02:11.870433 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-05-03 06:03:23.775186 DEBUG BF_PORT 0 : MAC14: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-05-03 06:03:23.775284 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-05-03 06:03:23.775313 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:23.776417 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-05-03 06:03:23.776449 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:03:23.776485 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-05-03 06:03:23.776510 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-05-03 06:03:23.776532 DEBUG BF_PORT 0:  4: --- Dn
2023-05-03 06:03:23.776580 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-05-03 06:03:23.776689 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=22002 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:03:23.779936 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-05-03 06:03:23.779996 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:03:23.780069 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:03:23.780491 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:23.780543 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:23.780570 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:23.789238 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:23.818137 DEBUG BF_PORT 0 : MAC12: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-05-03 06:03:23.818179 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-05-03 06:03:23.818201 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:23.819246 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-05-03 06:03:23.819270 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:03:23.819303 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-05-03 06:03:23.819326 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-05-03 06:03:23.819346 DEBUG BF_PORT 0: 12: --- Dn
2023-05-03 06:03:23.819385 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-05-03 06:03:23.819480 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:03:23.822979 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-05-03 06:03:23.823064 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:03:23.823089 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:03:23.823518 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:23.823566 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:23.823594 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:23.832267 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:23.839638 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:23.839685 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:23.843226 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:23.882311 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:23.882360 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:23.885883 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:23.894024 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:23.894455 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:23.894496 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:23.894521 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:23.895423 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.896436 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.897435 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.898430 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.898562 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:23.936705 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:23.937137 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:23.937178 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:23.937202 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:23.938095 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.939092 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.940111 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.941113 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:23.941249 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:23.948962 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:23.949789 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:23.950571 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:23.951349 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:23.952126 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:03:23.952145 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:23.995312 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:23.995780 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:23.996623 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:23.997421 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:23.998206 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:23.998989 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:23.999010 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:24.042277 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:24.548308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.548359 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:24.553614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.553638 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:24.558893 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.558926 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:24.564160 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.564178 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:24.564192 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:24.574844 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:24.585569 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:24.596363 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:24.813144 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.813204 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:24.818498 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.818515 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:24.823695 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.823709 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:24.828922 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:24.828937 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:24.828949 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:24.839599 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:24.850343 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:24.861139 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:25.077912 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.077980 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:25.083256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.083272 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:25.088473 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.088488 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:25.093666 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.093680 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:25.093692 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:25.104338 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:25.115086 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:25.125819 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:25.342668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.342727 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:25.348034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.348051 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:25.353240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.353259 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:25.358445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:25.358461 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:25.358472 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:25.358489 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:25.358503 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:25.358516 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:25.358958 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:25.359502 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:25.360063 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:25.360605 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:25.360726 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:25.460871 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:25.561172 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:25.661509 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:25.761655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:25.861817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:25.962133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.062202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.162577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.262694 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.363103 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.463277 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.563406 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.663724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.763856 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.864202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:26.964346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:27.064420 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:27.164806 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:27.265086 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:27.365187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:27.365234 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:27.365256 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:27.365672 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:27.365716 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:27.365742 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:27.367082 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:27.417171 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:27.417218 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:27.420749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:27.471551 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:27.471982 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:27.472022 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:27.472047 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:27.472949 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:27.473956 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:27.474952 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:27.475946 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:27.476077 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:27.526478 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:27.527297 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:27.528084 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:27.528878 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:27.529668 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:27.529689 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:27.572908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:28.079106 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.079163 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:28.084488 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.084517 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:28.089756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.089770 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:28.094981 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.094995 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:28.095007 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:28.105672 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:28.116391 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:28.127178 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:28.344024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.344086 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:28.349408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.349426 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:28.354614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.354631 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:28.359828 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.359845 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:28.359857 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:28.370466 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:28.381103 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:28.391737 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:28.608274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.608318 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:28.613597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.613614 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:28.618810 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.618827 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:28.624043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.624073 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:28.624086 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:28.634711 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:28.645347 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:28.655974 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:28.872778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.872827 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:28.878136 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.878156 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:28.883389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.883405 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:28.888585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:28.888602 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:28.888613 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:28.888630 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:28.888643 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:28.888657 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:28.889102 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:28.889654 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:28.890201 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:28.890748 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:28.890870 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:28.991059 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.091304 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.191491 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.291710 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.392065 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.492213 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.592603 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.692861 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.793160 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.893499 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:29.993677 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.093924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.097812 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:03:30.097848 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:03:30.097870 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:03:30.097890 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:30.098281 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:30.098318 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:30.098344 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:30.099685 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:30.150035 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:30.150090 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:30.153630 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:30.194032 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.204171 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:30.204599 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:30.204637 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:30.204662 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:30.205570 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:30.206586 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:30.207589 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:30.208610 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:30.208760 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:30.259007 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:30.259850 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:30.260665 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:30.261469 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:30.262264 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:03:30.262289 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:30.305120 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:30.305543 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.405912 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.506240 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.606470 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.706654 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.806837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.906978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:30.907025 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:30.907047 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:30.907440 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:30.907479 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:30.907504 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:30.908853 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:30.959179 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:30.959235 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:30.962774 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:31.013590 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:31.014008 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:31.014045 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:31.014070 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:31.014968 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:31.015982 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:31.016993 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:31.018009 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:31.018146 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:31.068454 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:31.069292 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:31.070096 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:31.070933 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:31.071732 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:31.071756 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:31.114572 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:31.620545 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.620592 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:31.625949 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.625979 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:31.631258 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.631276 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:31.636504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.636521 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:31.636532 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:31.647131 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:31.657753 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:31.668388 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:31.885102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.885143 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:31.890490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.890520 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:31.895832 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.895849 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:31.901044 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:31.901060 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:31.901072 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:31.911656 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:31.922297 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:31.932931 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:32.149448 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.149495 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:32.154861 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.154892 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:32.160201 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.160230 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:32.165446 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.165462 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:32.165474 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:32.176056 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:32.186689 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:32.197310 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:32.413983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.414023 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:32.419379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.419409 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:32.424711 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.424729 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:32.429929 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:32.429946 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:32.429956 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:32.429973 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:32.429986 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:32.429999 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:32.430444 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:32.430991 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:32.431550 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:32.432099 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:32.432222 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:32.532639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:32.632992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:32.733376 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:32.833497 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:32.933684 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.033939 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.134407 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.234641 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.334921 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.435016 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.535271 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.635436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.735563 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.835655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:33.935817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:34.036137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:34.136369 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:34.236807 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:34.336959 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:34.437357 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:34.437405 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:34.437427 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:34.437819 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:34.437857 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:34.437883 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:34.439227 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:34.442350 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:03:34.442385 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:03:34.442406 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:03:34.442426 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:34.442817 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:34.442852 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:34.442878 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:34.444226 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:34.489543 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:34.489602 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:34.493161 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:34.494298 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:34.494336 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:34.497859 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:34.544020 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:34.544427 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:34.544465 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:34.544490 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:34.545387 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.546400 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.547408 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.548414 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.548553 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:34.549396 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:34.549792 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:34.549825 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:34.549849 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:34.550744 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.551750 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.552764 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.553765 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:34.553908 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:34.598648 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:34.599483 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:34.600287 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:34.601091 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:34.601884 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:34.601909 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:34.644748 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:34.645159 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:34.645965 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:34.646762 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:34.647556 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:34.648357 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:03:34.648397 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:34.691257 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:35.150767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.150817 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:35.156090 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.156108 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:35.161328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.161346 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:35.166566 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.166581 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:35.166593 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:35.177187 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:35.187804 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:35.198451 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:35.415244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.415303 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:35.420646 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.420663 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:35.425862 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.425879 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:35.431087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.431116 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:35.431138 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:35.441740 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:35.452389 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:35.463016 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:35.679529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.679583 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:35.684864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.684891 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:35.690173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.690189 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:35.695376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.695392 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:35.695403 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:35.706029 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:35.716748 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:35.727529 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:35.944125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.944214 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:35.949595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.949626 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:35.954862 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.954882 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:35.960119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:35.960145 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:35.960166 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:35.960186 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:35.960201 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:35.960215 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:35.960662 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:35.961212 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:35.961764 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:35.962314 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:35.962438 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:36.062825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.162971 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.263418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.363749 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.463896 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.564321 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.664575 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.764799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.865068 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:36.965195 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.065571 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.165875 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.266116 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.366351 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.466644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.566897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.667068 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.767371 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.867676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.967837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:37.967881 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:37.967902 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:37.968296 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:37.968339 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:37.968378 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:37.969717 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:38.020057 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:38.020115 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:38.023634 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:38.074484 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:38.074921 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:38.074962 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:38.074987 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:38.075903 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.076936 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.077950 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.078957 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.079094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:38.129285 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:38.130110 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:38.130900 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:38.131685 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:38.132470 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:38.132496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:38.175839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:38.681884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.681941 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:38.687280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.687313 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:38.692559 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.692574 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:38.697756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.697770 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:38.697782 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:38.708405 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:38.719165 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:38.729927 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:38.780754 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:03:38.780814 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:03:38.780838 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:03:38.780860 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:38.781284 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:38.781330 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:38.781356 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:38.782692 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:38.832976 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:38.833028 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:38.836557 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:38.887283 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:38.887719 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:38.887760 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:38.887786 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:38.888694 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.889724 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.890740 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.891748 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:38.891898 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:38.946767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.946806 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:38.952177 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.952208 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:38.957504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.957526 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:38.962747 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:38.962763 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:38.962775 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:38.973350 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:38.983962 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:38.994629 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:39.005695 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:39.006539 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:39.007342 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:39.008142 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:39.008968 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:03:39.008994 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:39.051796 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:39.211410 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.211455 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:39.216717 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.216736 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:39.221975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.221995 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:39.227210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.227226 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:39.227238 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:39.237841 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:39.248490 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:39.259122 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:39.475677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.475721 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:39.481023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.481040 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:39.486244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.486261 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:39.491474 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:39.491490 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:39.491500 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:39.491517 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:39.491531 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:39.491544 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:39.491985 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:39.492538 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:39.493087 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:39.493636 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:39.493757 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:39.593941 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:39.694332 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:39.794433 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:39.894696 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:39.994945 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.095341 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.195694 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.295844 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.396077 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.496217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.596592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.696716 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.797065 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.897516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:40.997770 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:41.097862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:41.198184 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:41.298482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:41.398807 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:41.499030 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:41.499076 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:41.499098 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:41.499492 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:41.499531 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:41.499557 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:41.500946 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:41.551142 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:41.551200 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:41.554755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:41.605432 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:41.605845 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:41.605882 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:41.605907 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:41.606808 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:41.607821 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:41.608834 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:41.609847 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:41.609985 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:41.660260 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:41.661105 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:41.661911 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:41.662705 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:41.663503 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:41.663528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:41.706391 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:42.212364 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.212438 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:42.217729 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.217751 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:42.222996 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.223018 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:42.228226 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.228242 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:42.228254 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:42.238832 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:42.249461 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:42.260083 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:42.476564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.476607 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:42.481933 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.481949 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:42.487146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.487162 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:42.492376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.492392 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:42.492404 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:42.502993 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:42.513622 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:42.524255 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:42.740776 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.740814 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:42.746121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.746137 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:42.751329 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.751345 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:42.756590 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:42.756621 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:42.756634 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:42.767227 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:42.777837 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:42.788470 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:43.005277 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:43.005322 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:43.010627 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:43.010644 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:43.015874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:43.015889 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:43.021079 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:43.021095 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:43.021106 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:43.021124 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:43.021138 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:43.021151 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:43.021594 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:43.022153 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:43.022699 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:43.023244 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:43.023364 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:43.123441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.223611 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.227070 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:03:43.227106 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:03:43.227128 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:03:43.227149 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:43.227544 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:43.227583 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:43.227609 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:43.228957 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:43.279340 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:43.279390 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:43.282935 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:43.323911 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.333655 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:43.334063 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:43.334098 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:43.334123 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:43.335026 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:43.336043 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:43.337051 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:43.338061 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:43.338197 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:43.388595 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:43.389427 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:43.390225 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:43.391040 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:43.391838 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:03:43.391862 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:43.434718 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:43.435140 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.535473 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.635577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.735742 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.836039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:43.936284 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.036474 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.136666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.236829 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.337313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.437391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.537786 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.638094 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.738531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.838933 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:44.939358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:45.039544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:45.039591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:45.039613 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:45.040008 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:45.040051 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:45.040077 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:45.041433 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:45.091698 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:45.091747 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:45.095303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:45.146030 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:45.146438 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:45.146473 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:45.146498 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:45.147398 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:45.148415 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:45.149425 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:45.150431 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:45.150565 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:45.200961 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:45.201786 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:45.202606 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:45.203408 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:45.204204 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:45.204232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:45.247103 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:45.753290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:45.753332 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:45.758650 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:45.758670 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:45.763888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:45.763913 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:45.769137 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:45.769153 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:45.769165 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:45.779755 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:45.796413 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:45.807076 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:46.023744 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.023785 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:46.029087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.029112 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:46.034406 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.034428 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:46.039647 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.039677 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:46.039707 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:46.050293 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:46.060914 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:46.071561 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:46.288310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.288350 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:46.293715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.293746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:46.299042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.299059 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:46.304250 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.304267 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:46.304279 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:46.314865 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:46.325476 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:46.336116 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:46.552602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.552643 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:46.557993 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.558024 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:46.563347 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.563366 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:46.568561 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:46.568577 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:46.568589 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:46.568606 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:46.568621 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:46.568634 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:46.569077 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:46.569625 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:46.570182 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:46.570731 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:46.570852 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:46.671247 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:46.771399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:46.871724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:46.972124 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.072409 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.172815 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.273145 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.373435 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.473773 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.573842 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.577317 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:03:47.577352 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:03:47.577374 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:03:47.577395 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:47.577789 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:47.577828 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:47.577853 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:47.579198 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:47.629593 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:47.629643 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:47.633192 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:47.674222 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.684001 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:47.684406 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:47.684442 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:47.684467 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:47.685368 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:47.686384 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:47.687391 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:47.688397 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:47.688536 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:47.738954 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:47.739780 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:47.740578 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:47.741381 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:47.742176 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:03:47.742200 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:47.785052 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:47.785476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.885835 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:47.985925 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:48.086201 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:48.186621 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:48.286857 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:48.387294 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:48.487717 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:48.587868 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:48.587908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:48.587929 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:48.588318 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:48.588356 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:48.588382 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:48.589731 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:48.640032 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:48.640081 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:48.643637 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:48.694252 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:48.694659 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:48.694693 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:48.694718 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:48.695619 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:48.696636 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:48.697647 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:48.698655 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:48.698790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:48.749115 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:48.749939 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:48.750736 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:48.751530 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:48.752335 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:48.752363 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:48.795208 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:49.301119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.301165 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:49.306529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.306558 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:49.311857 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.311873 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:49.317073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.317089 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:49.317101 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:49.327691 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:49.338319 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:49.348948 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:49.565769 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.565826 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:49.571191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.571221 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:49.576511 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.576527 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:49.581718 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.581733 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:49.581745 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:49.592366 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:49.602975 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:49.613624 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:49.830252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.830290 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:49.835629 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.835657 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:49.840944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.840960 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:49.846166 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:49.846181 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:49.846193 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:49.856799 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:49.867419 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:49.878058 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:50.094577 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:50.094620 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:50.099969 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:50.099997 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:50.105289 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:50.105304 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:50.110524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:50.110540 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:50.110550 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:50.110566 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:50.110580 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:50.110592 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:50.111035 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:50.111583 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:50.112127 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:50.112674 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:50.112797 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:50.212991 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:50.313401 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:50.413778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:50.514160 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:50.614265 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:50.714399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:50.814561 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:50.914836 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.015155 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.115610 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.216035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.316440 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.416713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.516878 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.617212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.717575 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.817766 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.917870 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:51.922132 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:03:51.922166 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:03:51.922188 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:03:51.922209 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:51.922626 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:51.922670 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:51.922696 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:51.924030 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:51.974117 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:51.974162 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:51.977744 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:52.018113 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:52.028231 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:52.028662 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:52.028703 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:52.028727 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:52.029622 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.030622 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.031617 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.032616 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.032752 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:52.083043 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:52.083859 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:52.084654 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:52.085440 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:52.086224 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:03:52.086246 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:52.129565 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:52.130042 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:52.130082 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:52.130103 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:52.130519 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:52.130560 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:52.130586 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:52.131923 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:52.182226 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:52.182296 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:52.185821 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:52.236558 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:52.236994 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:52.237035 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:52.237060 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:52.237956 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.238956 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.239954 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.240951 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:52.241089 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:52.291480 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:52.292298 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:52.293090 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:52.293875 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:52.294658 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:52.294680 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:52.337968 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:52.843881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:52.843943 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:52.849264 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:52.849293 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:52.854564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:52.854579 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:52.859765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:52.859779 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:52.859791 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:52.870439 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:52.881222 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:52.892006 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:53.108592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.108653 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:53.113958 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.113984 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:53.119254 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.119269 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:53.124451 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.124466 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:53.124477 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:53.135123 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:53.145840 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:53.156571 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:53.373372 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.373432 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:53.378809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.378840 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:53.384174 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.384191 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:53.389370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.389385 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:53.389397 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:53.400081 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:53.410844 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:53.421643 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:53.638328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.638387 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:53.643708 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.643737 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:53.649033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.649048 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:53.654255 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:53.654270 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:53.654280 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:53.654297 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:53.654311 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:53.654324 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:53.654765 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:53.655315 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:53.655861 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:53.656419 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:53.656542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:53.756824 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:53.856921 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:53.957046 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.057165 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.157598 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.257987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.358305 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.458720 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.559141 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.659304 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.759640 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.859868 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:54.960032 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.060411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.160835 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.261290 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.361661 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.461840 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.562078 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.662275 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:55.662324 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:55.662346 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:55.662761 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:55.662803 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:55.662830 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:55.664194 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:55.714399 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:55.714451 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:55.717987 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:55.768804 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:55.769239 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:55.769282 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:55.769307 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:55.770206 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:55.771212 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:55.772227 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:55.773240 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:55.773375 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:55.823423 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:55.824244 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:55.825049 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:55.825843 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:55.826633 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:55.826657 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:55.869855 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:56.274018 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:03:56.274081 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:03:56.274245 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:03:56.274269 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:56.274691 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:56.274735 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:03:56.274761 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:56.276101 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:56.326496 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:56.326547 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:03:56.330085 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:56.376054 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.376093 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:56.381386 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.381404 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:56.386635 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.386652 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:56.391846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.391862 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:56.391874 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:56.402524 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:56.413315 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:56.424055 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:56.435649 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:56.436109 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:56.436180 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:03:56.436212 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:03:56.437136 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:56.438143 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:56.439144 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:56.440146 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:56.440311 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:56.490427 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:56.491261 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:56.492055 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:56.492848 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:56.493642 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:03:56.493666 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:56.536899 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:56.640963 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.641008 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:03:56.646367 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.646402 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:03:56.651645 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.651662 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:03:56.656859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.656875 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:03:56.656887 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:56.667530 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:56.678242 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:56.688990 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:56.905715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.905780 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:03:56.911126 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.911159 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:03:56.916476 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.916493 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:03:56.921706 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:56.921726 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:03:56.921739 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:56.932405 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:56.943136 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:56.953877 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:03:57.170626 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:57.170704 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:03:57.176058 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:57.176091 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:03:57.181385 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:57.181402 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:03:57.186586 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:57.186603 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:03:57.186614 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:03:57.186632 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:03:57.186647 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:03:57.186669 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:03:57.187112 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:57.187657 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:57.188211 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:57.188758 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:03:57.188898 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:03:57.289304 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:57.389708 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:57.489780 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:57.590178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:57.690555 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:57.790935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:57.891103 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:57.991306 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.091662 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.192005 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.292316 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.392661 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.493039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.593391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.693719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.794101 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.894476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:58.994859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:59.095111 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:59.195504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:03:59.195546 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:03:59.195568 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:03:59.195959 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:59.195997 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:03:59.196023 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:59.197381 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:03:59.247552 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:03:59.247603 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:03:59.251150 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:03:59.301779 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:03:59.302191 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:03:59.302227 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:03:59.302252 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:03:59.303156 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:59.304177 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:59.305193 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:59.306197 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:03:59.306332 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:03:59.356742 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:03:59.357573 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:59.358397 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:03:59.359195 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:59.359991 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:03:59.360014 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:03:59.402890 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:03:59.908904 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:59.908956 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:03:59.914324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:59.914353 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:03:59.919591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:59.919608 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:03:59.924808 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:03:59.924824 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:03:59.924836 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:03:59.935410 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:03:59.946048 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:03:59.956684 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:00.173389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.173433 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:00.178752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.178778 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:00.184065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.184087 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:00.189287 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.189303 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:00.189315 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:00.199894 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:00.210523 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:00.221156 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:00.437641 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.437677 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:00.443000 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.443027 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:00.448316 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.448336 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:00.453558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.453574 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:00.453586 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:00.464182 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:00.474804 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:00.485452 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:00.702158 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.702198 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:00.707563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.707592 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:00.712884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.712901 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:00.718105 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:00.718121 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:00.718131 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:00.718148 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:00.718162 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:00.718175 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:00.718618 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:00.719182 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:00.719730 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:00.720276 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:00.720400 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:00.723377 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:00.723392 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:00.723402 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:00.723413 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:00.723781 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:00.723799 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:00.723812 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:00.725116 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:00.775536 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:00.775589 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:00.779134 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:00.820506 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:00.829875 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:00.830287 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:00.830327 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:00.830353 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:00.831256 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:00.832279 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:00.833291 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:00.834296 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:00.834431 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:00.884804 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:00.885632 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:00.886429 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:00.887226 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:00.888018 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:04:00.888042 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:00.930929 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:00.931351 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.031623 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.131917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.232039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.332426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.432790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.532889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.633252 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.733545 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.833715 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:01.933932 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.034453 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.134789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.235137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.335411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.435953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.536264 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.636744 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.737110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:02.737156 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:02.737178 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:02.737596 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:02.737640 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:02.737666 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:02.739005 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:02.789350 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:02.789397 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:02.792942 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:02.843722 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:02.844166 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:02.844213 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:02.844239 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:02.845137 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:02.846138 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:02.847134 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:02.848130 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:02.848270 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:02.898320 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:02.899140 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:02.899927 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:02.900719 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:02.901511 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:02.901532 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:02.944747 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:03.450646 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.450698 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:03.456023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.456053 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:03.461327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.461343 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:03.466529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.466544 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:03.466555 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:03.477179 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:03.487913 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:03.498686 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:03.715493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.715572 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:03.720897 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.720928 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:03.726230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.726246 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:03.731426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.731440 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:03.731452 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:03.742103 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:03.752827 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:03.763610 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:03.980401 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.980461 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:03.985790 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.985820 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:03.991066 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.991081 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:03.996264 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:03.996279 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:03.996291 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:04.006935 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:04.017744 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:04.028504 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:04.245369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:04.245429 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:04.250752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:04.250782 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:04.256106 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:04.256120 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:04.261302 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:04.261318 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:04.261328 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:04.261345 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:04.261358 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:04.261371 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:04.261812 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:04.262355 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:04.262897 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:04.263438 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:04.263556 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:04.363625 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:04.463989 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:04.564323 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:04.664414 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:04.764704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:04.864790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:04.964935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.065283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.165584 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.265833 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.365988 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.466193 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.566582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.666719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.670974 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:05.671010 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:05.671032 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:05.671053 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:05.671449 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:05.671489 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:05.671515 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:05.672853 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:05.723115 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:05.723163 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:05.726697 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:05.766825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.777293 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:05.777725 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:05.777763 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:05.777788 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:05.778685 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:05.779684 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:05.780683 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:05.781689 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:05.781820 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:05.831880 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:05.832723 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:05.833519 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:05.834305 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:05.835088 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:05.835109 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:05.878400 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:05.878874 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:05.979233 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:06.079597 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:06.179860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:06.280094 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:06.280137 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:06.280183 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:06.280617 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:06.280661 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:06.280687 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:06.282031 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:06.332309 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:06.332399 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:06.335926 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:06.386630 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:06.387064 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:06.387105 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:06.387130 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:06.388030 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:06.389049 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:06.390053 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:06.391048 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:06.391180 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:06.441573 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:06.442402 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:06.443208 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:06.444005 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:06.444798 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:06.444826 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:06.488197 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:06.994194 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:06.994238 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:06.999557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:06.999586 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:07.004859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.004898 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:07.010118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.010134 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:07.010145 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:07.020756 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:07.031521 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:07.042256 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:07.258988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.259048 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:07.264376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.264408 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:07.269700 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.269716 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:07.274893 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.274907 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:07.274919 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:07.285582 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:07.296355 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:07.307135 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:07.523878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.523937 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:07.529264 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.529295 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:07.534593 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.534608 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:07.539791 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.539806 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:07.539830 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:07.550447 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:07.561190 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:07.571959 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:07.788603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.788663 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:07.794002 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.794034 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:07.799300 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.799316 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:07.804502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:07.804518 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:07.804529 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:07.804546 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:07.804559 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:07.804572 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:07.805015 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:07.805562 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:07.806107 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:07.806650 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:07.806768 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:07.906843 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.007015 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.107224 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.207360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.307462 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.407873 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.507937 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.608161 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.708528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.808722 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:08.908983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.009346 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.109671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.209834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.310260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.410402 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.510666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.610825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.711129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.811324 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:09.811367 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:09.811389 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:09.811804 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:09.811848 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:09.811874 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:09.813244 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:09.863468 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:09.863525 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:09.867078 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:09.917593 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:09.918032 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:09.918073 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:09.918098 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:09.918996 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:09.919996 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:09.920994 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:09.921997 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:09.922128 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:09.972498 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:09.973322 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:09.974113 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:09.974896 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:09.975682 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:09.975703 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:10.019075 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:10.022233 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:10.022272 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:10.022294 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:10.022315 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:10.022726 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:10.022769 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:10.022795 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:10.024130 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:10.074525 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:10.074576 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:10.078105 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:10.128867 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:10.129301 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:10.129341 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:10.129365 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:10.130263 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:10.131262 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:10.132274 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:10.133278 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:10.133410 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:10.183792 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:10.184635 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:10.185439 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:10.186225 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:10.187032 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:04:10.187055 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:10.230333 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:10.525252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.525300 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:10.530570 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.530585 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:10.535765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.535780 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:10.540975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.540990 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:10.541001 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:10.551609 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:10.562355 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:10.573140 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:10.789953 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.790012 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:10.795319 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.795336 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:10.800525 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.800540 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:10.805720 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:10.805735 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:10.805746 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:10.816378 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:10.827130 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:10.837853 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:11.054475 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.054542 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:11.059881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.059902 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:11.065100 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.065119 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:11.070323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.070341 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:11.070354 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:11.080955 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:11.091718 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:11.102495 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:11.319296 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.319355 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:11.324642 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.324658 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:11.329836 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.329851 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:11.335032 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:11.335046 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:11.335057 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:11.335074 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:11.335087 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:11.335100 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:11.335542 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:11.336102 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:11.336644 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:11.337189 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:11.337319 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:11.437582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:11.537946 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:11.638148 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:11.738521 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:11.838769 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:11.939198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.039492 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.139685 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.240069 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.340421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.440529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.540680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.640747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.740972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.841131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:12.941484 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:13.041798 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:13.141881 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:13.242073 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:13.342295 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:13.342335 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:13.342357 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:13.342771 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:13.342815 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:13.342841 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:13.344179 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:13.394416 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:13.394463 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:13.397999 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:13.448562 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:13.449000 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:13.449041 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:13.449066 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:13.449967 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:13.450976 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:13.451979 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:13.452984 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:13.453123 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:13.503212 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:13.504034 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:13.504853 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:13.505650 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:13.506444 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:13.506468 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:13.549677 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:14.055790 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.055844 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:14.061210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.061251 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:14.066545 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.066563 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:14.071760 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.071776 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:14.071788 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:14.082483 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:14.093229 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:14.103967 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:14.320720 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.320780 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:14.326142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.326174 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:14.331493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.331509 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:14.336717 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.336733 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:14.336745 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:14.347364 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:14.358085 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:14.368807 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:14.382650 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:14.382709 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:14.382733 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:14.382755 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:14.383174 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:14.383219 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:14.383250 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:14.384610 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:14.434861 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:14.434910 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:14.438445 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:14.488979 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:14.489412 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:14.489453 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:14.489478 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:14.490378 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:14.491387 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:14.492393 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:14.493404 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:14.493539 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:14.543791 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:14.544619 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:14.545415 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:14.546204 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:14.546996 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:14.547020 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:14.590200 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:14.596434 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.596470 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:14.601769 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.601796 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:14.607082 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.607098 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:14.612283 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.612299 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:14.612311 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:14.622959 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:14.633751 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:14.644512 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:14.861278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.863929 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:14.869325 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.869347 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:14.874550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.874569 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:14.879776 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:14.879794 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:14.879819 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:14.879838 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:14.879853 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:14.879866 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:14.880319 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:14.880869 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:14.881415 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:14.881959 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:14.882081 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:14.982390 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.082462 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.182812 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.282883 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.383010 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.483168 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.583525 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.683620 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.783897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.884186 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:15.984362 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.084531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.184958 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.285245 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.385324 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.485648 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.585957 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.686254 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.786430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.886633 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:16.886673 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:16.886695 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:16.887110 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:16.887153 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:16.887178 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:16.888522 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:16.938632 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:16.938680 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:16.942211 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:16.993085 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:16.993517 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:16.993558 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:16.993583 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:16.994483 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:16.995490 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:16.996499 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:16.997507 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:16.997642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:17.048047 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:17.048892 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:17.049693 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:17.050482 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:17.051269 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:17.051292 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:17.094421 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:17.600346 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.600390 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:17.605728 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.605757 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:17.611024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.611039 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:17.616230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.616246 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:17.616258 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:17.626874 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:17.637593 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:17.648356 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:17.865319 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.865379 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:17.870682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.870712 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:17.876023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.876039 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:17.881229 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:17.881244 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:17.881256 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:17.891906 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:17.902647 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:17.913385 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:18.130031 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.130109 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:18.135451 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.135482 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:18.140765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.140781 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:18.145970 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.145985 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:18.145997 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:18.156575 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:18.167298 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:18.178066 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:18.394745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.394805 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:18.400167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.400201 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:18.405512 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.405528 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:18.410718 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:18.410734 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:18.410744 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:18.410761 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:18.410775 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:18.410788 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:18.411232 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:18.411781 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:18.412326 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:18.412872 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:18.412991 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:18.513084 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:18.613394 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:18.616498 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:18.616530 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:18.616552 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:18.616572 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:18.616963 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:18.616999 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:18.617024 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:18.618361 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:18.668487 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:18.668534 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:18.672071 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:18.713497 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:18.722686 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:18.723094 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:18.723129 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:18.723154 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:18.724053 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:18.725065 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:18.726073 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:18.727076 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:18.727211 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:18.777327 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:18.778151 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:18.778946 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:18.779735 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:18.780524 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:18.780552 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:18.823768 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:18.824209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:18.924574 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.024784 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.124997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.225285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.325547 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.425671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.525989 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.626257 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.726507 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.826738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:19.927120 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:20.027296 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:20.127406 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:20.227719 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:20.328161 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:20.428512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:20.428555 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:20.428577 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:20.428990 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:20.429033 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:20.429058 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:20.430394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:20.480802 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:20.480849 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:20.484390 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:20.534941 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:20.535374 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:20.535414 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:20.535439 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:20.536340 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:20.537346 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:20.538346 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:20.539342 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:20.539473 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:20.589782 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:20.590599 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:20.591386 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:20.592170 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:20.592959 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:20.592981 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:20.636344 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:21.142299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.142350 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:21.147672 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.147700 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:21.152931 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.152945 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:21.158127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.158141 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:21.158153 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:21.168775 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:21.179546 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:21.190331 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:21.406914 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.406974 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:21.412261 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.412277 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:21.417453 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.417468 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:21.422601 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.422616 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:21.422628 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:21.433273 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:21.444043 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:21.454825 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:21.671679 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.671739 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:21.677049 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.677068 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:21.682261 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.682278 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:21.687465 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.687479 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:21.687502 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:21.698144 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:21.708898 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:21.719681 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:21.936491 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.936551 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:21.941820 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.941837 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:21.947032 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.947048 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:21.952240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:21.952254 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:21.952265 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:21.952282 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:21.952295 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:21.952308 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:21.952750 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:21.953294 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:21.953834 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:21.954375 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:21.954494 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:22.054613 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.154906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.255109 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.355463 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.455645 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.556039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.656338 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.756590 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.857035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.957196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:22.960298 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:22.960332 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:22.960354 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:22.960374 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:22.960789 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:22.960832 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:22.960858 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:22.962193 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:23.012574 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:23.012628 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:23.016165 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:23.057265 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.066858 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:23.067290 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:23.067341 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:23.067368 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:23.068287 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:23.069305 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:23.070313 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:23.071320 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:23.071455 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:23.121563 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:23.122384 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:23.123174 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:23.123957 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:23.124763 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:23.124789 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:23.168119 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:23.168617 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.269024 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.369235 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.469359 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.569669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.669790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.770045 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.870208 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.970473 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:23.970515 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:23.970537 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:23.970952 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:23.970994 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:23.971020 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:23.972360 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:24.022406 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:24.022463 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:24.025988 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:24.076786 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:24.077218 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:24.077258 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:24.077283 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:24.078179 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:24.079181 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:24.080178 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:24.081180 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:24.081312 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:24.131611 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:24.132444 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:24.133237 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:24.134022 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:24.134826 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:24.134848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:24.178040 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:24.684108 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.684165 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:24.689495 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.689523 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:24.694778 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.694792 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:24.699973 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.699987 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:24.699999 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:24.710623 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:24.721361 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:24.732137 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:24.949020 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.949081 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:24.954399 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.954428 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:24.959681 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.959696 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:24.964873 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:24.964888 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:24.964899 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:24.975551 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:24.986311 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:24.997079 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:25.213858 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.213937 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:25.219402 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.219442 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:25.224733 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.224749 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:25.229930 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.229944 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:25.229956 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:25.240564 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:25.251302 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:25.262034 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:25.478634 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.478693 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:25.484026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.484057 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:25.489351 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.489368 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:25.494550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:25.494566 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:25.494576 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:25.494594 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:25.494607 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:25.494620 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:25.495062 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:25.495604 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:25.496147 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:25.496713 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:25.496834 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:25.597140 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:25.697517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:25.797765 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:25.898128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:25.998459 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.098735 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.199095 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.299289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.399617 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.500060 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.600401 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.700701 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.801136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:26.901372 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:27.001563 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:27.101748 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:27.202155 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:27.302573 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:27.306069 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:27.306104 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:27.306126 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:27.306147 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:27.306565 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:27.306609 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:27.306635 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:27.307968 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:27.358338 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:27.358384 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:27.361911 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:27.402692 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:27.412399 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:27.412829 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:27.412870 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:27.412895 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:27.413793 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.414792 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.415790 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.416788 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.416925 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:27.466990 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:27.467825 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:27.468617 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:27.469408 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:27.470192 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:27.470214 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:27.513512 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:27.513987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:27.514026 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:27.514048 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:27.514465 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:27.514508 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:27.514533 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:27.515872 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:27.566210 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:27.566259 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:27.569805 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:27.620422 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:27.620870 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:27.620913 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:27.620940 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:27.621840 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.622842 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.623839 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.624839 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:27.624978 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:27.675186 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:27.676009 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:27.676817 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:27.677608 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:27.678395 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:27.678418 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:27.721713 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:28.227802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.227857 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:28.233127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.233148 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:28.238387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.238406 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:28.243624 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.243639 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:28.243651 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:28.254291 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:28.265046 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:28.275852 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:28.492742 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.492804 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:28.498116 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.498133 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:28.503314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.503328 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:28.508525 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.508540 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:28.508551 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:28.519218 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:28.529937 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:28.540687 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:28.757404 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.757464 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:28.762751 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.762769 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:28.767964 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.767981 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:28.773176 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:28.773192 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:28.773204 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:28.783815 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:28.794576 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:28.805338 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:29.022157 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:29.022225 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:29.027503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:29.027519 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:29.032700 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:29.032715 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:29.037916 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:29.037930 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:29.037941 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:29.037958 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:29.037971 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:29.037984 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:29.038424 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:29.038967 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:29.039507 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:29.040048 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:29.040166 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:29.140404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.240682 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.340860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.441097 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.541419 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.641745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.741839 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.842062 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:29.942139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.042516 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.142818 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.243113 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.343698 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.444132 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.544204 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.644593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.744977 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.845354 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:30.945834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:31.046033 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:31.046086 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:31.046108 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:31.046501 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:31.046541 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:31.046567 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:31.047908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:31.097989 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:31.098039 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:31.101570 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:31.152223 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:31.152628 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:31.152661 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:31.152686 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:31.153589 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.154593 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.155591 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.156606 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.156747 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:31.206958 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:31.207780 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:31.208582 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:31.209381 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:31.210168 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:31.210190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:31.253420 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:31.457380 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:31.457426 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:31.457450 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:31.457471 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:31.457887 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:31.457933 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:31.457959 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:31.459296 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:31.509424 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:31.509472 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:31.513048 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:31.563623 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:31.564057 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:31.564099 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:31.564124 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:31.565046 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.566054 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.567056 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.568065 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:31.568202 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:31.618582 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:31.619408 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:31.620202 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:31.620995 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:31.621788 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:31.621812 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:31.664949 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:31.759463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:31.759506 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:31.764786 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:31.764809 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:31.770056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:31.770077 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:31.775315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:31.775330 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:31.775341 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:31.785995 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:31.796723 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:31.807469 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:32.024305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.024373 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:32.029661 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.029678 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:32.034864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.034880 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:32.040066 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.040082 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:32.040094 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:32.050731 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:32.061462 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:32.072195 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:32.289156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.289215 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:32.294556 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.294573 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:32.299755 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.299771 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:32.304990 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.305006 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:32.305017 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:32.315690 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:32.326450 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:32.337220 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:32.554056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.554116 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:32.559385 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.559405 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:32.564586 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.564604 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:32.569793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:32.569809 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:32.569819 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:32.569836 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:32.569850 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:32.569863 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:32.570303 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:32.570848 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:32.571391 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:32.571941 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:32.572061 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:32.672161 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:32.772313 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:32.872581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:32.972739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.073021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.173130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.273322 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.373504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.473817 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.573932 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.674202 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.774563 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.874763 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:33.974868 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:34.074947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:34.175297 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:34.275482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:34.375595 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:34.475771 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:34.575992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:34.576031 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:34.576053 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:34.576469 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:34.576515 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:34.576541 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:34.577887 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:34.628069 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:34.628131 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:34.631688 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:34.682218 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:34.682649 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:34.682689 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:34.682714 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:34.683613 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:34.684619 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:34.685627 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:34.686630 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:34.686764 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:34.736862 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:34.737690 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:34.738481 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:34.739268 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:34.740058 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:34.740081 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:34.783286 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:35.289440 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.289501 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:35.294861 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.294893 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:35.300121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.300138 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:35.305331 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.305350 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:35.305366 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:35.316023 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:35.326736 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:35.337478 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:35.554353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.554413 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:35.559723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.559753 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:35.565045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.565062 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:35.570250 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.570269 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:35.570285 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:35.580907 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:35.591662 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:35.602397 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:35.819235 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.819295 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:35.824671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.824702 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:35.830010 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.830026 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:35.835232 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:35.835248 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:35.835272 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:35.845930 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:35.856633 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:35.867405 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:35.881256 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:35.881315 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:35.881339 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:35.881360 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:35.881777 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:35.881823 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:35.881849 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:35.883187 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:35.933278 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:35.933327 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:35.936855 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:35.987716 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:35.988175 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:35.988217 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:35.988242 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:35.989143 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:35.990148 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:35.991149 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:35.992166 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:35.992306 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:36.042571 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:36.043405 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:36.044204 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:36.045005 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:36.045796 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:04:36.045819 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:36.088978 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:36.095195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:36.095229 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:36.100540 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:36.100568 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:36.105854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:36.105870 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:36.111054 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:36.111070 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:36.111080 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:36.111098 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:36.111111 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:36.111124 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:36.111566 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:36.112112 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:36.112656 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:36.113203 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:36.113322 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:36.213645 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:36.313801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:36.413881 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:36.514042 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:36.614279 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:36.714458 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:36.814622 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:36.914814 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.015255 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.115437 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.215807 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.315924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.416258 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.516352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.616643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.716736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.816883 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:37.916951 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:38.017070 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:38.117272 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:38.117314 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:38.117336 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:38.117760 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:38.117802 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:38.117828 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:38.119173 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:38.169335 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:38.169384 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:38.172941 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:38.223598 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:38.224031 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:38.224073 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:38.224097 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:38.225000 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:38.226014 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:38.227018 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:38.228022 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:38.228168 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:38.278242 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:38.279063 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:38.279853 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:38.280677 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:38.281474 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:38.281498 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:38.324655 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:38.830745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:38.830791 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:38.836102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:38.836122 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:38.841339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:38.841358 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:38.846592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:38.846607 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:38.846619 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:38.857270 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:38.868038 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:38.878778 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:39.296184 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:39.296253 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:39.301548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:39.301566 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:39.303753 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:39.303767 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 19mV
2023-05-03 06:04:39.303778 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-05-03 06:04:39.303790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:39.304177 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:39.304221 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:39.304248 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:39.305565 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:39.355955 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:39.356003 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:39.359541 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:39.410118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:39.410528 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:39.410561 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:39.410586 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:39.411486 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:39.412498 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:39.413506 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:39.414511 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:39.414645 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:39.464804 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:39.465631 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:39.466425 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:39.467217 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:39.468005 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:39.468027 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:39.511213 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:40.006193 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.006269 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:40.008525 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:40.008556 DEBUG BF_PORT FSM :0:  4:1: 1e06=1100mV/ 40mV
2023-05-03 06:04:40.008577 DEBUG BF_PORT FSM :0:  4:1: Invalid eye height: 1100
2023-05-03 06:04:40.008598 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:40.008987 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:40.009023 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:40.009061 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:40.010398 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:40.017177 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.017194 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:40.022383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.022399 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:40.027587 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.027603 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:40.032782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.032798 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:40.032810 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:40.043464 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:40.054205 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:40.064959 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:40.076107 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:40.076209 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:40.079753 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:40.130320 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:40.130754 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:40.130795 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:40.130821 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:40.131722 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:40.132730 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:40.133741 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:40.134746 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:40.134880 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:40.184997 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:40.185821 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:40.186624 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:40.187416 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:40.188228 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:40.188257 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:40.231506 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:40.281703 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.281747 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:40.287014 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.287032 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:40.292227 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.292255 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:40.297503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.297519 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:40.297531 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:40.308175 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:40.318888 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:40.329666 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:40.546459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.546519 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:40.551829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.551847 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:40.557034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.557051 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:40.562238 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.562254 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:40.562265 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:40.572862 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:40.583590 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:40.594359 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:40.811041 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.811101 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:40.816383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.816401 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:40.821582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.821597 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:40.826799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:40.826814 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:40.826825 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:40.826843 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:40.826856 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:40.826869 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:40.827311 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:40.827857 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:40.828403 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:40.828952 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:40.829072 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:40.929391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.029643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.129998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.230249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.330541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.430697 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.530816 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.631234 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.731403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.831560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:41.931983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.032189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.132412 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.232655 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.332882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.433288 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.533428 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.633629 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.734050 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.834459 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:42.834506 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:42.834528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:42.834943 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:42.834987 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:42.835013 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:42.836353 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:42.886571 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:42.886626 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:42.890148 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:42.940758 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:42.941189 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:42.941230 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:42.941255 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:42.942152 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:42.943154 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:42.944169 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:42.945171 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:42.945303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:42.995579 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:42.996399 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:42.997195 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:42.997982 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:42.998767 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:42.998788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:43.041986 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:43.547835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.547885 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:43.553209 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.553239 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:43.558529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.558545 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:43.563724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.563739 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:43.563751 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:43.574376 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:43.585132 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:43.595920 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:43.812721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.812780 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:43.818106 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.818137 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:43.823378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.823392 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:43.828581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:43.828597 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:43.828609 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:43.839263 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:43.850003 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:43.860682 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:44.077128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.077183 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:44.082521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.082552 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:44.087831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.087848 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:44.093035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.093051 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:44.093062 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:44.103707 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:44.114430 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:44.125215 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:44.341816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.341876 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:44.347207 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.347239 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:44.352558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.352579 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:44.357777 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:44.357797 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:44.357808 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:44.357825 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:44.363443 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:44.363484 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:44.363950 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:44.364501 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:44.365077 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:44.365635 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:44.365762 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:44.466115 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:44.566540 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:44.569673 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:44.569710 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:44.569734 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:44.569756 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:44.570173 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:44.570219 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:44.570247 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:44.571584 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:44.621674 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:44.621722 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:44.625262 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:44.666966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:44.675853 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:44.676266 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:44.676327 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:44.676354 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:44.677259 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:44.678269 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:44.679278 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:44.680282 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:44.680423 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:44.730724 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:44.731548 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:44.732340 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:44.733132 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:44.733916 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:04:44.733937 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:44.777154 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:44.777633 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:44.877966 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:44.978049 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.078163 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.178624 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.278765 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.378922 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.479099 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.579189 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.679558 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.779809 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.880347 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:45.980517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:46.081084 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:46.181443 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:46.281865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:46.382170 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:46.382214 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:46.382236 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:46.382633 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:46.382677 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:46.382703 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:46.384052 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:46.434174 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:46.434223 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:46.437772 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:46.488345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:46.488757 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:46.488814 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:46.488840 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:46.489745 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:46.490761 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:46.491772 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:46.492777 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:46.492916 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:46.543091 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:46.543923 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:46.544724 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:46.545523 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:46.546318 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:46.546342 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:46.589196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:47.095124 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.095175 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:47.100482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.100501 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:47.105716 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.105739 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:47.110941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.110957 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:47.110968 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:47.121554 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:47.132175 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:47.142818 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:47.359508 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.359549 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:47.364877 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.364893 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:47.370083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.370099 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:47.375290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.375305 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:47.375317 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:47.385909 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:47.396501 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:47.407125 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:47.623620 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.623660 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:47.628975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.628993 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:47.634187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.634203 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:47.639397 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.639413 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:47.639425 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:47.650012 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:47.660662 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:47.671296 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:47.887899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.887939 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:47.893305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.893322 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:47.898512 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.898528 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:47.903738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:47.903754 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:47.903765 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:47.903782 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:47.903795 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:47.903808 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:47.904252 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:47.904807 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:47.905353 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:47.905898 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:47.906018 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:48.006394 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.106633 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.206880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.307231 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.407435 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.507761 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.608213 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.708441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.808607 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.909047 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:48.912167 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:48.912206 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:48.912228 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:48.912249 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:48.912645 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:48.912683 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:48.912710 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:48.914064 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:48.964447 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:48.964498 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:48.968045 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:49.009283 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.018606 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:49.019015 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:49.019050 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:49.019075 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:49.019978 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:49.021000 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:49.022012 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:49.023020 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:49.023155 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:49.073470 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:49.074304 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:49.075102 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:49.075900 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:49.076720 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:04:49.076748 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:49.119641 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:49.120100 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.220212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.320533 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.420669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.520737 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.621102 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.721529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.821617 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.921782 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:49.921826 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:49.921848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:49.922241 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:49.922279 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:49.922305 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:49.923652 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:49.973767 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:49.973818 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:49.977330 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:50.028147 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:50.028577 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:50.028611 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:50.028635 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:50.029536 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:50.030553 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:50.031562 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:50.032569 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:50.032708 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:50.082808 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:50.083634 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:50.084449 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:50.085252 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:50.086049 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:50.086073 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:50.128944 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:50.634773 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.634835 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:50.640188 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.640218 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:50.645437 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.645454 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:50.650612 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.650628 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:50.650640 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:50.661220 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:50.671840 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:50.682493 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:50.899128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.899168 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:50.904439 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.904457 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:50.909668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.909685 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:50.914891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:50.914907 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:50.914918 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:50.925533 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:50.936200 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:50.946841 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:51.163534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.163580 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:51.168905 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.168922 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:51.174111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.174131 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:51.179333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.179348 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:51.179360 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:51.189963 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:51.200570 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:51.211208 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:51.427693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.427734 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:51.433024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.433041 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:51.438265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.438286 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:51.443491 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:51.443506 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:51.443517 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:51.443533 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:51.443547 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:51.443560 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:51.444003 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:51.444553 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:51.445100 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:51.445648 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:51.445768 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:51.546092 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:51.646268 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:51.746449 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:51.846833 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:51.947194 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.047329 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.147521 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.247609 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.348039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.448410 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.548640 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.648802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.749180 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.849416 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:52.949747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:53.050130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:53.150349 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:53.250457 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:53.254736 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:53.254772 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:53.254794 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:53.254815 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:53.255230 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:53.255275 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:53.255301 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:53.256652 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:53.306948 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:53.306997 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:53.310518 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:53.350878 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:53.361221 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:53.361642 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:53.361683 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:53.361708 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:53.362606 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.363615 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.364621 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.365629 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.365765 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:53.415808 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:53.416633 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:53.417424 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:53.418210 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:53.418995 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:04:53.419017 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:53.462326 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:53.462803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:53.462843 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:53.462865 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:53.463284 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:53.463326 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:53.463352 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:53.464718 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:53.515081 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:53.515131 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:53.518654 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:53.569255 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:53.569688 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:53.569727 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:53.569752 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:53.570651 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.571646 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.572657 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.573659 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:53.573791 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:53.623879 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:53.624719 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:53.625511 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:53.626296 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:53.627080 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:53.627102 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:53.670346 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:54.176340 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.176412 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:54.181684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.181708 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:54.186964 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.186979 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:54.192186 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.192200 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:54.192211 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:54.202840 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:54.213603 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:54.224396 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:54.441000 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.441060 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:54.446383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.446412 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:54.451647 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.451663 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:54.456852 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.456869 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:54.456894 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:54.467538 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:54.478282 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:54.489018 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:54.705766 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.705835 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:54.711233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.711262 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:54.716553 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.716568 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:54.721744 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.721759 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:54.721771 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:54.732445 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:54.743205 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:54.753945 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:54.970558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.970618 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:54.975942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.975970 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:54.981242 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.981256 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:54.986433 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:54.986447 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:54.986458 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:54.986475 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:54.986489 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:54.986502 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:54.986943 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:54.987487 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:54.988028 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:54.988570 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:54.988691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:55.088982 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.189365 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.289680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.390062 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.490412 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.590761 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.690960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.791300 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.891734 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:55.992013 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.092382 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.192580 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.292947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.393034 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.493357 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.593678 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.694039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.794455 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.894897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.995332 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:56.995372 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:04:56.995395 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:56.995811 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:56.995855 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:04:56.995881 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:56.997230 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:57.047416 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:57.047473 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:04:57.051023 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:57.101543 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:57.101974 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:57.102015 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:04:57.102040 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:04:57.102941 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:57.103945 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:57.104950 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:57.105955 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:57.106091 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:57.156140 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:57.156980 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:57.157772 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:57.158560 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:04:57.159351 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:57.159375 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:57.202580 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:57.708701 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.708749 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:04:57.714087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.714117 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:04:57.719372 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.719388 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:04:57.724585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.724601 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:04:57.724613 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:57.735281 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:57.746016 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:57.756754 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:57.973342 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.973402 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:04:57.978748 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.978780 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:04:57.984069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.984085 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:04:57.989302 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:57.989320 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:04:57.989332 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:57.999968 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:58.010722 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:58.021454 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:58.238112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.238172 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:04:58.243511 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.243542 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:04:58.248843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.248862 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:04:58.254048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.254064 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:04:58.254076 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:04:58.264665 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:04:58.275374 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:04:58.286105 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:04:58.299914 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:04:58.299973 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:04:58.299997 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:04:58.300018 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:04:58.300410 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:58.300453 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:04:58.300479 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:58.301814 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:04:58.351891 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:04:58.351946 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:04:58.355479 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:04:58.406042 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:04:58.406454 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:04:58.406490 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:04:58.406517 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:04:58.407418 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:58.408449 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:58.409463 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:58.410465 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:04:58.410601 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:04:58.460701 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:04:58.461531 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:58.462328 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:58.463116 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:04:58.463909 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:04:58.463934 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:04:58.507186 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:04:58.513388 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.513429 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:04:58.518728 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.518746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:04:58.523945 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.523963 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:04:58.529162 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:04:58.529178 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:04:58.529188 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:04:58.529205 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:04:58.529219 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:04:58.529232 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:04:58.529673 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:58.530218 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:58.530761 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:58.531303 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:04:58.531425 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:04:58.631791 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:58.732004 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:58.832204 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:58.932385 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.032639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.132751 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.232964 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.333273 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.433592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.533738 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.633948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.734204 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.834430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:04:59.934787 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:00.034911 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:00.135019 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:00.235260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:00.335509 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:00.435810 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:00.535992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:00.536034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:00.536056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:00.536446 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:00.536485 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:00.536511 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:00.537859 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:00.588011 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:00.588061 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:00.591606 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:00.642318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:00.642745 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:00.642781 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:00.642806 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:00.643710 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:00.644730 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:00.645746 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:00.646750 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:00.646884 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:00.696989 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:00.697816 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:00.698613 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:00.699410 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:00.700203 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:00.700232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:00.743107 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:01.249113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.249166 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:01.254527 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.254557 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:01.259837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.259853 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:01.265046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.265063 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:01.265075 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:01.275677 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:01.286311 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:01.296981 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:01.513474 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.513516 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:01.518866 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.518894 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:01.524211 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.524227 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:01.529438 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.529454 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:01.529466 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:01.540053 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:01.550676 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:01.561304 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:01.777984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.778028 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:01.783379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.783408 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:01.788767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.788784 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:01.793976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:01.793992 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:01.794004 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:01.804585 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:01.815232 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:01.825861 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:02.042646 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:02.042713 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:02.048071 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:02.048101 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:02.053435 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:02.053451 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:02.058615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:02.058630 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:02.058641 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:02.058658 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:02.058671 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:02.058684 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:02.059126 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:02.059676 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:02.060223 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:02.060776 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:02.060897 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:02.161316 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.261543 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.361616 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.461837 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.562003 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.662326 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.665802 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:02.665838 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:02.665860 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:02.665880 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:02.666276 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:02.666315 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:02.666340 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:02.667685 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:02.717737 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:02.717790 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:02.721388 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:02.762722 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.772224 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:02.772635 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:02.772675 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:02.772700 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:02.773605 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:02.774619 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:02.775627 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:02.776632 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:02.776773 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:02.827107 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:02.827933 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:02.828736 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:02.829531 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:02.830346 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:05:02.830372 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:02.873220 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:02.873642 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:02.973970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.074060 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.174381 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.274643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.374950 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.475382 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.575484 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.675885 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.776143 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.876343 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:03.976767 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:04.077144 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:04.077196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:04.077219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:04.077631 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:04.077674 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:04.077700 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:04.079042 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:04.129117 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:04.129163 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:04.132694 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:04.183285 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:04.183719 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:04.183761 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:04.183785 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:04.184687 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:04.185691 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:04.186688 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:04.187690 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:04.187824 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:04.237896 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:04.238717 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:04.239504 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:04.240290 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:04.241079 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:04.241100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:04.284457 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:04.790374 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:04.790419 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:04.795694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:04.795711 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:04.800921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:04.800936 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:04.806146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:04.806161 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:04.806173 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:04.816802 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:04.827582 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:04.838371 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:05.055088 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.055160 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:05.060430 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.060446 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:05.065592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.065608 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:05.070807 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.070821 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:05.070858 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:05.081503 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:05.092281 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:05.103059 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:05.319865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.319924 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:05.325221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.325237 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:05.330414 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.330430 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:05.335613 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.335629 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:05.335641 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:05.346291 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:05.357053 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:05.367818 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:05.584726 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.584785 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:05.590058 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.590074 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:05.595253 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.595267 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:05.600457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:05.600472 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:05.600483 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:05.600500 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:05.600513 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:05.600526 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:05.600978 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:05.601521 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:05.602062 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:05.602603 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:05.602721 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:05.703085 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:05.803450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:05.903724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.004018 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.104267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.204437 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.304732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.404930 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.505280 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.605535 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.705779 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.805886 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:06.906194 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.006425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.010317 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:07.010353 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:07.010376 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:07.010397 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:07.010795 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:07.010839 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:07.010865 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:07.012220 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:07.062271 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:07.062320 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:07.065868 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:07.106546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.116507 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:07.116940 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:07.116982 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:07.117019 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:07.117921 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.118925 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.119927 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.120932 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.121071 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:07.171454 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:07.172306 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:07.173126 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:07.173920 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:07.174711 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:05:07.174735 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:07.217929 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:07.218409 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.318645 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.418860 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.519074 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.619278 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:07.619318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:07.619340 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:07.619729 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:07.619765 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:07.619790 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:07.621163 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:07.671380 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:07.671430 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:07.674970 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:07.725788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:07.726221 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:07.726262 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:07.726287 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:07.727186 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.728194 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.729203 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.730205 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:07.730338 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:07.780478 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:07.781307 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:07.782105 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:07.782918 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:07.783711 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:07.783737 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:07.827034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:08.332889 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.332942 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:08.338276 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.338307 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:08.343607 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.343623 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:08.348811 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.348832 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:08.348844 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:08.359454 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:08.370129 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:08.380867 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:08.597593 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.597653 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:08.602997 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.603028 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:08.608317 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.608334 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:08.613522 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.613538 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:08.613561 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:08.624197 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:08.634960 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:08.645713 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:08.862529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.862589 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:08.867947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.867979 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:08.873263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.873278 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:08.878486 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:08.878501 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:08.878513 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:08.889153 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:08.899898 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:08.910677 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:09.127504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:09.127572 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:09.132903 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:09.132934 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:09.138206 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:09.138223 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:09.143426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:09.143442 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:09.143452 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:09.143470 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:09.143483 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:09.143496 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:09.143937 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:09.144482 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:09.145031 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:09.145574 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:09.145696 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:09.245840 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:09.345992 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:09.446260 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:09.546564 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:09.646644 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:09.746805 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:09.847251 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:09.947609 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.047795 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.148002 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.248220 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.348413 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.448643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.548941 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.649155 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.749578 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.849935 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:10.950127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:11.050514 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:11.150822 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:11.150870 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:11.150892 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:11.151308 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:11.151351 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:11.151377 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:11.152723 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:11.203103 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:11.203157 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:11.206691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:11.257189 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:11.257627 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:11.257666 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:11.257690 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:11.258589 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.259587 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.260602 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.261604 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.261736 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:11.312067 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:11.312888 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:11.313681 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:11.314465 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:11.315248 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:11.315270 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:11.358530 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:11.361698 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:11.361741 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:11.361764 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:11.361784 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:11.362205 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:11.362250 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:11.362276 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:11.363617 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:11.414046 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:11.414101 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:11.417626 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:11.468314 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:11.468745 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:11.468785 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:11.468836 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:11.469737 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.470737 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.471732 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.472728 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:11.472865 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:11.523027 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:11.523845 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:11.524635 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:11.525424 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:11.526209 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:11.526231 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:11.569480 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:11.864431 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:11.864482 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:11.869806 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:11.869834 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:11.875121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:11.875136 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:11.880332 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:11.880347 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:11.880358 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:11.891011 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:11.901712 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:11.912500 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:12.129383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.129451 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:12.134794 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.134824 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:12.140113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.140128 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:12.145307 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.145323 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:12.145334 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:12.155950 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:12.166689 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:12.177477 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:12.394146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.394206 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:12.399544 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.399573 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:12.404864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.404879 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:12.410059 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.410074 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:12.410086 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:12.420684 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:12.431439 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:12.442179 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:12.658764 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.658824 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:12.664158 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.664188 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:12.669505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.669521 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:12.674699 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:12.674714 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:12.674725 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:12.674742 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:12.674755 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:12.674769 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:12.675210 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:12.675755 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:12.676296 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:12.676839 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:12.676958 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:12.777365 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:12.877677 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:12.977964 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.078100 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.178469 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.278897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.379162 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.479629 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.579755 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.679915 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.780344 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.880441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:13.980803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.080962 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.181171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.281296 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.381565 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.481723 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.582134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.682395 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:14.685077 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:14.685136 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:14.686031 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:14.686076 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:14.686103 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:14.687435 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:14.737693 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:14.737744 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:14.741271 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:14.791773 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:14.792196 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:14.792237 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:14.792263 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:14.793164 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:14.794162 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:14.795157 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:14.796172 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:14.796321 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:14.846374 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:14.847202 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:14.847990 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:14.848782 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:14.849574 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:14.849595 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:14.892812 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:15.398791 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.398867 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:15.404215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.404245 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:15.409510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.409526 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:15.414721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.414735 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:15.414747 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:15.425361 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:15.436118 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:15.446907 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:15.663502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.663563 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:15.668891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.668922 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:15.674214 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.674230 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:15.679407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.679421 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:15.679433 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:15.690055 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:15.700764 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:15.711545 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:15.725412 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:15.725472 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:15.725495 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:15.725516 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:15.725934 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:15.725980 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:15.726006 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:15.727342 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:15.777395 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:15.777450 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:15.780989 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:15.831773 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:15.832195 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:15.832235 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:15.832261 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:15.833160 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:15.834158 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:15.835154 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:15.836161 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:15.836311 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:15.886347 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:15.887178 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:15.887967 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:15.888780 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:15.889570 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:15.889592 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:15.932759 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:15.938980 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.939014 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:15.944309 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.944337 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:15.949617 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.949632 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:15.954816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:15.954834 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:15.954847 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:15.965494 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:15.976254 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:15.987038 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:16.203621 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:16.203689 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:16.209037 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:16.209068 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:16.214359 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:16.214376 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:16.219562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:16.219580 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:16.219591 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:16.219609 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:16.219623 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:16.219636 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:16.220076 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:16.220623 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:16.221169 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:16.221710 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:16.221829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:16.322196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:16.422416 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:16.522729 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:16.622823 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:16.723082 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:16.823430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:16.923680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.023880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.124062 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.224268 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.324656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.424928 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.525358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.625600 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.725809 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.826144 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:17.926452 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:18.026859 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:18.127270 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:18.227436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:18.227481 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:18.227503 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:18.227921 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:18.227965 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:18.227990 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:18.229333 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:18.279703 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:18.279778 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:18.283324 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:18.333915 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:18.334347 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:18.334388 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:18.334413 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:18.335312 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:18.336333 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:18.337336 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:18.338333 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:18.338463 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:18.388721 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:18.389555 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:18.390346 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:18.391131 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:18.391914 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:18.391935 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:18.435262 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:18.941481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:18.941531 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:18.946847 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:18.946876 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:18.952098 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:18.952114 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:18.957328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:18.957346 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:18.957358 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:18.968003 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:18.978752 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:18.989527 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:19.206142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.206210 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:19.211546 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.211576 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:19.216849 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.216871 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:19.222121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.222143 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:19.222156 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:19.232756 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:19.243531 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:19.254280 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:19.470976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.471035 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:19.476389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.476424 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:19.481749 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.481767 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:19.486956 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.486974 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:19.486986 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:19.497616 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:19.508381 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:19.519155 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:19.735939 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.736004 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:19.741420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.741451 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:19.746720 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.746736 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:19.751917 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:19.751931 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:19.751942 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:19.751959 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:19.751973 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:19.751986 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:19.752430 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:19.752977 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:19.753521 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:19.754071 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:19.754191 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:19.854330 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:19.954437 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.054880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.155188 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.158691 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:20.158726 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:20.158749 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:20.158770 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:20.159185 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:20.159230 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:20.159256 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:20.160609 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:20.210902 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:20.210950 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:20.214476 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:20.255388 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.265093 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:20.265527 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:20.265568 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:20.265593 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:20.266493 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:20.267492 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:20.268499 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:20.269502 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:20.269634 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:20.319891 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:20.320724 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:20.321516 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:20.322300 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:20.323084 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:05:20.323106 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:20.366322 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:20.366791 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.466913 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.567188 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.667402 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.767788 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.868187 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:20.968596 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.069034 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.169297 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.269686 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.369773 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.470134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.570594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.670849 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.771310 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:21.771358 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:21.771380 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:21.771797 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:21.771841 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:21.771868 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:21.773213 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:21.823558 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:21.823604 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:21.827130 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:21.878000 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:21.878441 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:21.878482 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:21.878507 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:21.879410 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:21.880443 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:21.881457 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:21.882461 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:21.882598 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:21.932970 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:21.933792 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:21.934582 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:21.935367 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:21.936173 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:21.936204 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:21.979403 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:22.485261 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.485329 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:22.490668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.490698 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:22.495936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.495952 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:22.501135 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.501151 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:22.501163 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:22.511799 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:22.522516 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:22.533279 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:22.749940 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.750000 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:22.755338 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.755368 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:22.760671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.760688 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:22.765882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:22.765938 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:22.765951 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:22.776544 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:22.787308 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:22.798051 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:23.014617 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.014685 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:23.020009 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.020038 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:23.025338 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.025354 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:23.030546 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.030561 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:23.030573 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:23.041189 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:23.051938 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:23.062702 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:23.279405 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.279465 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:23.284752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.284782 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:23.290065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.290079 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:23.295276 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:23.295292 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:23.295303 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:23.295320 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:23.295334 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:23.295346 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:23.295787 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:23.296330 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:23.296874 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:23.297416 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:23.297534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:23.397862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:23.498153 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:23.598588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:23.698906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:23.799054 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:23.899494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:23.999688 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.099879 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.200063 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.300285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.400443 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.500651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.600887 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.701196 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.705486 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:24.705522 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:24.705563 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:24.705585 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:24.706006 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:24.706052 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:24.706078 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:24.707410 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:24.757734 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:24.757791 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:24.761392 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:24.801450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:24.811969 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:24.812374 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:24.812408 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:24.812433 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:24.813327 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:24.814324 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:24.815321 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:24.816330 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:24.816467 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:24.866851 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:24.867676 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:24.868468 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:24.869260 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:24.870044 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:24.870066 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:24.913360 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:24.913847 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:25.013937 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:25.114122 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:25.214519 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:25.314645 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:25.314692 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:25.314713 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:25.315130 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:25.315175 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:25.315201 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:25.316554 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:25.366913 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:25.366964 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:25.370488 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:25.421018 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:25.421450 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:25.421488 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:25.421533 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:25.422444 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:25.423447 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:25.424449 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:25.425454 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:25.425586 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:25.475783 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:25.476610 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:25.477405 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:25.478190 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:25.478973 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:25.478994 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:25.522213 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:26.028269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.028325 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:26.033635 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.033664 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:26.038911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.038927 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:26.044106 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.044120 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:26.044132 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:26.054753 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:26.065495 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:26.076294 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:26.292991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.293051 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:26.298323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.298339 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:26.303523 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.303541 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:26.308730 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.308746 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:26.308758 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:26.319402 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:26.330114 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:26.340861 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:26.557814 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.557874 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:26.563171 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.563187 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:26.568397 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.568413 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:26.573592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.573607 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:26.573619 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:26.584239 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:26.594989 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:26.605788 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:26.822422 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.822485 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:26.827784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.827826 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:26.833087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.833109 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:26.838357 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:26.838373 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:26.838384 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:26.838401 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:26.838415 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:26.838431 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:26.838881 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:26.839429 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:26.839978 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:26.840535 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:26.840660 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:26.940968 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.041380 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.141745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.241903 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.342267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.442355 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.542525 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.642682 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.742943 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.843015 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:27.943153 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.043580 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.143724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.243887 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.344190 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.444494 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.544743 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.645159 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.745472 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.845767 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:28.845817 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:28.845839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:28.846233 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:28.846274 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:28.846300 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:28.847651 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:28.898013 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:28.898073 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:28.901614 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:28.952170 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:28.952603 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:28.952642 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:28.952667 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:28.953573 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:28.954593 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:28.955599 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:28.956610 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:28.956760 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:29.007052 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:29.007901 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:29.008728 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:29.009535 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:29.010328 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:29.010352 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:29.053212 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:29.559388 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.559436 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:29.564780 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.564812 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:29.570073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.570090 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:29.575290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.575307 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:29.575320 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:29.585925 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:29.596505 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:29.607133 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:29.823676 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.823724 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:29.829096 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.829132 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:29.834456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.834476 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:29.839673 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:29.839690 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:29.839702 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:29.850293 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:29.860920 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:29.871548 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:29.885274 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:29.885311 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:29.885334 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:29.885356 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:29.885752 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:29.885793 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:29.885820 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:29.887169 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:29.937582 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:29.937640 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:29.941181 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:29.992065 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:29.992472 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:29.992510 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:29.992534 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:29.993436 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:29.994451 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:29.995459 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:29.996465 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:29.996606 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:30.046945 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:30.047790 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:30.048611 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:30.049413 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:30.050213 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:30.050237 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:30.093086 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:30.099278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.099310 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:30.104664 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.104688 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:30.109889 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.109905 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:30.115104 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.115121 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:30.115132 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:30.125681 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:30.136328 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:30.146953 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:30.363795 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.363838 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:30.369142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.369172 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:30.374426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.374444 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:30.379652 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:30.379668 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:30.379678 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:30.379695 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:30.379708 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:30.379721 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:30.380163 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:30.380716 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:30.381261 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:30.381812 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:30.381934 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:30.482021 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:30.582455 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:30.682581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:30.782685 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:30.882960 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:30.983341 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.083789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.184110 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.284212 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.384353 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.484606 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.585003 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.685315 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.785782 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.886017 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:31.986096 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:32.086172 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:32.186564 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:32.286829 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:32.387023 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:32.387071 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:32.387094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:32.387484 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:32.387520 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:32.387546 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:32.388894 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:32.438969 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:32.439018 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:32.442549 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:32.493213 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:32.493645 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:32.493686 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:32.493711 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:32.494606 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:32.495602 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:32.496609 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:32.497614 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:32.497745 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:32.547960 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:32.548788 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:32.549582 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:32.550366 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:32.551152 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:32.551176 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:32.594471 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:33.100363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.100418 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:33.105682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.105701 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:33.110932 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.110950 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:33.116138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.116159 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:33.116171 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:33.126800 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:33.137544 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:33.148333 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:33.365252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.365312 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:33.370614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.370632 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:33.375809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.375823 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:33.381010 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.381026 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:33.381038 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:33.391661 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:33.402422 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:33.413187 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:33.629965 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.630025 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:33.635315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.635332 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:33.640526 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.640543 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:33.645722 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.645736 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:33.645748 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:33.656403 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:33.667157 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:33.677895 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:33.894738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.894798 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:33.900089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.900105 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:33.905291 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.905308 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:33.910485 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:33.910500 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:33.910511 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:33.910528 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:33.910541 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:33.910554 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:33.910997 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:33.911539 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:33.912084 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:33.912626 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:33.912748 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:34.013028 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.113441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.213757 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.314080 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.414523 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.514588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.614729 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.714906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.718419 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:34.718455 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:34.718477 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:34.718498 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:34.718913 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:34.718957 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:34.718983 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:34.720327 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:34.770634 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:34.770683 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:34.774205 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:34.815286 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:34.824961 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:34.825390 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:34.825427 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:34.825452 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:34.826350 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:34.827347 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:34.828349 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:34.829361 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:34.829498 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:34.879862 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:34.880684 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:34.881478 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:34.882262 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:34.883047 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:34.883069 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:34.926343 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:34.926820 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.027050 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.127397 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.227603 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.327674 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.427759 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.528057 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.628289 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.728695 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.828972 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.929177 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:35.929216 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:35.929238 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:35.929652 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:35.929695 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:35.929721 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:35.931056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:35.981359 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:35.981410 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:35.984945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:36.035811 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:36.036196 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:36.036238 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:36.036263 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:36.037167 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:36.038169 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:36.039165 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:36.040170 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:36.040315 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:36.090737 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:36.091557 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:36.092349 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:36.093143 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:36.093926 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:36.093948 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:36.137202 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:36.643243 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.643289 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:36.648564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.648582 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:36.653774 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.653791 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:36.658990 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.659005 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:36.659017 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:36.669674 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:36.680422 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:36.691184 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:36.907894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.907954 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:36.913233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.913250 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:36.918446 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.918462 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:36.923615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:36.923642 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:36.923655 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:36.934253 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:36.945002 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:36.955793 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:37.172599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.172666 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:37.177963 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.177980 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:37.183161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.183177 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:37.188370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.188386 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:37.188398 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:37.199056 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:37.209780 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:37.220572 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:37.437269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.437329 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:37.442637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.442654 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:37.447854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.447870 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:37.453051 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:37.453066 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:37.453077 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:37.453094 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:37.453108 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:37.453120 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:37.453562 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:37.454104 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:37.454645 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:37.455185 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:37.455304 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:37.555376 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:37.655474 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:37.755882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:37.856176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:37.956531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.056799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.157081 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.257174 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.357480 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.457909 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.558239 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.658442 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.758701 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.858795 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:38.958983 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:39.059098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:39.063723 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:39.063758 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:39.063780 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:39.063800 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:39.064204 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:39.064248 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:39.064274 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:39.065605 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:39.115885 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:39.115934 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:39.119464 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:39.159404 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:39.170242 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:39.170671 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:39.170711 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:39.170736 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:39.171635 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.172635 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.173639 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.174632 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.174763 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:39.225146 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:39.225963 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:39.226752 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:39.227536 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:39.228335 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:39.228362 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:39.271667 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:39.272142 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:39.372261 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:39.472600 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:39.472645 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:39.472666 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:39.473084 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:39.473127 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:39.473153 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:39.474490 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:39.524787 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:39.524833 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:39.528357 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:39.578951 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:39.579392 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:39.579432 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:39.579477 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:39.580389 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.581398 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.582392 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.583394 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:39.583529 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:39.633771 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:39.634615 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:39.635423 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:39.636224 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:39.637026 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:39.637051 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:39.679882 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:40.185991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.186048 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:40.191534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.191566 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:40.196830 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.196846 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:40.202045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.202061 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:40.202073 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:40.212671 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:40.223302 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:40.233940 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:40.450510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.450552 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:40.455910 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.455940 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:40.461239 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.461262 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:40.466466 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.466482 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:40.466494 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:40.477084 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:40.487699 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:40.498326 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:40.714894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.714935 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:40.720290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.720320 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:40.725626 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.725644 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:40.730867 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.730883 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:40.730895 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:40.741474 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:40.752138 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:40.762785 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:40.979387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.979426 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:40.984794 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.984842 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:40.990161 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.990178 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:40.995374 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:40.995390 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:40.995401 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:40.995418 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:40.995431 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:40.995444 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:40.995887 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:40.996437 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:40.996989 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:40.997535 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:40.997656 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:41.098080 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.198541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.298939 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.399233 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.499598 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.599995 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.700210 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.800475 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:41.900745 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.001031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.101127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.201386 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.301583 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.401914 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.502163 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.602430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.702801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.803053 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:42.903450 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:43.003746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:43.003801 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:43.003823 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:43.004184 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:43.004228 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:43.004254 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:43.005607 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:43.055652 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:43.055708 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:43.059251 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:43.110065 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:43.110493 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:43.110530 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:43.110555 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:43.111462 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.112473 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.113487 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.114496 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.114632 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:43.165010 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:43.165844 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:43.166648 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:43.167443 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:43.168244 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:43.168273 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:43.211123 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:43.414988 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:43.415027 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:43.415049 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:43.415069 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:43.415462 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:43.415502 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:43.415528 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:43.416886 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:43.466928 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:43.466987 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:43.470538 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:43.521253 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:43.521661 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:43.521696 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:43.521721 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:43.522625 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.523639 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.524667 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.525682 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:43.525820 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:43.576200 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:43.577034 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:43.577839 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:43.578637 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:43.579434 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:43.579459 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:43.622304 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:43.717344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:43.717379 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:43.728441 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:43.728486 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:43.733840 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:43.733872 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:43.739168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:43.739185 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:43.739197 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:43.749790 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:43.760444 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:43.771072 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:43.987663 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:43.987705 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:43.993012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:43.993030 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:43.998241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:43.998259 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:44.003460 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.003482 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:44.003495 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:44.014073 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:44.024739 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:44.035368 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:44.251828 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.251874 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:44.257164 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.257181 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:44.262377 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.262393 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:44.267569 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.267584 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:44.267597 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:44.278216 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:44.288957 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:44.299704 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:44.516344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.516407 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:44.521750 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.521769 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:44.526970 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.526989 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:44.532183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:44.532201 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:44.532213 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:44.532231 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:44.532246 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:44.532259 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:44.532704 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:44.533260 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:44.533807 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:44.534360 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:44.534482 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:44.634672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:44.735066 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:44.835338 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:44.935706 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.036116 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.136358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.236601 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.337005 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.437403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.537639 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.638063 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.738410 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.838641 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:45.938898 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:46.039191 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:46.139449 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:46.239736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:46.339961 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:46.440220 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:46.540341 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:46.540392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:46.540415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:46.540811 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:46.540855 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:46.540881 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:46.542233 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:46.592563 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:46.592619 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:46.596177 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:46.646998 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:46.647408 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:46.647445 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:46.647469 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:46.648391 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:46.649406 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:46.650419 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:46.651428 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:46.651565 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:46.701872 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:46.702709 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:46.703511 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:46.704308 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:46.705109 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:46.705134 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:46.747996 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:47.253993 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.254042 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:47.259416 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.259447 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:47.264694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.264711 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:47.269937 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.269954 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:47.269966 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:47.280545 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:47.291155 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:47.301781 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:47.518373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.518412 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:47.523744 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.523774 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:47.529069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.529086 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:47.534280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.534296 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:47.534308 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:47.544889 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:47.555489 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:47.566136 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:47.782773 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.782813 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:47.788164 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.788198 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:47.793506 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.793523 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:47.798734 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:47.798750 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:47.798762 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:47.809351 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:47.819967 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:47.830609 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:47.844355 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:47.844400 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:47.844431 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:47.844452 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:47.844848 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:47.844893 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:47.844919 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:47.846268 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:47.896598 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:47.896654 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:47.900194 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:47.950980 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:47.951392 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:47.951428 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:47.951453 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:47.952359 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:47.953398 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:47.954410 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:47.955418 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:47.955554 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:48.005746 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:48.006597 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:48.007395 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:48.008197 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:48.009000 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:48.009025 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:48.051809 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:48.058007 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:48.058035 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:48.063329 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:48.063358 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:48.068674 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:48.068690 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:48.073899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:48.073915 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:48.073925 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:48.073941 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:48.073955 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:48.073967 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:48.074414 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:48.074962 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:48.075511 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:48.076055 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:48.076178 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:48.176268 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.276603 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.376858 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.477227 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.577643 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.677732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.778133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.878374 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:48.978790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.078976 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.179230 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.279368 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.379550 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.479939 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.580191 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.680267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.780433 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.880789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:49.980857 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:50.080982 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:50.081029 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:50.081051 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:50.081467 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:50.081511 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:50.081536 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:50.082871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:50.133089 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:50.133135 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:50.136664 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:50.187493 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:50.187926 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:50.187967 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:50.187991 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:50.188894 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:50.189902 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:50.190896 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:50.191892 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:50.192022 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:50.242123 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:50.242943 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:50.243732 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:50.244526 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:50.245319 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:50.245340 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:50.288591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:50.794691 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:50.794739 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:50.800099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:50.800130 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:50.805416 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:50.805434 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:50.810613 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:50.810629 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:50.810641 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:50.821244 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:50.831869 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:50.842520 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:51.058971 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.059021 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:51.064342 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.064371 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:51.069707 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.069723 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:51.074916 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.074942 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:51.074955 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:51.085600 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:51.096389 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:51.107172 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:51.323671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.323731 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:51.329056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.329088 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:51.334369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.334385 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:51.339574 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.339589 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:51.339601 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:51.350219 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:51.360966 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:51.371735 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:51.588596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.588667 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:51.593994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.594024 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:51.599278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.599293 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:51.604474 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:51.604489 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:51.604499 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:51.604517 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:51.604530 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:51.604543 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:51.604985 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:51.605528 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:51.606070 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:51.606609 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:51.606727 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:51.707139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:51.807621 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:51.907882 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.007998 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.108198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.208594 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.211715 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:52.211747 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:52.211769 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:52.211789 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:52.212173 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:52.212212 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:52.212239 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:52.213583 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:52.263692 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:52.263745 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:52.267301 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:52.308964 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.317936 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:52.318344 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:52.318380 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:52.318405 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:52.319305 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:52.320332 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:52.321347 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:52.322356 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:52.322491 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:52.372588 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:52.373425 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:52.374226 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:52.375027 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:52.375825 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:52.375850 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:52.418703 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:52.419131 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.519249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.619352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.719729 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.819953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:52.920026 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.020209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.120310 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.220391 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.321042 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.421373 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.521690 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.621790 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:53.621839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:53.621874 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:53.622266 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:53.622303 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:53.622329 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:53.623685 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:53.673807 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:53.673863 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:53.677410 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:53.728175 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:53.728589 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:53.728645 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:53.728671 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:53.729577 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:53.730586 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:53.731596 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:53.732616 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:53.732763 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:53.783064 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:53.783899 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:53.784721 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:53.785526 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:53.786322 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:53.786346 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:53.829208 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:54.335145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.335202 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:54.340672 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.340715 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:54.346003 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.346019 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:54.351213 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.351229 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:54.351240 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:54.361819 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:54.372442 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:54.383078 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:54.599681 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.599721 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:54.605045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.605074 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:54.610373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.610402 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:54.615593 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.615607 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:54.615618 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:54.626259 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:54.636995 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:54.647782 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:54.864663 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.864723 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:54.870045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.870076 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:54.875321 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.875336 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:54.880528 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:54.880545 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:54.880557 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:54.891206 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:54.901960 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:54.912695 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:55.129497 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:55.129565 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:55.134898 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:55.134945 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:55.140236 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:55.140253 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:55.145432 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:55.145447 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:55.145458 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:55.145475 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:55.145488 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:55.145501 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:55.145943 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:55.146486 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:55.147028 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:55.147569 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:55.147688 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:55.247842 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:55.348014 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:55.448211 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:55.548645 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:55.648981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:55.749173 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:55.849570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:55.949743 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.050092 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.150470 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.250857 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.351001 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.451239 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.551607 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.651734 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.751897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.852209 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:56.952420 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:57.052685 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:57.152965 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:57.153004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:05:57.153026 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:57.153443 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:57.153487 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:05:57.153513 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:57.154848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:57.157936 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:05:57.157971 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:05:57.157992 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:05:57.158012 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:05:57.158445 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:57.158489 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:05:57.158515 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:57.159849 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:05:57.204904 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:57.204952 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:05:57.208477 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:57.210058 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:05:57.210100 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:05:57.213619 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:05:57.259343 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:57.259775 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:57.259815 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:05:57.259840 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:05:57.260740 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.261746 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.262743 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.263738 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.263869 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:57.264707 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:05:57.265133 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:05:57.265174 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:05:57.265199 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:05:57.266091 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.267089 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.268085 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.269088 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:05:57.269215 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:05:57.314226 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:57.315045 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:57.315833 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:57.316623 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:57.317414 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:05:57.317435 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:57.360749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:57.361212 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:05:57.362034 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:57.362822 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:57.363651 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:05:57.364451 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:05:57.364481 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:05:57.407835 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:05:57.866842 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:57.866904 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:05:57.872225 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:57.872255 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:05:57.877493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:57.877510 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:05:57.882689 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:57.882703 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:05:57.882714 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:57.893359 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:57.904108 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:57.914901 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:58.131698 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.131766 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:05:58.137089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.137119 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:05:58.142410 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.142426 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:05:58.147615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.147631 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:05:58.147643 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:58.158267 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:58.168973 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:58.179748 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:58.396327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.396388 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:05:58.401717 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.401746 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:05:58.407007 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.407022 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:05:58.412210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.412226 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:05:58.412238 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:05:58.422874 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:05:58.433643 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:05:58.444453 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:05:58.661239 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.661299 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:05:58.666619 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.666649 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:05:58.671936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.671951 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:05:58.677131 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:05:58.677147 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:05:58.677158 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:05:58.677176 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:05:58.677189 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:05:58.677202 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:05:58.677644 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:58.678188 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:58.678730 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:58.679271 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:05:58.679390 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:05:58.779500 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:58.879613 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:58.979855 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.080005 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.180097 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.280216 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.380577 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.480766 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.581055 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.681360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.781743 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.882043 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:05:59.982336 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.082512 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.182737 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.283023 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.383405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.483717 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.583789 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.684178 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:00.684219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:00.684242 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:00.684657 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:00.684702 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:00.684729 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:00.686064 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:00.736297 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:00.736347 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:00.739871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:00.790566 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:00.790996 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:00.791038 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:00.791064 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:00.791964 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:00.792975 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:00.793976 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:00.794974 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:00.795107 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:00.845325 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:00.846146 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:00.846933 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:00.847719 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:00.848507 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:00.848534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:00.891858 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:01.397882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.397937 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:01.403307 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.403337 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:01.408651 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.408668 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:01.413865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.413882 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:01.413894 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:01.424469 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:01.435114 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:01.445713 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:01.662361 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.662400 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:01.667737 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.667765 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:01.673051 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.673074 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:01.678263 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.678279 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:01.678291 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:01.688885 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:01.699516 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:01.710147 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:01.926691 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.926728 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:01.932076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.932106 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:01.937434 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.937451 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:01.942629 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:01.942645 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:01.942657 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:01.953276 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:01.963879 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:01.974523 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:01.988220 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:01.988255 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:01.988277 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:01.988297 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:01.988721 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:01.988769 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:01.988796 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:01.990135 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:02.040248 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:02.040305 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:02.043849 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:02.094521 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:02.094929 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:02.094964 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:02.094989 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:02.095890 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:02.096938 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:02.097951 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:02.098960 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:02.099094 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:02.149262 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:02.150093 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:02.150893 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:02.151689 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:02.152505 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:06:02.152535 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:02.195392 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:02.201625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:02.201659 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:02.206998 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:02.207013 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:02.212215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:02.212231 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:02.217431 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:02.217447 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:02.217457 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:02.217473 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:02.217487 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:02.217500 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:02.217939 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:02.218489 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:02.219035 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:02.219587 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:02.219707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:02.319951 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:02.420111 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:02.520367 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:02.620666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:02.720779 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:02.821167 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:02.921279 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.021665 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.121775 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.222154 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.322457 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.422606 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.523007 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.623331 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.723747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.824204 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:03.924601 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:04.024834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:04.125285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:04.225588 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:04.225630 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:04.225652 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:04.226044 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:04.226082 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:04.226108 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:04.227458 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:04.277584 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:04.277634 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:04.281178 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:04.331979 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:04.332384 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:04.332420 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:04.332445 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:04.333348 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:04.334368 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:04.335375 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:04.336388 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:04.336528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:04.386771 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:04.387601 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:04.388402 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:04.389205 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:04.390003 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:04.390027 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:04.432866 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:04.938772 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:04.938825 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:04.944305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:04.944336 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:04.949597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:04.949616 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:04.954833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:04.954849 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:04.954861 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:04.965450 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:04.976088 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:04.986717 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:05.203158 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.203200 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:05.208539 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.208566 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:05.213855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.213871 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:05.219077 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.219094 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:05.219105 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:05.229690 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:05.240331 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:05.250970 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:05.467699 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.467739 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:05.473103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.473132 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:05.478481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.478515 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:05.483708 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.483724 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:05.483736 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:05.494346 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:05.504989 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:05.515638 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:05.732069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.732107 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:05.737460 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.737489 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:05.742827 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.742842 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:05.748033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:05.748049 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:05.748059 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:05.748076 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:05.748089 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:05.748104 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:05.748554 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:05.749105 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:05.749654 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:05.750199 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:05.750320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:05.850741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:05.951128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.051266 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.151672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.251904 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.352050 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.355538 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:06.355573 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:06.355595 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:06.355616 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:06.356036 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:06.356081 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:06.356107 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:06.357446 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:06.407506 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:06.407557 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:06.411085 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:06.452268 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.461613 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:06.462045 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:06.462087 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:06.462112 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:06.463011 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:06.464010 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:06.465007 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:06.466008 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:06.466140 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:06.516408 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:06.517228 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:06.518017 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:06.518801 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:06.519585 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:06:06.519607 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:06.562958 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:06.563434 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.663724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.764056 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.864198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:06.964294 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.064720 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.164979 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.265390 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.365741 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.465819 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.566100 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.666183 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.766522 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:07.766560 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:07.766582 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:07.766995 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:07.767039 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:07.767065 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:07.768402 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:07.818718 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:07.818764 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:07.822298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:07.872832 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:07.873265 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:07.873324 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:07.873350 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:07.874248 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:07.875249 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:07.876245 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:07.877246 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:07.877378 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:07.927752 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:07.928572 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:07.929366 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:07.930149 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:07.930935 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:07.930956 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:07.974248 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:08.480123 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.480187 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:08.485507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.485536 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:08.490802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.490816 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:08.495994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.496009 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:08.496021 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:08.506671 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:08.517431 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:08.528207 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:08.745035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.745095 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:08.750415 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.750445 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:08.755762 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.755777 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:08.760979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:08.760997 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:08.761009 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:08.771661 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:08.782419 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:08.793200 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:09.010042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.010110 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:09.015444 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.015474 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:09.020750 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.020766 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:09.025963 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.025978 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:09.025989 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:09.036549 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:09.047294 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:09.058048 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:09.274539 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.274599 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:09.279938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.279967 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:09.285264 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.285279 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:09.290458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:09.290472 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:09.290482 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:09.290500 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:09.290513 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:09.290527 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:09.290969 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:09.291512 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:09.292053 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:09.292598 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:09.292718 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:09.393031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:09.493297 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:09.593366 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:09.693572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:09.793938 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:09.894284 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:09.994724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.095130 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.195311 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.295545 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.395660 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.495880 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.596058 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.696504 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.700396 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:10.700432 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:10.700454 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:10.700474 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:10.700892 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:10.700936 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:10.700962 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:10.702298 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:10.752576 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:10.752623 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:10.756146 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:10.796608 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:10.806855 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:10.807284 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:10.807325 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:10.807350 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:10.808250 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:10.809278 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:10.810276 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:10.811272 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:10.811402 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:10.861515 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:10.862334 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:10.863124 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:10.863907 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:10.864718 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:06:10.864746 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:10.908073 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:10.908548 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:11.008797 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:11.109057 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:11.209421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:11.309572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:11.309612 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:11.309634 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:11.310051 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:11.310094 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:11.310119 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:11.311461 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:11.361548 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:11.361595 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:11.365159 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:11.416011 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:11.416420 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:11.416458 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:11.416483 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:11.417382 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:11.418380 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:11.419376 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:11.420390 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:11.420529 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:11.470566 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:11.471386 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:11.472177 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:11.472975 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:11.473759 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:11.473780 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:11.517075 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:12.023053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.023123 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:12.028445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.028476 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:12.033722 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.033738 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:12.038915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.038930 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:12.038941 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:12.049589 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:12.060344 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:12.071130 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:12.287858 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.287918 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:12.293242 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.293273 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:12.298535 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.298550 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:12.303727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.303742 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:12.303754 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:12.314404 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:12.325162 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:12.335943 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:12.552524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.552584 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:12.557924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.557954 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:12.563223 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.563238 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:12.568419 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.568435 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:12.568447 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:12.579074 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:12.589847 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:12.600569 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:12.817466 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.817526 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:12.822850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.822879 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:12.828168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.828185 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:12.833362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:12.833377 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:12.833387 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:12.833405 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:12.833418 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:12.833431 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:12.833872 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:12.834415 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:12.834956 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:12.835498 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:12.835616 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:12.935676 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.035953 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.136372 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.239098 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.339305 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.439377 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.539822 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.640126 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.740515 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.840803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:13.941225 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.041297 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.141444 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.241763 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.342133 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.442551 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.542948 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.643176 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.743401 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.843712 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:14.843757 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:14.843781 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:14.844198 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:14.844248 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:14.844276 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:14.845611 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:14.895645 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:14.895694 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:14.899233 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:14.949799 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:14.950232 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:14.950274 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:14.950300 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:14.951199 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:14.952200 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:14.953208 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:14.954204 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:14.954336 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:15.004470 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:15.005299 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:15.006092 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:15.006878 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:15.007664 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:15.007687 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:15.051073 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:15.054240 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:15.054279 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:15.054301 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:15.054322 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:15.054743 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:15.054788 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:15.054814 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:15.056163 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:15.106553 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:15.106603 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:15.110131 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:15.160937 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:15.161370 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:15.161409 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:15.161434 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:15.162330 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:15.163328 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:15.164330 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:15.165332 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:15.165464 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:15.215558 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:15.216386 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:15.217180 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:15.217966 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:15.218749 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:06:15.218771 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:15.262042 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:15.557018 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.557062 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:15.562384 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.562412 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:15.567685 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.567700 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:15.572874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.572889 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:15.572900 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:15.583518 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:15.594284 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:15.605031 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:15.821912 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.821972 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:15.827224 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.827242 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:15.832442 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.832458 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:15.837653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:15.837668 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:15.837690 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:15.848333 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:15.859078 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:15.869817 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:16.086565 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.086632 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:16.091926 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.091942 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:16.097121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.097136 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:16.102313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.102327 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:16.102339 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:16.112944 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:16.123711 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:16.134492 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:16.351223 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.351281 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:16.356549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.356567 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:16.361763 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.361780 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:16.366983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:16.367001 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:16.367012 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:16.367030 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:16.367043 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:16.367056 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:16.367518 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:16.368063 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:16.368605 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:16.369149 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:16.369267 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:16.469604 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:16.569867 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:16.669950 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:16.770126 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:16.870392 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:16.970760 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.071075 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.171448 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.271756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.371875 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.472200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.572438 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.672502 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.772869 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.873037 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:17.973294 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:18.073747 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:18.174044 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:18.274135 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:18.374580 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:18.374623 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:18.374645 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:18.375060 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:18.375104 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:18.375129 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:18.376470 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:18.426510 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:18.426558 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:18.430085 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:18.480621 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:18.481051 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:18.481092 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:18.481116 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:18.482016 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:18.483013 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:18.484010 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:18.485009 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:18.485148 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:18.535244 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:18.536064 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:18.536856 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:18.537649 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:18.538434 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:18.538455 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:18.581782 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:19.087854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.087908 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:19.093250 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.093279 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:19.098520 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.098536 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:19.103711 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.103726 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:19.103738 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:19.114376 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:19.125129 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:19.135918 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:19.352459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.352519 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:19.357863 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.357893 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:19.363175 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.363190 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:19.368392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.368412 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:19.368424 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:19.379084 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:19.389815 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:19.400567 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:19.414431 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:19.414491 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:19.414515 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:19.414537 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:19.414955 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:19.415000 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:19.415026 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:19.416362 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:19.466557 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:19.466607 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:19.470139 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:19.520979 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:19.521415 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:19.521454 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:19.521479 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:19.522378 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:19.523375 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:19.524391 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:19.525397 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:19.525527 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:19.575841 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:19.576667 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:19.577461 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:19.578244 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:19.579030 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:06:19.579052 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:19.622293 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:19.628512 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.628547 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:19.633834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.633860 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:19.639133 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.639148 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:19.644326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.644343 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:19.644355 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:19.655010 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:19.665787 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:19.676579 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:19.893482 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.893542 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:19.898864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.898895 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:19.904177 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.904195 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:19.909378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:19.909393 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:19.909404 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:19.909421 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:19.909435 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:19.909448 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:19.909890 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:19.910433 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:19.910974 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:19.911514 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:19.911633 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:20.011863 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.112053 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.212402 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.312661 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.412978 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.513094 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.613411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.713694 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.814040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:20.914104 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.014449 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.114528 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.214926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.315113 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.415446 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.515679 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.616034 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.716419 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.816803 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.917031 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:21.917072 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:21.917094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:21.917510 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:21.917554 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:21.917580 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:21.918919 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:21.968981 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:21.969027 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:21.972553 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:22.023336 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:22.023774 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:22.023832 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:22.023858 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:22.024766 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:22.025771 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:22.026769 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:22.027763 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:22.027895 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:22.078029 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:22.078848 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:22.079635 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:22.080419 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:22.081211 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:22.081232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:22.124574 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:22.630562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.630611 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:22.635927 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.635956 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:22.641220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.641235 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:22.646413 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.646427 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:22.646438 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:22.657027 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:22.667795 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:22.678568 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:22.895197 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.895258 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:22.900591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.900622 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:22.905897 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.905911 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:22.911110 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:22.911125 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:22.911137 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:22.921787 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:22.932559 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:22.943341 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:23.160053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.160122 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:23.165464 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.165493 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:23.170798 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.170817 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:23.176012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.176027 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:23.176038 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:23.186691 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:23.197458 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:23.208244 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:23.425155 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.425215 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:23.430560 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.430590 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:23.435888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.435903 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:23.441083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:23.441098 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:23.441108 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:23.441125 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:23.441139 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:23.441152 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:23.441593 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:23.442136 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:23.442679 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:23.443220 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:23.443339 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:23.543679 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:23.644041 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:23.647142 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:23.647178 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:23.647199 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:23.647220 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:23.647636 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:23.647679 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:23.647705 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:23.649041 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:23.699094 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:23.699143 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:23.702681 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:23.744201 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:23.753535 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:23.753966 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:23.754007 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:23.754032 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:23.754931 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:23.755963 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:23.757003 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:23.758015 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:23.758146 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:23.808443 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:23.809263 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:23.810052 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:23.810836 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:23.811618 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:06:23.811639 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:23.854978 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:23.855456 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:23.955900 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.056040 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.156164 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.256368 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.356693 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.456867 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.557197 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.657530 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.757947 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.858292 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:24.958572 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:25.059014 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:25.159364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:25.259671 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:25.359754 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:25.459896 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:25.459939 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:25.459961 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:25.460350 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:25.460391 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:25.460417 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:25.461757 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:25.511828 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:25.511874 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:25.515398 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:25.565900 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:25.566332 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:25.566372 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:25.566397 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:25.567295 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:25.568294 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:25.569297 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:25.570293 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:25.570425 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:25.620774 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:25.621594 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:25.622382 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:25.623165 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:25.623951 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:25.623972 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:25.667284 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:26.173113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.173205 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:26.178531 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.178560 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:26.183837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.183852 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:26.189043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.189057 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:26.189069 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:26.199717 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:26.210484 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:26.221268 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:26.437968 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.438028 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:26.443353 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.443381 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:26.448668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.448683 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:26.453863 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.453877 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:26.453889 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:26.464570 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:26.475329 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:26.486062 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:26.702953 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.703013 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:26.708338 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.708367 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:26.713591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.713606 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:26.718784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.718798 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:26.718810 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:26.729451 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:26.740205 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:26.750975 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:26.967669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.967729 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:26.973069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.973099 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:26.978396 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.978413 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:26.983598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:26.983614 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:26.983624 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:26.983641 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:26.983655 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:26.983668 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:26.984110 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:26.984655 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:26.985201 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:26.985745 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:26.985864 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:27.086052 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.186293 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.286620 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.386984 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.487284 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.587424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.687866 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.788175 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.888591 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.988721 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:27.992231 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:27.992268 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:27.992290 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:27.992311 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:27.992730 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:27.992775 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:27.992802 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:27.994142 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:28.044493 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:28.044551 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:28.048088 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:28.089048 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.098699 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:28.099132 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:28.099173 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:28.099197 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:28.100098 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:28.101110 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:28.102115 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:28.103121 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:28.103256 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:28.153674 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:28.154501 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:28.155299 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:28.156087 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:28.156882 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:06:28.156911 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:28.200142 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:28.200652 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.300780 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.401073 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.501205 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.601342 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.701462 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.801887 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:28.902214 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:29.002496 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:29.002557 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:29.002580 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:29.002995 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:29.003040 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:29.003066 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:29.004409 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:29.054760 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:29.054812 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:29.058313 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:29.108871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:29.109308 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:29.109349 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:29.109374 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:29.110275 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:29.111274 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:29.112281 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:29.113281 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:29.113414 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:29.163658 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:29.164498 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:29.165291 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:29.166075 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:29.166859 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:29.166880 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:29.210062 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:29.716142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.716200 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:29.721474 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.721491 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:29.726678 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.726693 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:29.731900 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.731915 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:29.731926 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:29.742581 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:29.753347 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:29.764088 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:29.980967 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.981029 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:29.986352 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.986381 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:29.991601 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.991615 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:29.996796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:29.996811 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:29.996836 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:30.007479 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:30.018216 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:30.028969 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:30.245695 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.245755 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:30.251077 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.251107 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:30.256413 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.256441 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:30.261595 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.261609 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:30.261621 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:30.272277 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:30.283042 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:30.293847 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:30.510450 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.510515 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:30.515833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.515863 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:30.521150 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.521166 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:30.526370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:30.526385 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:30.526397 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:30.526415 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:30.526429 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:30.526443 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:30.526885 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:30.527428 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:30.527970 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:30.528512 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:30.528634 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:30.629035 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:30.729298 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:30.829666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:30.929965 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.030419 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.130809 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.231273 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.331490 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.431771 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.532136 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.632482 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.732656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.832862 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:31.933254 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:32.033473 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:32.133739 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:32.234231 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:32.334348 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:32.337468 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:32.337505 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:32.337527 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:32.337547 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:32.337963 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:32.338009 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:32.338035 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:32.339370 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:32.389535 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:32.389583 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:32.393110 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:32.434638 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:32.443963 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:32.444366 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:32.444399 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:32.444423 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:32.445319 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.446319 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.447313 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.448309 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.448446 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:32.498580 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:32.499398 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:32.500188 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:32.500981 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:32.501766 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:06:32.501788 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:32.545063 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:32.545542 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:32.545581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:32.545603 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:32.546019 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:32.546061 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:32.546087 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:32.547423 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:32.597727 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:32.597775 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:32.601313 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:32.651871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:32.652282 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:32.652319 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:32.652364 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:32.653262 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.654260 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.655257 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.656254 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:32.656393 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:32.706558 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:32.707380 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:32.708170 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:32.708975 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:32.709759 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:32.709780 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:32.753034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:33.259076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.259130 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:33.264410 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.264429 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:33.269599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.269616 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:33.274817 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.274832 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:33.274844 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:33.285481 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:33.296273 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:33.307040 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:33.523984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.524044 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:33.529346 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.529364 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:33.534562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.534579 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:33.539787 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.539804 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:33.539816 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:33.550408 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:33.561019 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:33.571685 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:33.988780 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.988821 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:33.994110 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.994132 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:33.999395 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:33.999418 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:34.004585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:34.004607 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:34.004620 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:34.015233 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:34.025872 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:34.036509 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:34.253015 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:34.253059 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:34.258378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:34.258395 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:34.263605 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:34.263622 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:34.268820 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:34.268836 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:34.268847 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:34.268864 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:34.268878 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:34.268891 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:34.269334 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:34.269883 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:34.270432 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:34.270981 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:34.271103 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:34.371333 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:34.471584 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:34.572043 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:34.672328 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:34.772656 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:34.872897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:34.973307 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.073573 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.173865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.274318 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.374560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.474843 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.575152 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.675275 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.775476 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.875714 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:35.975989 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:36.076132 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:36.176501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:36.276581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:36.276631 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:36.276654 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:36.277047 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:36.277087 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:36.277113 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:36.278457 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:36.328595 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:36.328654 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:36.332196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:36.382925 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:36.383354 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:36.383392 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:36.383417 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:36.384342 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.385370 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.386386 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.387391 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.387538 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:36.437642 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:36.438477 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:36.439283 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:36.440083 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:36.440895 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:36.440924 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:36.483722 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:36.687436 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:36.687479 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:36.687501 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:36.687521 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:36.687911 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:36.687948 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:36.687974 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:36.689329 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:36.739413 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:36.739468 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:36.743000 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:36.793623 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:36.794032 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:36.794068 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:36.794093 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:36.794996 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.796007 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.797016 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.798029 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:36.798167 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:36.848365 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:36.849202 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:36.850006 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:36.850804 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:36.851602 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:06:36.851627 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:36.894496 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:36.989924 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:36.989962 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:36.995288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:36.995317 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:37.000515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.000537 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:37.005734 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.005750 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:37.005762 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:37.016381 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:37.027001 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:37.037668 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:37.254104 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.254147 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:37.259484 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.259502 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:37.264705 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.264724 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:37.269922 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.269939 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:37.269951 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:37.280506 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:37.291133 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:37.301792 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:37.518249 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.518287 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:37.523614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.523631 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:37.528847 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.528863 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:37.534060 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.534077 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:37.534089 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:37.544666 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:37.555302 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:37.565929 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:37.782365 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.782402 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:37.787734 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.787751 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:37.792946 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.792963 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:37.798156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:37.798173 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:37.798183 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:37.798200 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:37.798213 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:37.798226 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:37.798670 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:37.799218 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:37.799767 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:37.800318 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:37.800443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:37.900582 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.000766 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.100891 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.200997 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.301395 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.401616 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.501893 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.602263 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.702467 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.802917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:38.903333 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.003592 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.104056 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.204360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.304707 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.405112 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.505367 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.605615 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.705764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.806010 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:39.806056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:39.806079 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:39.806470 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:39.806510 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:39.806536 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:39.807885 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:39.858255 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:39.858312 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:39.861876 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:39.912651 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:39.913064 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:39.913101 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:39.913126 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:39.914031 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:39.915044 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:39.916055 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:39.917065 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:39.917208 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:39.967549 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:39.968396 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:39.969205 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:39.970005 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:39.970807 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:39.970832 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:40.013707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:40.519945 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.519989 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:40.525270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.525292 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:40.530538 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.530559 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:40.535782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.535798 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:40.535810 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:40.546387 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:40.556999 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:40.567659 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:40.784192 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.784235 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:40.789602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.789623 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:40.794830 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.794847 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:40.800043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:40.800059 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:40.800071 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:40.810657 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:40.821301 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:40.831928 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:41.048566 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.048615 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:41.053950 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.053967 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:41.059160 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.059176 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:41.064384 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.064401 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:41.064413 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:41.074994 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:41.085624 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:41.096279 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:41.110007 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:41.110050 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:41.110072 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:41.110092 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:41.110486 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:41.110526 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:41.110552 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:41.111899 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:41.162268 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:41.162324 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:41.165872 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:41.216655 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:41.217065 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:41.217102 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:41.217126 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:41.218025 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:41.219042 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:41.220088 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:41.221119 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:41.221279 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:41.271650 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:41.272502 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:41.273310 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:41.274109 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:41.274908 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:06:41.274933 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:41.317719 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:41.323957 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.323995 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:41.329319 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.329336 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:41.334533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.334550 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:41.339765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:41.339794 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:41.339815 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:41.339848 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:41.339862 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:41.339874 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:41.340320 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:41.340873 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:41.341431 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:41.341981 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:41.342103 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:41.442174 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:41.542405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:41.642501 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:41.742650 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:41.842834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:41.943044 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.043454 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.143891 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.244217 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.344451 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.444587 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.544864 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.644981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.745290 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.845526 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:42.945942 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:43.046171 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:43.146441 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:43.246576 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:43.346825 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:43.346871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:43.346893 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:43.347285 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:43.347324 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:43.347349 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:43.348724 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:43.399072 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:43.399129 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:43.402675 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:43.453280 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:43.456428 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:43.456491 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:43.456520 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:43.457430 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:43.458450 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:43.459461 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:43.460499 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:43.460642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:43.511020 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:43.511858 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:43.512668 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:43.513472 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:43.514268 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:43.514295 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:43.557125 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:44.063054 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.063106 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:44.068380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.068402 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:44.073609 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.073633 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:44.078854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.078871 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:44.078883 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:44.089460 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:44.100097 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:44.110744 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:44.327407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.327448 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:44.332738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.332756 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:44.337976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.337993 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:44.343191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.343208 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:44.343232 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:44.353819 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:44.364436 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:44.375070 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:44.591853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.591903 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:44.597240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.597258 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:44.602451 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.602467 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:44.607627 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.607644 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:44.607656 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:44.618237 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:44.628848 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:44.639499 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:44.856077 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.856117 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:44.861461 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.861479 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:44.866674 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.866690 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:44.871882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:44.871898 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:44.871909 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:44.871926 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:44.871940 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:44.871953 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:44.872397 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:44.872949 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:44.873495 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:44.874044 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:44.874165 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:44.974561 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.074670 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.174931 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.275214 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.375538 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.475994 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.479101 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:45.479133 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:45.479155 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:45.479175 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:45.479566 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:45.479601 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:45.479627 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:45.480990 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:45.531323 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:45.531381 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:45.534922 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:45.576395 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.585449 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:45.585859 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:45.585896 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:45.585920 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:45.586821 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:45.587834 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:45.588844 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:45.589854 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:45.589991 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:45.640325 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:45.641166 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:45.641972 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:45.642765 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:45.643563 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:06:45.643588 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:45.686438 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:45.686885 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.787011 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.887327 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:45.987531 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.087833 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.188215 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.288480 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.388624 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.488888 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.589169 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.689529 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.789811 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.889984 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:46.890030 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:46.890052 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:46.890444 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:46.890483 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:46.890509 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:46.891856 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:46.942226 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:46.942283 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:46.945825 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:46.996648 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:46.997060 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:46.997097 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:46.997140 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:46.998046 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:46.999056 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:47.000068 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:47.001102 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:47.001256 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:47.051576 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:47.052416 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:47.053226 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:47.054025 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:47.054818 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:47.054843 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:47.097685 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:47.603801 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.603845 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:47.609211 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.609242 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:47.614507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.614524 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:47.619716 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.619733 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:47.619745 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:47.630331 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:47.640947 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:47.651604 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:47.868407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.868447 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:47.873820 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.873850 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:47.879127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.879143 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:47.884340 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:47.884357 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:47.884369 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:47.894966 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:47.905599 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:47.916227 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:48.132889 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.132938 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:48.138332 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.138364 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:48.143699 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.143716 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:48.148913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.148930 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:48.148942 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:48.159524 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:48.170147 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:48.180791 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:48.397422 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.397485 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:48.402801 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.402860 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:48.408057 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.408072 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:48.413253 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:48.413268 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:48.413278 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:48.413296 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:48.413309 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:48.413322 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:48.413763 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:48.414306 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:48.414847 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:48.415389 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:48.415508 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:48.515695 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:48.615911 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:48.716121 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:48.816418 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:48.916802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.017182 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.117456 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.217581 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.317889 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.418129 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.518213 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.618517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.718965 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.819128 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.823365 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:49.823400 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:49.823422 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:49.823443 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:49.823860 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:49.823905 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:49.823931 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:49.825266 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:49.875646 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:49.875694 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:49.879227 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:49.919200 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:49.930012 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:49.930447 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:49.930488 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:49.930512 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:49.931412 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:49.932412 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:49.933435 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:49.934431 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:49.934561 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:49.984970 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:49.985789 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:49.986576 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:49.987362 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:49.988145 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:06:49.988197 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:50.031408 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:50.031892 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:50.132232 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:50.232356 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:50.332569 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:50.432974 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:50.433020 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:50.433042 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:50.433435 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:50.433474 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:50.433500 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:50.434854 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:50.484988 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:50.485038 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:50.488586 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:50.539212 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:50.539621 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:50.539656 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:50.539681 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:50.540605 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:50.541627 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:50.542638 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:50.543643 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:50.543778 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:50.594147 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:50.594976 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:50.595775 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:50.596574 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:50.597371 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:50.597395 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:50.640297 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:51.146270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.146325 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:51.151738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.151770 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:51.157074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.157090 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:51.162291 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.162307 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:51.162318 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:51.172897 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:51.183530 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:51.194157 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:51.410921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.410962 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:51.416326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.416355 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:51.421657 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.421673 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:51.426870 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.426886 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:51.426897 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:51.437523 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:51.448139 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:51.458801 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:51.675532 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.675574 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:51.680941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.680971 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:51.686287 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.686302 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:51.691496 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.691511 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:51.691523 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:51.702116 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:51.712743 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:51.723367 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:51.940004 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.940040 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:51.945361 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.945388 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:51.950658 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.950673 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:51.955874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:51.955890 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:51.955900 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:51.955917 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:51.955931 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:51.955944 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:51.956387 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:51.956939 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:51.957486 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:51.958032 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:51.958152 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:52.058462 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.158764 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.258930 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.359290 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.459699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.559821 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.659898 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.760218 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.860672 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:52.960884 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.061268 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.161547 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.261912 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.362329 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.462399 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.562850 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.663083 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.763338 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.863783 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.964017 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:53.964121 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:53.964182 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:53.964600 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:53.964650 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:53.964686 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:53.966115 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:54.016354 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:54.016454 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:54.020012 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:54.070854 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:54.071284 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:54.071318 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:54.071344 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:54.072255 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.073274 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.074287 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.075302 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.075441 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:54.125572 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:54.126442 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:54.127246 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:54.128054 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:54.128856 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:54.128887 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:54.171761 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:54.174908 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:54.174947 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:54.174970 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:54.174990 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:54.175385 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:54.175426 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:54.175453 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:54.176802 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:54.227162 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:54.227237 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:54.230803 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:54.281616 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:54.282042 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:54.282075 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:54.282100 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:54.283005 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.284016 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.285052 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.286067 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:54.286201 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:54.336431 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:54.337288 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:54.338087 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:54.338882 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:54.339677 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:06:54.339701 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:54.382619 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:54.677977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.678053 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:54.683314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.683335 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:54.688539 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.688559 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:54.693759 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.693778 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:54.693790 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:54.704411 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:54.715140 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:54.725845 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:54.942688 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.942745 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:54.948011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.948029 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:54.953223 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.953240 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:54.958415 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:54.958431 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:54.958444 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:54.969025 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:54.979643 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:54.990302 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:55.207026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.207119 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:55.212423 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.212441 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:55.217594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.217613 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:55.222843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.222864 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:55.222876 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:55.233473 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:55.244184 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:55.254954 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:55.471610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.471676 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:55.476959 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.476977 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:55.482156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.482172 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:55.487356 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:55.487373 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:55.487384 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:55.487404 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:55.487418 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:55.487432 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:55.487879 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:55.488425 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:55.488970 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:55.489515 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:55.489635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:55.589932 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:55.690222 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:55.790567 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:55.890931 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:55.991256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.091436 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.191730 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.291976 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.392188 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.492576 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.592834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.693023 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.793293 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.893534 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:56.993726 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:57.093921 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:57.194405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:57.294560 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:57.394800 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:57.495137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:57.495219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:06:57.495243 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:57.495660 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:57.495706 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:06:57.495733 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:57.497100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:57.547165 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:57.547263 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:06:57.550849 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:57.601563 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:57.602021 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:57.602066 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:06:57.602092 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:06:57.603003 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:57.604015 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:57.605046 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:57.606059 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:57.606194 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:57.656328 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:57.657244 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:57.658075 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:57.658886 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:57.659672 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:57.659692 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:57.703029 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:58.209038 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.209110 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:06:58.214440 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.214472 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:06:58.219733 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.219748 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:06:58.224930 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.224946 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:06:58.224958 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:58.235570 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:58.246325 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:58.257113 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:58.473906 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.473966 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:06:58.479331 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.479364 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:06:58.484682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.484700 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:06:58.489900 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.489941 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:06:58.489955 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:58.500578 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:58.511349 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:58.522074 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:58.535893 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:06:58.535953 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:06:58.535977 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:06:58.535999 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:06:58.536392 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:58.536437 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:06:58.536463 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:58.537797 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:06:58.588146 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:06:58.588210 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:06:58.591737 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:06:58.642500 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:06:58.642933 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:06:58.642974 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:06:58.642999 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:06:58.643902 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:58.644906 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:58.645911 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:58.646908 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:06:58.647039 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:06:58.697386 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:06:58.698207 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:58.698997 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:06:58.699782 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:06:58.700572 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:06:58.700601 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:06:58.743942 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:06:58.750131 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.750168 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:06:58.755468 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.755487 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:06:58.760643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.760661 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:06:58.765861 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:58.765877 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:06:58.765889 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:06:58.776597 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:06:58.787314 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:06:58.798071 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:06:59.014947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:59.015016 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:06:59.020291 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:59.020309 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:06:59.025493 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:59.025509 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:06:59.030718 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:06:59.030733 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:06:59.030744 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:06:59.030762 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:06:59.030775 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:06:59.030788 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:06:59.031229 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:59.031773 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:59.032319 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:59.032867 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:06:59.032986 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:06:59.133182 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.233586 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.333682 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.434063 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.534403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.634649 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.734885 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.835048 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:06:59.935281 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.035546 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.135963 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.236073 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.336199 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.436374 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.536669 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.636795 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.736895 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.836981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:00.937352 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:01.037651 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:01.037699 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:07:01.037720 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:01.038134 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:01.038177 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:07:01.038203 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:01.039541 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:01.089804 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:01.089855 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:07:01.093392 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:01.143955 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:01.144362 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:01.144398 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:01.144442 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:01.145346 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:01.146352 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:01.147353 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:01.148358 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:01.148498 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:01.198851 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:01.199722 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:01.200524 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:01.201325 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:01.202117 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:01.202146 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:01.245448 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:01.751337 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:01.751415 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:07:01.756729 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:01.756761 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:07:01.761975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:01.761992 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:07:01.767173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:01.767189 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:07:01.767202 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:01.777853 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:01.788563 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:01.799365 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:02.016090 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.016178 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:07:02.021505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.021523 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:07:02.026706 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.026723 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:07:02.031902 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.031919 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:07:02.031932 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:02.042585 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:02.053367 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:02.064175 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:02.281113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.281171 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:07:02.286495 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.286523 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:07:02.291804 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.291821 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:07:02.297010 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.297026 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:07:02.297038 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:02.307690 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:02.318456 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:02.329229 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:02.546087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.546149 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:07:02.551492 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.551552 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:07:02.556820 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.556836 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:07:02.562023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:02.562038 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:07:02.562049 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:02.562069 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:02.562083 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:02.562097 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:02.562543 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:02.563086 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:02.563628 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:02.564171 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:02.564293 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:02.664424 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:02.764648 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:02.864980 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:02.965411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.065570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.165970 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.266103 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.366498 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.466897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.567198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.667559 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.767926 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.868295 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:03.968570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:04.068799 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:04.168956 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:04.269120 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:04.369467 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:04.469872 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:04.569959 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:04.570000 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:07:04.570022 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:04.570437 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:04.570480 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:07:04.570506 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:04.571843 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:04.621882 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:04.621929 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:07:04.625458 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:04.676116 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:04.676583 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:04.676628 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:04.676653 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:04.677554 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:04.678555 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:04.679552 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:04.680550 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:04.680688 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:04.730900 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:04.731721 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:04.732512 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:04.733306 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:04.734096 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:04.734117 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:04.777325 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:05.283473 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.283526 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:07:05.288887 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.288918 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:07:05.294173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.294188 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:07:05.299371 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.299386 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:07:05.299398 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:05.310040 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:05.320795 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:05.331579 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:05.548203 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.548264 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:07:05.553589 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.553619 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:07:05.558923 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.558937 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:07:05.564135 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.564156 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:07:05.564168 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:05.574812 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:05.585566 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:05.596342 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:05.813022 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.813082 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:07:05.818403 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.818432 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:07:05.823684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.823700 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:07:05.828882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:05.828897 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:07:05.828909 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:05.839537 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:05.850252 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:05.861013 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:06.077921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:06.078009 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:07:06.083337 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:06.083378 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:07:06.088678 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:06.088693 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:07:06.093887 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:06.093915 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:07:06.093935 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:06.093973 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:06.093986 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:06.093999 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:06.094441 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:06.094984 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:06.095525 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:06.096066 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:06.096185 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:06.196428 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.296541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.396981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.497280 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.597421 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.697778 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.798074 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.898377 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:06.998834 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.099246 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.199704 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.299990 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.400127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.500524 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.600593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.700917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.800987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:07.901326 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:08.001710 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:08.101939 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:08.101982 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:07:08.102004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:08.102394 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:08.102430 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:07:08.102456 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:08.103801 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:08.154046 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:08.154101 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:07:08.157660 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:08.208282 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:08.208724 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:08.208766 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:08.208792 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:08.209695 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:08.210699 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:08.211701 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:08.212711 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:08.212850 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:08.262892 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:08.263744 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:08.264551 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:08.265342 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:08.266126 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:08.266148 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:08.309448 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:08.815312 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:08.815368 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:07:08.820645 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:08.820661 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:07:08.825846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:08.825861 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:07:08.831043 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:08.831057 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:07:08.831068 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:08.841712 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:08.852504 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:08.863288 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:09.080090 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.080176 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:07:09.085471 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.085487 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:07:09.090667 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.090682 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:07:09.095860 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.095875 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:07:09.095886 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:09.106541 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:09.117316 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:09.128059 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:09.344846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.344906 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:07:09.350204 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.350220 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:07:09.355418 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.355433 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:07:09.360578 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.360594 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:07:09.360606 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:09.371264 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:09.382014 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:09.392749 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:09.404404 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    <timeout>
2023-05-03 06:07:09.404465 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:09.404886 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:09.404932 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:07:09.404958 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:09.408136 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:09.458350 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:09.458399 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:07:09.461923 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:09.512508 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:09.512946 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:09.512987 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:07:09.513012 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:09.513911 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:09.514911 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:09.515906 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:09.516921 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:09.517058 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:09.567221 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:09.568043 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:09.568834 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:09.569624 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:09.570407 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:07:09.570429 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:09.613760 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:09.619966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.620004 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:07:09.625305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.625320 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:07:09.630498 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.630512 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:07:09.635686 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:09.635700 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:07:09.635710 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:09.635727 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:09.635741 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:09.635754 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:09.636196 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:09.636740 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:09.637281 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:09.637821 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:09.637940 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:09.738038 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:09.838142 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:09.938548 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.038865 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.139224 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.239607 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.339801 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.439984 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.540256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.640499 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.740753 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.841183 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:10.941317 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.041568 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.141762 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.242033 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.342127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.442250 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.542509 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.642642 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:11.642685 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:07:11.642707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:11.643121 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:11.643165 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:07:11.643191 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:11.644531 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:11.694733 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:11.694781 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:07:11.698307 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:11.749028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:11.749465 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:11.749506 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:11.749530 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:11.750429 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:11.751428 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:11.752444 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:11.753448 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:11.753579 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:11.803656 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:11.804502 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:11.805311 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:11.806101 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:11.806887 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:11.806908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:11.850151 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:12.356091 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.356166 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:07:12.361503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.361530 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:07:12.366775 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.366790 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:07:12.371970 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.371984 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:07:12.371995 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:12.382631 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:12.393369 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:12.404177 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:12.620872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.620932 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:07:12.626259 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.626290 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:07:12.631587 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.631601 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:07:12.636783 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.636799 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:07:12.636811 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:12.647451 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:12.658179 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:12.668921 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:12.885570 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.885625 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:07:12.890932 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.890959 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:07:12.896217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.896233 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:07:12.901413 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:12.901428 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:07:12.901440 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:12.912072 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:12.922806 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:12.933576 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:13.150320 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:13.150393 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:07:13.155710 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:13.155745 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:07:13.161074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:13.161092 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:07:13.166273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:13.166292 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:07:13.166303 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:13.166321 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:13.166334 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:13.166347 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:13.166787 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:13.167330 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:13.167871 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:13.168422 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:13.168543 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:13.268846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:13.369039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:13.469249 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:13.569360 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:13.669756 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:13.769916 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:13.870191 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:13.970544 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.070699 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.170906 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.270986 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.371426 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.375268 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:07:14.375304 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:07:14.375326 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:07:14.378016 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:14.378487 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:14.378540 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:07:14.378568 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:14.379912 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:14.430171 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:14.430226 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:07:14.433754 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:14.471852 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.484633 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:14.485066 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:14.485107 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:07:14.485133 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:14.486036 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:14.487037 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:14.488036 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:14.489035 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:14.489173 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:14.539489 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:14.540310 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:14.541103 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:14.541892 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:14.542678 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=failed
2023-05-03 06:07:14.542701 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:14.585929 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:14.586407 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.686666 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.786811 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.887280 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:14.987364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:15.087593 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:15.187875 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:15.187920 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:07:15.187942 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:15.188331 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:15.188368 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:07:15.188394 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:15.189732 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:15.240090 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:15.240141 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:07:15.243690 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:15.294506 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:15.294939 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:15.294979 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:15.295004 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:15.295902 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:15.296922 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:15.297928 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:15.298925 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:15.299056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:15.349336 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:15.350156 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:15.350944 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:15.351730 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:15.352517 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:15.352542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:15.395830 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:15.901735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:15.901786 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:07:15.907111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:15.907140 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:07:15.912425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:15.912442 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:07:15.917591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:15.917606 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:07:15.917617 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:15.928252 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:15.939016 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:15.949784 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:16.166648 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.166716 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:07:16.172044 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.172074 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:07:16.177350 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.177367 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:07:16.182559 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.182586 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:07:16.182598 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:16.193247 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:16.204015 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:16.214794 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:16.431378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.431437 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:07:16.436768 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.436802 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:07:16.442095 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.442111 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:07:16.447298 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.447315 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:07:16.447327 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:16.457975 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:16.468665 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:16.479447 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:16.696280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.696341 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:07:16.701639 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.701669 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:07:16.706921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.706936 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:07:16.712131 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:16.712147 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:07:16.712164 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:16.712181 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:16.712195 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:16.712209 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:16.712651 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:16.713194 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:16.713734 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:16.714276 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:16.714395 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:16.814517 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:16.914917 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.015302 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.115709 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.216009 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.316425 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.416767 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.516858 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.616987 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.717433 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.817541 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:17.917751 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.017908 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.118127 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.218350 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.318732 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.419151 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.519267 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.619405 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.719809 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:18.719848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:07:18.719869 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:18.720261 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:18.720303 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:07:18.720329 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:18.721671 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:18.724760 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:07:18.724794 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:07:18.724816 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:07:18.724836 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:18.725252 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:18.725296 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:07:18.725321 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:18.726655 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:18.772018 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:18.772064 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:07:18.775588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:18.776757 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:18.776802 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:07:18.780338 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:18.826185 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:18.826623 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:18.826664 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:18.826689 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:18.827587 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.828606 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.829609 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.830604 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.830735 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:18.831595 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:18.832019 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:18.832058 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:07:18.832082 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:18.832980 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.833983 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.834979 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.835975 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:18.836106 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:18.880964 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:18.881806 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:18.882599 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:18.883387 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:18.884174 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:18.884209 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:18.927463 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:18.927926 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:18.928795 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:18.929595 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:07:18.930381 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:07:18.931168 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=failed
2023-05-03 06:07:18.931190 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:18.974483 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:19.433602 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.433666 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:07:19.439010 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.439041 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:07:19.444302 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.444317 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:07:19.449498 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.449513 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:07:19.449525 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:19.460136 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:19.470885 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:19.481670 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:19.698327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.698392 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:07:19.703711 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.703741 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:07:19.708960 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.708976 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:07:19.714154 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.714168 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:07:19.714180 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:19.724778 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:19.735525 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:19.746263 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:19.962927 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.962987 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:07:19.968323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.968353 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:07:19.973618 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.973635 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:07:19.978833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:19.978863 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:07:19.978898 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:07:19.989551 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:07:20.000312 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:07:20.011098 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:07:20.227928 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:20.227988 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:07:20.233357 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:20.233388 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:07:20.238669 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:20.238685 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:07:20.243878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:07:20.243904 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:07:20.243925 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:20.243960 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:20.243973 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:20.243987 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:20.244433 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:20.244982 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:20.245524 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:20.246065 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:20.246184 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:20.346565 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:20.446724 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:20.547103 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:20.647291 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:20.747686 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:20.848088 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:20.948319 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.048570 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.148989 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.249285 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.349367 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.449727 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.549868 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.649937 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.750237 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.850364 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:21.950713 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:22.050897 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:22.151280 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:22.251508 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:07:22.251549 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:07:22.251571 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:22.251985 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:22.252028 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:07:22.252054 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:22.253393 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:22.303781 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:22.303829 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:07:22.307351 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:22.358102 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:22.358534 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:22.358575 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:22.358600 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:22.359497 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:22.360503 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:22.361505 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:22.362501 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:22.362632 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:22.412984 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:22.413802 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:22.414589 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:22.415374 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:22.416166 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:22.416191 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:22.459442 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:22.970683 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-05-03 06:07:22.970713 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-05-03 06:07:22.981209 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-05-03 06:07:22.981226 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-05-03 06:07:22.990625 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-05-03 06:07:22.990642 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-05-03 06:07:23.002129 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-05-03 06:07:23.002170 DEBUG BF_PORT FSM :0: 12:3: 1e06=200mV/ 40mV
2023-05-03 06:07:23.002181 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:23.002198 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:23.002212 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:23.002224 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:23.002665 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:23.003315 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-05-03 06:07:23.004069 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-05-03 06:07:23.004931 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-05-03 06:07:23.005052 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:23.064403 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-05-03 06:07:23.064440 DEBUG BF_PORT FSM :0:  4:0: 1e06=1100mV/ 40mV
2023-05-03 06:07:23.064462 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 1100
2023-05-03 06:07:23.064483 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:07:23.064899 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:23.064943 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:07:23.064969 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:23.066302 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:07:23.105198 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:23.116511 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:23.116565 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:07:23.120033 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:07:23.170787 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:07:23.171219 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:23.171279 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:07:23.171305 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:23.172218 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:23.173221 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:23.174219 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:23.175215 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:23.175346 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:23.213433 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:23.213918 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:07:23.225457 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:23.226274 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:23.227061 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:23.227844 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:23.228631 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=failed
2023-05-03 06:07:23.228656 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:23.271995 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:23.785350 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-05-03 06:07:23.785391 DEBUG BF_PORT FSM :0:  4:0: 1e06=180mV/ 40mV
2023-05-03 06:07:23.798990 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-05-03 06:07:23.799008 DEBUG BF_PORT FSM :0:  4:1: 1e06=160mV/ 40mV
2023-05-03 06:07:23.810478 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-05-03 06:07:23.810494 DEBUG BF_PORT FSM :0:  4:2: 1e06=200mV/ 40mV
2023-05-03 06:07:23.824084 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-05-03 06:07:23.824100 DEBUG BF_PORT FSM :0:  4:3: 1e06=160mV/ 40mV
2023-05-03 06:07:23.824110 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:23.824127 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:23.824140 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-05-03 06:07:23.824163 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-05-03 06:07:23.824609 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-05-03 06:07:23.825259 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-05-03 06:07:23.826014 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-05-03 06:07:23.826876 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-05-03 06:07:23.826995 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:23.927233 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:24.035163 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:24.035668 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:07:24.736606 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:24.736659 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:07:24.736767 DEBUG BF_PORT 0:  4: --- Up
2023-05-03 06:07:24.736830 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-05-03 06:07:24.739692 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-05-03 06:07:24.740195 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:24.740240 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:07:24.740265 DEBUG BF_PORT 0: 12: --- Up
2023-05-03 06:07:24.740307 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-05-03 06:07:24.743636 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-05-03 06:07:30.544177 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:17/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:07:30.544269 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 17/0 
2023-05-03 06:07:30.544315 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-05-03 06:07:30.544350 INFO  BF_PM bf_pm_port_direction_set:5407 0:17/0:0(port_dir)
2023-05-03 06:07:30.544371 INFO  BF_PM bf_pm_port_direction_configure:5276 0:17/0
2023-05-03 06:07:30.544399 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-05-03 06:07:30.544423 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-05-03 06:07:30.544467 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:07:30.544487 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:07:30.544506 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-05-03 06:07:30.544533 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-05-03 06:07:30.544566 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-05-03 06:07:30.544593 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:30.544696 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-05-03 06:07:30.544735 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:30.561812 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-05-03 06:07:30.561884 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:07:30.587756 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-05-03 06:07:30.587834 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:07:30.587856 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:07:30.587876 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:07:30.587941 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-05-03 06:07:30.587974 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-05-03 06:07:30.587994 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-05-03 06:07:30.588034 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-05-03 06:07:30.588065 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-05-03 06:07:30.588131 INFO  BF_PM bf_pm_port_enable:5919 0:17/0
2023-05-03 06:07:30.588116 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:30.588266 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:18/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:07:30.588305 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 18/0 
2023-05-03 06:07:30.588354 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-05-03 06:07:30.588399 INFO  BF_PM bf_pm_port_direction_set:5407 0:18/0:0(port_dir)
2023-05-03 06:07:30.588426 INFO  BF_PM bf_pm_port_direction_configure:5276 0:18/0
2023-05-03 06:07:30.588453 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-05-03 06:07:30.588478 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-05-03 06:07:30.588518 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:07:30.588542 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:07:30.588565 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-05-03 06:07:30.588590 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-05-03 06:07:30.588615 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-05-03 06:07:30.588642 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:30.588752 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-05-03 06:07:30.588785 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:30.607478 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:07:30.620143 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-05-03 06:07:30.620253 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:07:30.623713 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-05-03 06:07:30.623760 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:07:30.623774 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:07:30.623785 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:07:30.623824 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-05-03 06:07:30.623846 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-05-03 06:07:30.623858 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-05-03 06:07:30.623878 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-05-03 06:07:30.623890 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-05-03 06:07:30.623926 INFO  BF_PM bf_pm_port_enable:5919 0:18/0
2023-05-03 06:07:30.623920 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:07:30.639623 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:07:30.640102 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:07:30.640955 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:07:30.652124 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.653899 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.655646 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.657397 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.657530 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:30.657553 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:07:30.657575 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:07:30.657597 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:07:30.657627 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-05-03 06:07:30.658512 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-05-03 06:07:30.658531 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:30.658565 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  4 : is COPPER
2023-05-03 06:07:30.660625 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.662381 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.664124 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.665855 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:07:30.665978 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:07:30.665991 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:07:30.666004 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:07:30.666016 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:07:30.666034 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-05-03 06:07:30.666893 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-05-03 06:07:30.666904 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:07:30.666924 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port= 12 : is COPPER
2023-05-03 06:07:30.666937 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:30.667698 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:30.668454 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:30.669209 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:30.669971 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:30.669983 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:30.713213 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:30.713676 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:07:30.714500 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:30.715290 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:30.716076 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 0 calibration=ok
2023-05-03 06:07:30.716886 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:07:30.716914 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:07:30.760252 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:07:31.226793 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-05-03 06:07:31.226850 DEBUG BF_PORT FSM :0:  4:0: 1e06=180mV/ 40mV
2023-05-03 06:07:31.239407 DEBUG BF_PORT Upper eye edge: +/- 90 mV (ht=180mV)
2023-05-03 06:07:31.239423 DEBUG BF_PORT FSM :0:  4:1: 1e06=180mV/ 40mV
2023-05-03 06:07:31.250859 DEBUG BF_PORT Upper eye edge: +/- 100 mV (ht=200mV)
2023-05-03 06:07:31.250874 DEBUG BF_PORT FSM :0:  4:2: 1e06=200mV/ 40mV
2023-05-03 06:07:31.264443 DEBUG BF_PORT Upper eye edge: +/- 80 mV (ht=160mV)
2023-05-03 06:07:31.264457 DEBUG BF_PORT FSM :0:  4:3: 1e06=160mV/ 40mV
2023-05-03 06:07:31.264468 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:31.264485 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:31.264499 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = true
2023-05-03 06:07:31.264512 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = true
2023-05-03 06:07:31.264952 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-05-03 06:07:31.265598 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-05-03 06:07:31.266353 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-05-03 06:07:31.267211 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-05-03 06:07:31.267329 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:31.267708 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:31.286182 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-05-03 06:07:31.286199 DEBUG BF_PORT FSM :0: 12:0: 1e06=220mV/ 40mV
2023-05-03 06:07:31.296629 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-05-03 06:07:31.296646 DEBUG BF_PORT FSM :0: 12:1: 1e06=220mV/ 40mV
2023-05-03 06:07:31.306010 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-05-03 06:07:31.306026 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-05-03 06:07:31.316430 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-05-03 06:07:31.316445 DEBUG BF_PORT FSM :0: 12:3: 1e06=220mV/ 40mV
2023-05-03 06:07:31.316456 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:07:31.316471 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:07:31.316484 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:07:31.316497 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:07:31.316935 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:07:31.317582 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-05-03 06:07:31.318335 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-05-03 06:07:31.319193 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-05-03 06:07:31.319310 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:07:31.319696 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:31.367407 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:31.367923 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:07:31.419361 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:31.419853 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:07:33.031203 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:33.031277 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:07:33.031304 DEBUG BF_PORT 0: 12: --- Up
2023-05-03 06:07:33.031349 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : UP
2023-05-03 06:07:33.034773 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-05-03 06:07:33.080532 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:07:33.080581 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:07:33.080606 DEBUG BF_PORT 0:  4: --- Up
2023-05-03 06:07:33.080649 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : UP
2023-05-03 06:07:33.083774 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-05-03 06:18:10.893744 DEBUG BF_PORT 0 : MAC12: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-05-03 06:18:10.893842 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-05-03 06:18:10.893872 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:18:10.894953 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-05-03 06:18:10.894980 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:18:10.895016 DEBUG BF_PORT MAC: ENA: 0:12:0 : Enable channel
2023-05-03 06:18:10.895040 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-05-03 06:18:10.895063 DEBUG BF_PORT 0: 12: --- Dn
2023-05-03 06:18:10.895109 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (12) : DOWN
2023-05-03 06:18:10.895209 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:18:10.897944 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-05-03 06:18:10.898032 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:18:10.898059 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:18:10.898500 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:10.898553 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:18:10.898581 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:18:10.907323 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:18:10.907364 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:10.907393 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:18:10.910933 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:18:10.937076 DEBUG BF_PORT 0 : MAC14: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-05-03 06:18:10.937122 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-05-03 06:18:10.937146 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:18:10.938220 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-05-03 06:18:10.938247 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:18:10.938281 DEBUG BF_PORT MAC: ENA: 0:14:0 : Enable channel
2023-05-03 06:18:10.938306 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-05-03 06:18:10.938328 DEBUG BF_PORT 0:  4: --- Dn
2023-05-03 06:18:10.938370 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 17/0 (4) : DOWN
2023-05-03 06:18:10.938464 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 17/0 (4) : pcs-sts=0 blk-lk=aaaaa blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:18:10.941940 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-05-03 06:18:10.942025 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:18:10.942050 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:18:10.942478 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:10.942526 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-05-03 06:18:10.942553 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:18:10.951265 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:18:10.951305 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:10.951333 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-05-03 06:18:10.954908 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:18:10.958048 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:18:10.958454 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:18:10.958479 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:18:10.958493 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:18:10.959365 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:10.960338 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:10.961309 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:10.962275 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:10.962393 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:18:10.962790 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:18:10.963568 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:18:10.964327 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:10.965086 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:10.965840 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:10.965851 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:18:11.009136 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:18:11.010056 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:18:11.010096 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:18:11.010123 DEBUG BF_PORT MAC: 0:14:0 :  set tx enable = false
2023-05-03 06:18:11.010147 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:18:11.011045 DEBUG BF_PORT FSM :0:0: 71: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:11.012042 DEBUG BF_PORT FSM :0:0: 70: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:11.013057 DEBUG BF_PORT FSM :0:0: 69: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:11.014063 DEBUG BF_PORT FSM :0:0: 68: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:11.014194 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:18:11.014616 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:18:11.015430 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:18:11.016224 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:11.017017 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:11.017801 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:11.017822 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:18:11.061582 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:18:11.224155 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.224191 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.229462 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.229487 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.234745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.234761 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.239970 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.239984 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.239996 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:18:11.250612 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:18:11.261351 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:18:11.272124 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:18:11.289090 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.289143 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.294436 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.294463 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.299745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.299760 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.304939 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.304955 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-05-03 06:18:11.304967 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-05-03 06:18:11.315592 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-05-03 06:18:11.326350 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-05-03 06:18:11.337121 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-05-03 06:18:11.488880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.488941 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:18:11.494221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.494244 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:18:11.499510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.499531 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:18:11.504745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.504761 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:18:11.504773 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:18:11.515414 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:18:11.526152 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:18:11.536907 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:18:11.753499 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.753560 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-05-03 06:18:11.758937 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.758955 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-05-03 06:18:11.764132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.764146 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-05-03 06:18:11.769343 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:11.769361 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  9mV
2023-05-03 06:18:11.769373 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:18:11.780014 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:18:11.790776 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:18:11.801532 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:18:12.018151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:12.018219 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-05-03 06:18:12.023523 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:12.023540 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-05-03 06:18:12.028723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:12.028740 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-05-03 06:18:12.033922 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:12.033938 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/  0mV
2023-05-03 06:18:12.033948 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:18:12.033977 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-05-03 06:18:12.033991 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = true
2023-05-03 06:18:12.034004 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = true
2023-05-03 06:18:12.034446 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:18:12.034987 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:18:12.035529 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:18:12.036071 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-05-03 06:18:12.036190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:18:12.036598 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.136416 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.136870 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.236530 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.236981 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.336969 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.337420 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.437358 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.437802 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.537537 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.537985 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.637690 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.638137 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.738076 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.738523 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.838256 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.838709 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.938500 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:12.938957 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:13.038708 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-05-03 06:18:13.038755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-05-03 06:18:13.038776 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-05-03 06:18:13.039191 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:13.039235 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-05-03 06:18:13.039260 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:18:13.040613 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-05-03 06:18:13.040644 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:13.040671 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-05-03 06:18:13.044193 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-05-03 06:18:13.091156 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-05-03 06:18:13.091590 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:18:13.091631 DEBUG BF_PORT MAC: 0:12:0 :  set tx enable = false
2023-05-03 06:18:13.091655 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:18:13.092556 DEBUG BF_PORT FSM :0:0: 63: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:13.093562 DEBUG BF_PORT FSM :0:0: 62: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:13.094578 DEBUG BF_PORT FSM :0:0: 60: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:13.095577 DEBUG BF_PORT FSM :0:0: 61: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:18:13.095712 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:18:13.096130 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:18:13.096962 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:13.097754 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-05-03 06:18:13.098538 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:18:13.099324 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-05-03 06:18:13.099345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:18:13.142627 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:18:13.352376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.352422 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-05-03 06:18:13.357756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.357786 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-05-03 06:18:13.362999 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.363013 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-05-03 06:18:13.368209 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.368227 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-05-03 06:18:13.368239 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:18:13.378881 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:18:13.389651 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:18:13.400448 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:18:13.617339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.617398 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-05-03 06:18:13.622737 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.622768 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-05-03 06:18:13.628061 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.628077 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-05-03 06:18:13.633257 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-05-03 06:18:13.633274 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-05-03 06:18:13.633286 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-05-03 06:18:13.643938 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-05-03 06:18:13.654698 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-05-03 06:18:13.665438 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-05-03 06:18:13.711519 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=84h
2023-05-03 06:18:13.711594 INFO  BF_DVM Dev 0 port 132 removed sts Object not found (6)
2023-05-03 06:18:13.711623 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=85h
2023-05-03 06:18:13.711644 INFO  BF_DVM Dev 0 port 133 removed sts Object not found (6)
2023-05-03 06:18:13.711665 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=86h
2023-05-03 06:18:13.711685 INFO  BF_DVM Dev 0 port 134 removed sts Object not found (6)
2023-05-03 06:18:13.711706 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=87h
2023-05-03 06:18:13.711725 INFO  BF_DVM Dev 0 port 135 removed sts Object not found (6)
2023-05-03 06:18:13.711746 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ch
2023-05-03 06:18:13.711766 INFO  BF_DVM Dev 0 port 140 removed sts Object not found (6)
2023-05-03 06:18:13.711786 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8dh
2023-05-03 06:18:13.711806 INFO  BF_DVM Dev 0 port 141 removed sts Object not found (6)
2023-05-03 06:18:13.711851 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8eh
2023-05-03 06:18:13.711872 INFO  BF_DVM Dev 0 port 142 removed sts Object not found (6)
2023-05-03 06:18:13.711892 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8fh
2023-05-03 06:18:13.711912 INFO  BF_DVM Dev 0 port 143 removed sts Object not found (6)
2023-05-03 06:18:13.711933 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=94h
2023-05-03 06:18:13.711952 INFO  BF_DVM Dev 0 port 148 removed sts Object not found (6)
2023-05-03 06:18:13.711973 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=95h
2023-05-03 06:18:13.711992 INFO  BF_DVM Dev 0 port 149 removed sts Object not found (6)
2023-05-03 06:18:13.712013 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=96h
2023-05-03 06:18:13.712032 INFO  BF_DVM Dev 0 port 150 removed sts Object not found (6)
2023-05-03 06:18:13.712053 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=97h
2023-05-03 06:18:13.712073 INFO  BF_DVM Dev 0 port 151 removed sts Object not found (6)
2023-05-03 06:18:13.712093 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ch
2023-05-03 06:18:13.712113 INFO  BF_DVM Dev 0 port 156 removed sts Object not found (6)
2023-05-03 06:18:13.712133 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9dh
2023-05-03 06:18:13.712180 INFO  BF_DVM Dev 0 port 157 removed sts Object not found (6)
2023-05-03 06:18:13.712214 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9eh
2023-05-03 06:18:13.712235 INFO  BF_DVM Dev 0 port 158 removed sts Object not found (6)
2023-05-03 06:18:13.712255 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9fh
2023-05-03 06:18:13.712275 INFO  BF_DVM Dev 0 port 159 removed sts Object not found (6)
2023-05-03 06:18:13.712297 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a4h
2023-05-03 06:18:13.712318 INFO  BF_DVM Dev 0 port 164 removed sts Object not found (6)
2023-05-03 06:18:13.712338 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a5h
2023-05-03 06:18:13.712357 INFO  BF_DVM Dev 0 port 165 removed sts Object not found (6)
2023-05-03 06:18:13.712378 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a6h
2023-05-03 06:18:13.712397 INFO  BF_DVM Dev 0 port 166 removed sts Object not found (6)
2023-05-03 06:18:13.712418 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a7h
2023-05-03 06:18:13.712437 INFO  BF_DVM Dev 0 port 167 removed sts Object not found (6)
2023-05-03 06:18:13.712458 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ach
2023-05-03 06:18:13.712478 INFO  BF_DVM Dev 0 port 172 removed sts Object not found (6)
2023-05-03 06:18:13.712498 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=adh
2023-05-03 06:18:13.712518 INFO  BF_DVM Dev 0 port 173 removed sts Object not found (6)
2023-05-03 06:18:13.712538 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aeh
2023-05-03 06:18:13.712558 INFO  BF_DVM Dev 0 port 174 removed sts Object not found (6)
2023-05-03 06:18:13.712578 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=afh
2023-05-03 06:18:13.712598 INFO  BF_DVM Dev 0 port 175 removed sts Object not found (6)
2023-05-03 06:18:13.712618 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b4h
2023-05-03 06:18:13.712638 INFO  BF_DVM Dev 0 port 180 removed sts Object not found (6)
2023-05-03 06:18:13.712671 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b5h
2023-05-03 06:18:13.712691 INFO  BF_DVM Dev 0 port 181 removed sts Object not found (6)
2023-05-03 06:18:13.712712 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b6h
2023-05-03 06:18:13.712732 INFO  BF_DVM Dev 0 port 182 removed sts Object not found (6)
2023-05-03 06:18:13.712752 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b7h
2023-05-03 06:18:13.712771 INFO  BF_DVM Dev 0 port 183 removed sts Object not found (6)
2023-05-03 06:18:13.712792 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bch
2023-05-03 06:18:13.712812 INFO  BF_DVM Dev 0 port 188 removed sts Object not found (6)
2023-05-03 06:18:13.712833 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bdh
2023-05-03 06:18:13.712852 INFO  BF_DVM Dev 0 port 189 removed sts Object not found (6)
2023-05-03 06:18:13.712873 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=beh
2023-05-03 06:18:13.712892 INFO  BF_DVM Dev 0 port 190 removed sts Object not found (6)
2023-05-03 06:18:13.712913 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bfh
2023-05-03 06:18:13.712933 INFO  BF_DVM Dev 0 port 191 removed sts Object not found (6)
2023-05-03 06:18:13.712954 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=38h
2023-05-03 06:18:13.712974 INFO  BF_DVM Dev 0 port 56 removed sts Object not found (6)
2023-05-03 06:18:13.712994 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=39h
2023-05-03 06:18:13.713014 INFO  BF_DVM Dev 0 port 57 removed sts Object not found (6)
2023-05-03 06:18:13.713034 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ah
2023-05-03 06:18:13.713054 INFO  BF_DVM Dev 0 port 58 removed sts Object not found (6)
2023-05-03 06:18:13.713075 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3bh
2023-05-03 06:18:13.713094 INFO  BF_DVM Dev 0 port 59 removed sts Object not found (6)
2023-05-03 06:18:13.713115 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=30h
2023-05-03 06:18:13.713135 INFO  BF_DVM Dev 0 port 48 removed sts Object not found (6)
2023-05-03 06:18:13.713155 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=31h
2023-05-03 06:18:13.713175 INFO  BF_DVM Dev 0 port 49 removed sts Object not found (6)
2023-05-03 06:18:13.713195 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=32h
2023-05-03 06:18:13.713215 INFO  BF_DVM Dev 0 port 50 removed sts Object not found (6)
2023-05-03 06:18:13.713235 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=33h
2023-05-03 06:18:13.713255 INFO  BF_DVM Dev 0 port 51 removed sts Object not found (6)
2023-05-03 06:18:13.713276 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=28h
2023-05-03 06:18:13.713295 INFO  BF_DVM Dev 0 port 40 removed sts Object not found (6)
2023-05-03 06:18:13.713316 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=29h
2023-05-03 06:18:13.713336 INFO  BF_DVM Dev 0 port 41 removed sts Object not found (6)
2023-05-03 06:18:13.713356 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ah
2023-05-03 06:18:13.713376 INFO  BF_DVM Dev 0 port 42 removed sts Object not found (6)
2023-05-03 06:18:13.713396 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2bh
2023-05-03 06:18:13.713424 INFO  BF_DVM Dev 0 port 43 removed sts Object not found (6)
2023-05-03 06:18:13.713446 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=20h
2023-05-03 06:18:13.713465 INFO  BF_DVM Dev 0 port 32 removed sts Object not found (6)
2023-05-03 06:18:13.713486 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=21h
2023-05-03 06:18:13.713506 INFO  BF_DVM Dev 0 port 33 removed sts Object not found (6)
2023-05-03 06:18:13.713526 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=22h
2023-05-03 06:18:13.713546 INFO  BF_DVM Dev 0 port 34 removed sts Object not found (6)
2023-05-03 06:18:13.713567 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=23h
2023-05-03 06:18:13.713586 INFO  BF_DVM Dev 0 port 35 removed sts Object not found (6)
2023-05-03 06:18:13.713607 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=18h
2023-05-03 06:18:13.713627 INFO  BF_DVM Dev 0 port 24 removed sts Object not found (6)
2023-05-03 06:18:13.713648 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=19h
2023-05-03 06:18:13.713667 INFO  BF_DVM Dev 0 port 25 removed sts Object not found (6)
2023-05-03 06:18:13.713688 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ah
2023-05-03 06:18:13.713708 INFO  BF_DVM Dev 0 port 26 removed sts Object not found (6)
2023-05-03 06:18:13.713728 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1bh
2023-05-03 06:18:13.713748 INFO  BF_DVM Dev 0 port 27 removed sts Object not found (6)
2023-05-03 06:18:13.713768 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=10h
2023-05-03 06:18:13.713788 INFO  BF_DVM Dev 0 port 16 removed sts Object not found (6)
2023-05-03 06:18:13.713808 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=11h
2023-05-03 06:18:13.713828 INFO  BF_DVM Dev 0 port 17 removed sts Object not found (6)
2023-05-03 06:18:13.713848 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=12h
2023-05-03 06:18:13.713868 INFO  BF_DVM Dev 0 port 18 removed sts Object not found (6)
2023-05-03 06:18:13.713888 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=13h
2023-05-03 06:18:13.713908 INFO  BF_DVM Dev 0 port 19 removed sts Object not found (6)
2023-05-03 06:18:13.713929 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8h
2023-05-03 06:18:13.713948 INFO  BF_DVM Dev 0 port 8 removed sts Object not found (6)
2023-05-03 06:18:13.713969 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9h
2023-05-03 06:18:13.713989 INFO  BF_DVM Dev 0 port 9 removed sts Object not found (6)
2023-05-03 06:18:13.714009 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ah
2023-05-03 06:18:13.714029 INFO  BF_DVM Dev 0 port 10 removed sts Object not found (6)
2023-05-03 06:18:13.714049 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bh
2023-05-03 06:18:13.714068 INFO  BF_DVM Dev 0 port 11 removed sts Object not found (6)
2023-05-03 06:18:13.714089 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=0h
2023-05-03 06:18:13.714109 INFO  BF_DVM Dev 0 port 0 removed sts Object not found (6)
2023-05-03 06:18:13.714130 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1h
2023-05-03 06:18:13.714149 INFO  BF_DVM Dev 0 port 1 removed sts Object not found (6)
2023-05-03 06:18:13.714170 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2h
2023-05-03 06:18:13.714197 INFO  BF_DVM Dev 0 port 2 removed sts Object not found (6)
2023-05-03 06:18:13.714219 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3h
2023-05-03 06:18:13.714239 INFO  BF_DVM Dev 0 port 3 removed sts Object not found (6)
2023-05-03 06:18:13.714263 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-05-03 06:18:13.714301 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-05-03 06:18:13.714348 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:18:13.714371 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:18:13.714392 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-05-03 06:18:13.714415 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-05-03 06:18:13.714440 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-05-03 06:18:13.714464 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:13.714571 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-05-03 06:18:13.714604 DEBUG BF_PORT MAC: 0:14:0 :  set rx enable = false
2023-05-03 06:18:13.731673 DEBUG BF_PORT MAC: DIS: 0:14:0 : Disable channel
2023-05-03 06:18:13.731707 DEBUG BF_PORT port_mgr_port_remove:106:0:4:0(direction)
2023-05-03 06:18:13.731721 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:0(direction)
2023-05-03 06:18:13.732253 INFO  BF_TM Remove dev:0 port:4 direction:0
2023-05-03 06:18:13.732443 INFO  BF_TM Remove dev:0 port:4 direction:1
2023-05-03 06:18:13.732458 INFO  BF_TM Delete dev:0 port:4
2023-05-03 06:18:13.732483 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-05-03 06:18:13.732494 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-05-03 06:18:13.732523 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:18:13.732698 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 4 remove.
2023-05-03 06:18:13.733071 DEBUG BF_PORT port_mgr_port_remove:106:0:4:1(direction)
2023-05-03 06:18:13.733086 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:1(direction)
2023-05-03 06:18:13.733268 INFO  BF_DVM Dev 0 port 4 removed sts Success (0)
2023-05-03 06:18:13.733284 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=5h
2023-05-03 06:18:13.733295 INFO  BF_DVM Dev 0 port 5 removed sts Object not found (6)
2023-05-03 06:18:13.733306 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=6h
2023-05-03 06:18:13.733316 INFO  BF_DVM Dev 0 port 6 removed sts Object not found (6)
2023-05-03 06:18:13.733326 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=7h
2023-05-03 06:18:13.733336 INFO  BF_DVM Dev 0 port 7 removed sts Object not found (6)
2023-05-03 06:18:13.733348 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-05-03 06:18:13.733359 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-05-03 06:18:13.733381 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:18:13.733392 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:18:13.733402 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-05-03 06:18:13.733413 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-05-03 06:18:13.733424 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-05-03 06:18:13.733436 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:18:13.733518 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-05-03 06:18:13.733534 DEBUG BF_PORT MAC: 0:12:0 :  set rx enable = false
2023-05-03 06:18:13.750350 DEBUG BF_PORT MAC: DIS: 0:12:0 : Disable channel
2023-05-03 06:18:13.750403 DEBUG BF_PORT port_mgr_port_remove:106:0:12:0(direction)
2023-05-03 06:18:13.750433 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:0(direction)
2023-05-03 06:18:13.750945 INFO  BF_TM Remove dev:0 port:12 direction:0
2023-05-03 06:18:13.751136 INFO  BF_TM Remove dev:0 port:12 direction:1
2023-05-03 06:18:13.751159 INFO  BF_TM Delete dev:0 port:12
2023-05-03 06:18:13.751203 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-05-03 06:18:13.751225 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-05-03 06:18:13.751276 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:18:13.751450 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 12 remove.
2023-05-03 06:18:13.751802 DEBUG BF_PORT port_mgr_port_remove:106:0:12:1(direction)
2023-05-03 06:18:13.751817 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:1(direction)
2023-05-03 06:18:13.751997 INFO  BF_DVM Dev 0 port 12 removed sts Success (0)
2023-05-03 06:18:13.752015 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=dh
2023-05-03 06:18:13.752026 INFO  BF_DVM Dev 0 port 13 removed sts Object not found (6)
2023-05-03 06:18:13.752037 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=eh
2023-05-03 06:18:13.752048 INFO  BF_DVM Dev 0 port 14 removed sts Object not found (6)
2023-05-03 06:18:13.752058 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=fh
2023-05-03 06:18:13.752068 INFO  BF_DVM Dev 0 port 15 removed sts Object not found (6)
2023-05-03 06:18:13.752080 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=14h
2023-05-03 06:18:13.752090 INFO  BF_DVM Dev 0 port 20 removed sts Object not found (6)
2023-05-03 06:18:13.752101 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=15h
2023-05-03 06:18:13.752111 INFO  BF_DVM Dev 0 port 21 removed sts Object not found (6)
2023-05-03 06:18:13.752121 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=16h
2023-05-03 06:18:13.752131 INFO  BF_DVM Dev 0 port 22 removed sts Object not found (6)
2023-05-03 06:18:13.752142 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=17h
2023-05-03 06:18:13.752161 INFO  BF_DVM Dev 0 port 23 removed sts Object not found (6)
2023-05-03 06:18:13.752174 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ch
2023-05-03 06:18:13.752185 INFO  BF_DVM Dev 0 port 28 removed sts Object not found (6)
2023-05-03 06:18:13.752195 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1dh
2023-05-03 06:18:13.752205 INFO  BF_DVM Dev 0 port 29 removed sts Object not found (6)
2023-05-03 06:18:13.752216 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1eh
2023-05-03 06:18:13.752226 INFO  BF_DVM Dev 0 port 30 removed sts Object not found (6)
2023-05-03 06:18:13.752237 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1fh
2023-05-03 06:18:13.752247 INFO  BF_DVM Dev 0 port 31 removed sts Object not found (6)
2023-05-03 06:18:13.752257 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=24h
2023-05-03 06:18:13.752267 INFO  BF_DVM Dev 0 port 36 removed sts Object not found (6)
2023-05-03 06:18:13.752278 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=25h
2023-05-03 06:18:13.752288 INFO  BF_DVM Dev 0 port 37 removed sts Object not found (6)
2023-05-03 06:18:13.752298 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=26h
2023-05-03 06:18:13.752308 INFO  BF_DVM Dev 0 port 38 removed sts Object not found (6)
2023-05-03 06:18:13.752327 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=27h
2023-05-03 06:18:13.752338 INFO  BF_DVM Dev 0 port 39 removed sts Object not found (6)
2023-05-03 06:18:13.752349 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ch
2023-05-03 06:18:13.752359 INFO  BF_DVM Dev 0 port 44 removed sts Object not found (6)
2023-05-03 06:18:13.752369 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2dh
2023-05-03 06:18:13.752380 INFO  BF_DVM Dev 0 port 45 removed sts Object not found (6)
2023-05-03 06:18:13.752391 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2eh
2023-05-03 06:18:13.752401 INFO  BF_DVM Dev 0 port 46 removed sts Object not found (6)
2023-05-03 06:18:13.752412 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2fh
2023-05-03 06:18:13.752422 INFO  BF_DVM Dev 0 port 47 removed sts Object not found (6)
2023-05-03 06:18:13.752433 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=34h
2023-05-03 06:18:13.752443 INFO  BF_DVM Dev 0 port 52 removed sts Object not found (6)
2023-05-03 06:18:13.752453 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=35h
2023-05-03 06:18:13.752463 INFO  BF_DVM Dev 0 port 53 removed sts Object not found (6)
2023-05-03 06:18:13.752474 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=36h
2023-05-03 06:18:13.752484 INFO  BF_DVM Dev 0 port 54 removed sts Object not found (6)
2023-05-03 06:18:13.752495 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=37h
2023-05-03 06:18:13.752505 INFO  BF_DVM Dev 0 port 55 removed sts Object not found (6)
2023-05-03 06:18:13.752515 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ch
2023-05-03 06:18:13.752525 INFO  BF_DVM Dev 0 port 60 removed sts Object not found (6)
2023-05-03 06:18:13.752536 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3dh
2023-05-03 06:18:13.752546 INFO  BF_DVM Dev 0 port 61 removed sts Object not found (6)
2023-05-03 06:18:13.752556 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3eh
2023-05-03 06:18:13.752566 INFO  BF_DVM Dev 0 port 62 removed sts Object not found (6)
2023-05-03 06:18:13.752577 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3fh
2023-05-03 06:18:13.752587 INFO  BF_DVM Dev 0 port 63 removed sts Object not found (6)
2023-05-03 06:18:13.752598 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b8h
2023-05-03 06:18:13.752608 INFO  BF_DVM Dev 0 port 184 removed sts Object not found (6)
2023-05-03 06:18:13.752618 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b9h
2023-05-03 06:18:13.752628 INFO  BF_DVM Dev 0 port 185 removed sts Object not found (6)
2023-05-03 06:18:13.752639 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bah
2023-05-03 06:18:13.752649 INFO  BF_DVM Dev 0 port 186 removed sts Object not found (6)
2023-05-03 06:18:13.752660 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bbh
2023-05-03 06:18:13.752670 INFO  BF_DVM Dev 0 port 187 removed sts Object not found (6)
2023-05-03 06:18:13.752681 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b0h
2023-05-03 06:18:13.752691 INFO  BF_DVM Dev 0 port 176 removed sts Object not found (6)
2023-05-03 06:18:13.752702 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b1h
2023-05-03 06:18:13.752712 INFO  BF_DVM Dev 0 port 177 removed sts Object not found (6)
2023-05-03 06:18:13.752727 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b2h
2023-05-03 06:18:13.752738 INFO  BF_DVM Dev 0 port 178 removed sts Object not found (6)
2023-05-03 06:18:13.752748 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b3h
2023-05-03 06:18:13.752758 INFO  BF_DVM Dev 0 port 179 removed sts Object not found (6)
2023-05-03 06:18:13.752769 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a8h
2023-05-03 06:18:13.752779 INFO  BF_DVM Dev 0 port 168 removed sts Object not found (6)
2023-05-03 06:18:13.752790 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a9h
2023-05-03 06:18:13.752800 INFO  BF_DVM Dev 0 port 169 removed sts Object not found (6)
2023-05-03 06:18:13.752810 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aah
2023-05-03 06:18:13.752820 INFO  BF_DVM Dev 0 port 170 removed sts Object not found (6)
2023-05-03 06:18:13.752831 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=abh
2023-05-03 06:18:13.752841 INFO  BF_DVM Dev 0 port 171 removed sts Object not found (6)
2023-05-03 06:18:13.752852 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a0h
2023-05-03 06:18:13.752862 INFO  BF_DVM Dev 0 port 160 removed sts Object not found (6)
2023-05-03 06:18:13.752872 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a1h
2023-05-03 06:18:13.752882 INFO  BF_DVM Dev 0 port 161 removed sts Object not found (6)
2023-05-03 06:18:13.752893 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a2h
2023-05-03 06:18:13.752903 INFO  BF_DVM Dev 0 port 162 removed sts Object not found (6)
2023-05-03 06:18:13.752914 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a3h
2023-05-03 06:18:13.752924 INFO  BF_DVM Dev 0 port 163 removed sts Object not found (6)
2023-05-03 06:18:13.752935 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=90h
2023-05-03 06:18:13.752945 INFO  BF_DVM Dev 0 port 144 removed sts Object not found (6)
2023-05-03 06:18:13.752956 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=91h
2023-05-03 06:18:13.752966 INFO  BF_DVM Dev 0 port 145 removed sts Object not found (6)
2023-05-03 06:18:13.752976 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=92h
2023-05-03 06:18:13.752986 INFO  BF_DVM Dev 0 port 146 removed sts Object not found (6)
2023-05-03 06:18:13.752997 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=93h
2023-05-03 06:18:13.753007 INFO  BF_DVM Dev 0 port 147 removed sts Object not found (6)
2023-05-03 06:18:13.753017 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=98h
2023-05-03 06:18:13.753027 INFO  BF_DVM Dev 0 port 152 removed sts Object not found (6)
2023-05-03 06:18:13.753038 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=99h
2023-05-03 06:18:13.753049 INFO  BF_DVM Dev 0 port 153 removed sts Object not found (6)
2023-05-03 06:18:13.753059 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ah
2023-05-03 06:18:13.753069 INFO  BF_DVM Dev 0 port 154 removed sts Object not found (6)
2023-05-03 06:18:13.753080 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9bh
2023-05-03 06:18:13.753090 INFO  BF_DVM Dev 0 port 155 removed sts Object not found (6)
2023-05-03 06:18:13.753101 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=80h
2023-05-03 06:18:13.753116 INFO  BF_DVM Dev 0 port 128 removed sts Object not found (6)
2023-05-03 06:18:13.753126 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=81h
2023-05-03 06:18:13.753136 INFO  BF_DVM Dev 0 port 129 removed sts Object not found (6)
2023-05-03 06:18:13.753147 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=82h
2023-05-03 06:18:13.753157 INFO  BF_DVM Dev 0 port 130 removed sts Object not found (6)
2023-05-03 06:18:13.753167 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=83h
2023-05-03 06:18:13.753177 INFO  BF_DVM Dev 0 port 131 removed sts Object not found (6)
2023-05-03 06:18:13.753189 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=88h
2023-05-03 06:18:13.753199 INFO  BF_DVM Dev 0 port 136 removed sts Object not found (6)
2023-05-03 06:18:13.753210 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=89h
2023-05-03 06:18:13.753220 INFO  BF_DVM Dev 0 port 137 removed sts Object not found (6)
2023-05-03 06:18:13.753230 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ah
2023-05-03 06:18:13.753240 INFO  BF_DVM Dev 0 port 138 removed sts Object not found (6)
2023-05-03 06:18:13.753251 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8bh
2023-05-03 06:18:13.753261 INFO  BF_DVM Dev 0 port 139 removed sts Object not found (6)
2023-05-03 06:18:13.753272 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=40h
2023-05-03 06:18:13.753282 INFO  BF_DVM Dev 0 port 64 removed sts Object not found (6)
2023-05-03 06:18:13.753292 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=41h
2023-05-03 06:18:13.753302 INFO  BF_DVM Dev 0 port 65 removed sts Object not found (6)
2023-05-03 06:18:13.753313 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=42h
2023-05-03 06:18:13.753324 INFO  BF_DVM Dev 0 port 66 removed sts Object not found (6)
2023-05-03 06:18:13.753334 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=43h
2023-05-03 06:18:13.753344 INFO  BF_DVM Dev 0 port 67 removed sts Object not found (6)
2023-05-03 06:18:13.753560 DEBUG BF_TM TM: tm_stop_cached_counters_timer:767 counter TIMER_STOP running dev 0 timer state 3
2023-05-03 06:18:13.753588 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c14b000
2023-05-03 06:18:13.753600 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c14d000
2023-05-03 06:18:13.753611 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c14c000
2023-05-03 06:18:13.753621 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c14e000
2023-05-03 06:18:13.753631 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c14f000
2023-05-03 06:18:13.753641 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c150000
2023-05-03 06:18:13.753651 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c151000
2023-05-03 06:18:13.753661 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c152000
2023-05-03 06:18:13.753671 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fde4c154000
2023-05-03 06:18:13.783921 DEBUG BF_PM pm_port_info_get_from_port_hdl:176 pm_port_info_get_from_port_hdl: Unable to get port info: 21/0 
2023-05-03 06:18:13.783992 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:5022 bf_pm_port_front_panel_port_to_dev_port_get: front port 21/0 : not found
2023-05-03 06:18:13.784106 DEBUG BF_PM pm_port_info_get_from_port_hdl:176 pm_port_info_get_from_port_hdl: Unable to get port info: 21/1 
2023-05-03 06:18:13.784133 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:5022 bf_pm_port_front_panel_port_to_dev_port_get: front port 21/1 : not found
2023-05-03 06:18:13.784257 DEBUG BF_PM pm_port_info_get_from_port_hdl:176 pm_port_info_get_from_port_hdl: Unable to get port info: 21/2 
2023-05-03 06:18:13.784280 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:5022 bf_pm_port_front_panel_port_to_dev_port_get: front port 21/2 : not found
2023-05-03 06:18:13.784335 DEBUG BF_PM pm_port_info_get_from_port_hdl:176 pm_port_info_get_from_port_hdl: Unable to get port info: 21/3 
2023-05-03 06:18:13.784367 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:5022 bf_pm_port_front_panel_port_to_dev_port_get: front port 21/3 : not found
2023-05-03 06:18:13.784490 DEBUG BF_PM bf_pm_port_fp_get_first:5088 bf_pm_port_fp_get_first: No ports found
2023-05-03 06:18:13.785369 INFO  BF_MC mc_mgr_rmv_device: Device 0 remove.
2023-05-03 06:18:13.787129 DEBUG BF_PORT port_mgr_dev_remove:99:0
2023-05-03 06:18:13.787177 DEBUG BF_PORT port_mgr_tof1_dev_remove:194:0
2023-05-03 06:18:19.702566 DEBUG BF_SWITCHD bf_switchd: system services initialized
2023-05-03 06:18:19.702646 DEBUG BF_SWITCHD bf_switchd: loading conf_file /home/cirlab/bf-sde-9.11.2/install/share/p4/targets/tofino/port_forward.conf...
2023-05-03 06:18:19.702701 DEBUG BF_SWITCHD bf_switchd: processing device configuration...
2023-05-03 06:18:19.702802 DEBUG BF_SWITCHD Configuration for dev_id 0
2023-05-03 06:18:19.702834 DEBUG BF_SWITCHD   Family        : tofino
2023-05-03 06:18:19.702859 DEBUG BF_SWITCHD   pci_sysfs_str : /sys/devices/pci0000:00/0000:00:03.0/0000:05:00.0
2023-05-03 06:18:19.702884 DEBUG BF_SWITCHD   pci_int_mode  : 0
2023-05-03 06:18:19.702909 DEBUG BF_SWITCHD   sds_fw_path   : share/tofino_sds_fw/avago/firmware
2023-05-03 06:18:19.702934 DEBUG BF_SWITCHD bf_switchd: processing P4 configuration...
2023-05-03 06:18:19.703021 DEBUG BF_SWITCHD P4 profile for dev_id 0
2023-05-03 06:18:19.703049 DEBUG BF_SWITCHD num P4 programs 1
2023-05-03 06:18:19.703074 DEBUG BF_SWITCHD   p4_name: port_forward
2023-05-03 06:18:19.703099 DEBUG BF_SWITCHD   p4_pipeline_name: pipe
2023-05-03 06:18:19.703123 DEBUG BF_SWITCHD     libpd: 
2023-05-03 06:18:19.703149 DEBUG BF_SWITCHD     libpdthrift: 
2023-05-03 06:18:19.703173 DEBUG BF_SWITCHD     context: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/port_forward/pipe/context.json
2023-05-03 06:18:19.703199 DEBUG BF_SWITCHD     config: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/port_forward/pipe/tofino.bin
2023-05-03 06:18:19.703224 DEBUG BF_SWITCHD   Pipes in scope [
2023-05-03 06:18:19.703248 DEBUG BF_SWITCHD 0 
2023-05-03 06:18:19.703273 DEBUG BF_SWITCHD 1 
2023-05-03 06:18:19.703297 DEBUG BF_SWITCHD 2 
2023-05-03 06:18:19.703321 DEBUG BF_SWITCHD 3 
2023-05-03 06:18:19.703346 DEBUG BF_SWITCHD ]
2023-05-03 06:18:19.703378 DEBUG BF_SWITCHD   diag: 
2023-05-03 06:18:19.703403 DEBUG BF_SWITCHD   accton diag: 
2023-05-03 06:18:19.703428 DEBUG BF_SWITCHD   Agent[0]: /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so
2023-05-03 06:18:19.723893 DEBUG BF_SWITCHD bf_switchd: library /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so loaded
2023-05-03 06:18:19.725226 DEBUG BF_SWITCHD bf_switchd: agent[0] initialized
2023-05-03 06:18:19.725302 DEBUG BF_PLTFM Platform-mgr started 

2023-05-03 06:18:19.725896 DEBUG BF_PLTFM cdc_ethernet port is enx020000000002

2023-05-03 06:18:20.372403 DEBUG BF_PLTFM EEPROM DATA FROM BMC 
 {
	"Information":	{
		"Location on Fabric":	"Montara",
		"Product Sub-Version":	"3",
		"Facebook PCB Part Number":	"035-000003-02",
		"CRC8":	"0x6b",
		"System Assembly Part Number":	"015-000003-02",
		"Product Serial Number":	"AK22063441",
		"System Manufacturing Date":	"06-01-20",
		"Local MAC":	"04:F8:F8:DD:20:A4",
		"Assembled At":	"Accton",
		"ODM PCBA Serial Number":	"AK22035231",
		"Product Asset Tag":	"000000001",
		"Product Name":	"Montara",
		"ODM PCBA Part Number":	"NP3ZZ7632023A",
		"Product Production State":	"1",
		"Product Part Number":	"20-000003",
		"PCB Manufacturer":	"ISU",
		"System Manufacturer":	"Accton",
		"Extended MAC Address Size":	"132",
		"Facebook PCBA Part Number":	"025-000003-02",
		"Version":	"1",
		"Extended MAC Base":	"04:F8:F8:DD:20:AC",
		"Product Version":	"1"
	},
	"Resources":	[],
	"Actions":	[]
}
2023-05-03 06:18:20.372505 DEBUG BF_PLTFM Assembled at: Accton 

2023-05-03 06:18:20.372532 DEBUG BF_PLTFM CRC8: 107 

2023-05-03 06:18:20.372554 DEBUG BF_PLTFM Extended MAC Address Size: 132 

2023-05-03 06:18:20.372575 DEBUG BF_PLTFM Extended MAC Base 4:f8:f8:dd:20:ac

2023-05-03 06:18:20.372596 DEBUG BF_PLTFM BFN PCB Part Number 035-000003-02 

2023-05-03 06:18:20.372616 DEBUG BF_PLTFM BFN PCBA Part Number 025-000003-02 

2023-05-03 06:18:20.372635 DEBUG BF_PLTFM Local MAC 4:f8:f8:dd:20:a4

2023-05-03 06:18:20.372656 DEBUG BF_PLTFM Location on Fabric: Montara

2023-05-03 06:18:20.372675 DEBUG BF_PLTFM ODM PCBA Part Number NP3ZZ7632023A 

2023-05-03 06:18:20.372694 DEBUG BF_PLTFM ODM PCBA Serial Number AK22035231 

2023-05-03 06:18:20.372714 DEBUG BF_PLTFM PCB Manufacturer: ISU

2023-05-03 06:18:20.372733 DEBUG BF_PLTFM Product Asset Tag: 000000001

2023-05-03 06:18:20.372753 DEBUG BF_PLTFM Product Name: Montara 

2023-05-03 06:18:20.372772 DEBUG BF_PLTFM Product Number: 20-000003 

2023-05-03 06:18:20.372792 DEBUG BF_PLTFM Product Production State: 1 

2023-05-03 06:18:20.372812 DEBUG BF_PLTFM Product Serial Number: AK22063441 

2023-05-03 06:18:20.372830 DEBUG BF_PLTFM Product Sub-Version: 3 

2023-05-03 06:18:20.372850 DEBUG BF_PLTFM Product Version: 1 

2023-05-03 06:18:20.372872 DEBUG BF_PLTFM EEPROM SUCCESS: Board type : 006234

2023-05-03 06:18:20.372893 DEBUG BF_PLTFM System Assembly Part Number: 015-000003-02 

2023-05-03 06:18:20.372912 DEBUG BF_PLTFM System Manufacturer: Accton 

2023-05-03 06:18:20.372931 DEBUG BF_PLTFM System Manufacturing Date: 06-01-20 

2023-05-03 06:18:20.372950 DEBUG BF_PLTFM Version: 1 

2023-05-03 06:18:20.380715 DEBUG BF_PLTFM USB Initialized at bf_pltfm_cp2112_open:930

2023-05-03 06:18:20.380782 DEBUG BF_PLTFM No Devices found are 6

2023-05-03 06:18:20.380814 DEBUG BF_PLTFM USB devices found at bf_pltfm_cp2112_open:943

2023-05-03 06:18:20.380871 DEBUG BF_PLTFM USB handle found at bf_pltfm_cp2112_open:958

2023-05-03 06:18:20.380893 DEBUG BF_PLTFM The USB dev is 0x56001a6f1720

2023-05-03 06:18:20.380912 DEBUG BF_PLTFM The USB dev handle is 0x56001a728000

2023-05-03 06:18:20.380936 DEBUG BF_PLTFM Kernel driver auto detach set at bf_pltfm_cp2112_open:980

2023-05-03 06:18:20.381001 DEBUG BF_PLTFM Interface Claimed at bf_pltfm_cp2112_open:992

2023-05-03 06:18:20.381323 DEBUG BF_PLTFM Sm bus initialized bf_pltfm_cp2112_open:1005

2023-05-03 06:18:20.433701 DEBUG BF_PLTFM Error waiting for interrupt response with error code Operation timed out at usb_intr_transfer_in;351

2023-05-03 06:18:20.433762 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 06:18:20.433783 DEBUG BF_PLTFM Ongoing transfers flushed at bf_pltfm_cp2112_open:1010

2023-05-03 06:18:20.436991 DEBUG BF_PLTFM Outstanding transfers cancelled bf_pltfm_cp2112_open:1015

2023-05-03 06:18:20.437050 DEBUG BF_PLTFM Upper and Lower Devices Differentiated bf_pltfm_cp2112_open:1026

2023-05-03 06:18:20.596200 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2023-05-03 06:18:20.596789 DEBUG BF_PLTFM num of QSFP ports=32
2023-05-03 06:18:20.596834 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2023-05-03 06:18:20.596861 DEBUG BF_PLTFM QSFP     1 : RESETL = true
2023-05-03 06:18:20.596886 DEBUG BF_PLTFM QSFP     1 : True
2023-05-03 06:18:20.605995 DEBUG BF_PLTFM QSFP     2 : RESETL = true
2023-05-03 06:18:20.606054 DEBUG BF_PLTFM QSFP     2 : True
2023-05-03 06:18:20.614995 DEBUG BF_PLTFM QSFP     3 : RESETL = true
2023-05-03 06:18:20.615055 DEBUG BF_PLTFM QSFP     3 : True
2023-05-03 06:18:20.623993 DEBUG BF_PLTFM QSFP     4 : RESETL = true
2023-05-03 06:18:20.624052 DEBUG BF_PLTFM QSFP     4 : True
2023-05-03 06:18:20.632996 DEBUG BF_PLTFM QSFP     5 : RESETL = true
2023-05-03 06:18:20.633055 DEBUG BF_PLTFM QSFP     5 : True
2023-05-03 06:18:20.641996 DEBUG BF_PLTFM QSFP     6 : RESETL = true
2023-05-03 06:18:20.642055 DEBUG BF_PLTFM QSFP     6 : True
2023-05-03 06:18:20.650995 DEBUG BF_PLTFM QSFP     7 : RESETL = true
2023-05-03 06:18:20.651054 DEBUG BF_PLTFM QSFP     7 : True
2023-05-03 06:18:20.659997 DEBUG BF_PLTFM QSFP     8 : RESETL = true
2023-05-03 06:18:20.660056 DEBUG BF_PLTFM QSFP     8 : True
2023-05-03 06:18:20.668996 DEBUG BF_PLTFM QSFP     9 : RESETL = true
2023-05-03 06:18:20.669055 DEBUG BF_PLTFM QSFP     9 : True
2023-05-03 06:18:20.677995 DEBUG BF_PLTFM QSFP    10 : RESETL = true
2023-05-03 06:18:20.678054 DEBUG BF_PLTFM QSFP    10 : True
2023-05-03 06:18:20.686995 DEBUG BF_PLTFM QSFP    11 : RESETL = true
2023-05-03 06:18:20.687054 DEBUG BF_PLTFM QSFP    11 : True
2023-05-03 06:18:20.695995 DEBUG BF_PLTFM QSFP    12 : RESETL = true
2023-05-03 06:18:20.696054 DEBUG BF_PLTFM QSFP    12 : True
2023-05-03 06:18:20.704996 DEBUG BF_PLTFM QSFP    13 : RESETL = true
2023-05-03 06:18:20.705055 DEBUG BF_PLTFM QSFP    13 : True
2023-05-03 06:18:20.713996 DEBUG BF_PLTFM QSFP    14 : RESETL = true
2023-05-03 06:18:20.714055 DEBUG BF_PLTFM QSFP    14 : True
2023-05-03 06:18:20.722996 DEBUG BF_PLTFM QSFP    15 : RESETL = true
2023-05-03 06:18:20.723055 DEBUG BF_PLTFM QSFP    15 : True
2023-05-03 06:18:20.731994 DEBUG BF_PLTFM QSFP    16 : RESETL = true
2023-05-03 06:18:20.732053 DEBUG BF_PLTFM QSFP    16 : True
2023-05-03 06:18:20.740997 DEBUG BF_PLTFM QSFP    17 : RESETL = true
2023-05-03 06:18:20.741057 DEBUG BF_PLTFM QSFP    17 : True
2023-05-03 06:18:20.749996 DEBUG BF_PLTFM QSFP    18 : RESETL = true
2023-05-03 06:18:20.750054 DEBUG BF_PLTFM QSFP    18 : True
2023-05-03 06:18:20.758995 DEBUG BF_PLTFM QSFP    19 : RESETL = true
2023-05-03 06:18:20.759055 DEBUG BF_PLTFM QSFP    19 : True
2023-05-03 06:18:20.767997 DEBUG BF_PLTFM QSFP    20 : RESETL = true
2023-05-03 06:18:20.768056 DEBUG BF_PLTFM QSFP    20 : True
2023-05-03 06:18:20.776996 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-05-03 06:18:20.777055 DEBUG BF_PLTFM QSFP    21 : True
2023-05-03 06:18:20.785998 DEBUG BF_PLTFM QSFP    22 : RESETL = true
2023-05-03 06:18:20.786057 DEBUG BF_PLTFM QSFP    22 : True
2023-05-03 06:18:20.794996 DEBUG BF_PLTFM QSFP    23 : RESETL = true
2023-05-03 06:18:20.795055 DEBUG BF_PLTFM QSFP    23 : True
2023-05-03 06:18:20.803998 DEBUG BF_PLTFM QSFP    24 : RESETL = true
2023-05-03 06:18:20.804057 DEBUG BF_PLTFM QSFP    24 : True
2023-05-03 06:18:20.812998 DEBUG BF_PLTFM QSFP    25 : RESETL = true
2023-05-03 06:18:20.813058 DEBUG BF_PLTFM QSFP    25 : True
2023-05-03 06:18:20.821997 DEBUG BF_PLTFM QSFP    26 : RESETL = true
2023-05-03 06:18:20.822056 DEBUG BF_PLTFM QSFP    26 : True
2023-05-03 06:18:20.830999 DEBUG BF_PLTFM QSFP    27 : RESETL = true
2023-05-03 06:18:20.831057 DEBUG BF_PLTFM QSFP    27 : True
2023-05-03 06:18:20.839996 DEBUG BF_PLTFM QSFP    28 : RESETL = true
2023-05-03 06:18:20.840054 DEBUG BF_PLTFM QSFP    28 : True
2023-05-03 06:18:20.848998 DEBUG BF_PLTFM QSFP    29 : RESETL = true
2023-05-03 06:18:20.849058 DEBUG BF_PLTFM QSFP    29 : True
2023-05-03 06:18:20.857996 DEBUG BF_PLTFM QSFP    30 : RESETL = true
2023-05-03 06:18:20.858056 DEBUG BF_PLTFM QSFP    30 : True
2023-05-03 06:18:20.866996 DEBUG BF_PLTFM QSFP    31 : RESETL = true
2023-05-03 06:18:20.867055 DEBUG BF_PLTFM QSFP    31 : True
2023-05-03 06:18:20.875998 DEBUG BF_PLTFM QSFP    32 : RESETL = true
2023-05-03 06:18:20.876057 DEBUG BF_PLTFM QSFP    32 : True
2023-05-03 06:18:20.886093 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2023-05-03 06:18:20.886153 DEBUG BF_PLTFM QSFP     1 : LPMODE = true
2023-05-03 06:18:20.906999 DEBUG BF_PLTFM QSFP     1 : RESETL = false
2023-05-03 06:18:20.907059 DEBUG BF_PLTFM QSFP     1 : False
2023-05-03 06:18:20.915997 DEBUG BF_PLTFM QSFP     2 : LPMODE = true
2023-05-03 06:18:20.936995 DEBUG BF_PLTFM QSFP     2 : RESETL = false
2023-05-03 06:18:20.937054 DEBUG BF_PLTFM QSFP     2 : False
2023-05-03 06:18:20.945995 DEBUG BF_PLTFM QSFP     3 : LPMODE = true
2023-05-03 06:18:20.967000 DEBUG BF_PLTFM QSFP     3 : RESETL = false
2023-05-03 06:18:20.967059 DEBUG BF_PLTFM QSFP     3 : False
2023-05-03 06:18:20.975997 DEBUG BF_PLTFM QSFP     4 : LPMODE = true
2023-05-03 06:18:20.996997 DEBUG BF_PLTFM QSFP     4 : RESETL = false
2023-05-03 06:18:20.997055 DEBUG BF_PLTFM QSFP     4 : False
2023-05-03 06:18:21.005997 DEBUG BF_PLTFM QSFP     5 : LPMODE = true
2023-05-03 06:18:21.026999 DEBUG BF_PLTFM QSFP     5 : RESETL = false
2023-05-03 06:18:21.027059 DEBUG BF_PLTFM QSFP     5 : False
2023-05-03 06:18:21.035999 DEBUG BF_PLTFM QSFP     6 : LPMODE = true
2023-05-03 06:18:21.056962 DEBUG BF_PLTFM QSFP     6 : RESETL = false
2023-05-03 06:18:21.057023 DEBUG BF_PLTFM QSFP     6 : False
2023-05-03 06:18:21.065998 DEBUG BF_PLTFM QSFP     7 : LPMODE = true
2023-05-03 06:18:21.086998 DEBUG BF_PLTFM QSFP     7 : RESETL = false
2023-05-03 06:18:21.087057 DEBUG BF_PLTFM QSFP     7 : False
2023-05-03 06:18:21.095999 DEBUG BF_PLTFM QSFP     8 : LPMODE = true
2023-05-03 06:18:21.116999 DEBUG BF_PLTFM QSFP     8 : RESETL = false
2023-05-03 06:18:21.117058 DEBUG BF_PLTFM QSFP     8 : False
2023-05-03 06:18:21.125998 DEBUG BF_PLTFM QSFP     9 : LPMODE = true
2023-05-03 06:18:21.147000 DEBUG BF_PLTFM QSFP     9 : RESETL = false
2023-05-03 06:18:21.147059 DEBUG BF_PLTFM QSFP     9 : False
2023-05-03 06:18:21.155998 DEBUG BF_PLTFM QSFP    10 : LPMODE = true
2023-05-03 06:18:21.176998 DEBUG BF_PLTFM QSFP    10 : RESETL = false
2023-05-03 06:18:21.177057 DEBUG BF_PLTFM QSFP    10 : False
2023-05-03 06:18:21.185998 DEBUG BF_PLTFM QSFP    11 : LPMODE = true
2023-05-03 06:18:21.206999 DEBUG BF_PLTFM QSFP    11 : RESETL = false
2023-05-03 06:18:21.207058 DEBUG BF_PLTFM QSFP    11 : False
2023-05-03 06:18:21.215999 DEBUG BF_PLTFM QSFP    12 : LPMODE = true
2023-05-03 06:18:21.236998 DEBUG BF_PLTFM QSFP    12 : RESETL = false
2023-05-03 06:18:21.237057 DEBUG BF_PLTFM QSFP    12 : False
2023-05-03 06:18:21.245999 DEBUG BF_PLTFM QSFP    13 : LPMODE = true
2023-05-03 06:18:21.267000 DEBUG BF_PLTFM QSFP    13 : RESETL = false
2023-05-03 06:18:21.267059 DEBUG BF_PLTFM QSFP    13 : False
2023-05-03 06:18:21.275999 DEBUG BF_PLTFM QSFP    14 : LPMODE = true
2023-05-03 06:18:21.297002 DEBUG BF_PLTFM QSFP    14 : RESETL = false
2023-05-03 06:18:21.297061 DEBUG BF_PLTFM QSFP    14 : False
2023-05-03 06:18:21.306000 DEBUG BF_PLTFM QSFP    15 : LPMODE = true
2023-05-03 06:18:21.327000 DEBUG BF_PLTFM QSFP    15 : RESETL = false
2023-05-03 06:18:21.327059 DEBUG BF_PLTFM QSFP    15 : False
2023-05-03 06:18:21.335998 DEBUG BF_PLTFM QSFP    16 : LPMODE = true
2023-05-03 06:18:21.356999 DEBUG BF_PLTFM QSFP    16 : RESETL = false
2023-05-03 06:18:21.357058 DEBUG BF_PLTFM QSFP    16 : False
2023-05-03 06:18:21.366001 DEBUG BF_PLTFM QSFP    17 : LPMODE = true
2023-05-03 06:18:21.387001 DEBUG BF_PLTFM QSFP    17 : RESETL = false
2023-05-03 06:18:21.387060 DEBUG BF_PLTFM QSFP    17 : False
2023-05-03 06:18:21.396001 DEBUG BF_PLTFM QSFP    18 : LPMODE = true
2023-05-03 06:18:21.416952 DEBUG BF_PLTFM QSFP    18 : RESETL = false
2023-05-03 06:18:21.417011 DEBUG BF_PLTFM QSFP    18 : False
2023-05-03 06:18:21.425951 DEBUG BF_PLTFM QSFP    19 : LPMODE = true
2023-05-03 06:18:21.446952 DEBUG BF_PLTFM QSFP    19 : RESETL = false
2023-05-03 06:18:21.447011 DEBUG BF_PLTFM QSFP    19 : False
2023-05-03 06:18:21.455951 DEBUG BF_PLTFM QSFP    20 : LPMODE = true
2023-05-03 06:18:21.476949 DEBUG BF_PLTFM QSFP    20 : RESETL = false
2023-05-03 06:18:21.477008 DEBUG BF_PLTFM QSFP    20 : False
2023-05-03 06:18:21.485952 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-05-03 06:18:21.506951 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-05-03 06:18:21.507010 DEBUG BF_PLTFM QSFP    21 : False
2023-05-03 06:18:21.515952 DEBUG BF_PLTFM QSFP    22 : LPMODE = true
2023-05-03 06:18:21.536954 DEBUG BF_PLTFM QSFP    22 : RESETL = false
2023-05-03 06:18:21.537013 DEBUG BF_PLTFM QSFP    22 : False
2023-05-03 06:18:21.545953 DEBUG BF_PLTFM QSFP    23 : LPMODE = true
2023-05-03 06:18:21.566950 DEBUG BF_PLTFM QSFP    23 : RESETL = false
2023-05-03 06:18:21.567009 DEBUG BF_PLTFM QSFP    23 : False
2023-05-03 06:18:21.575953 DEBUG BF_PLTFM QSFP    24 : LPMODE = true
2023-05-03 06:18:21.596950 DEBUG BF_PLTFM QSFP    24 : RESETL = false
2023-05-03 06:18:21.597028 DEBUG BF_PLTFM QSFP    24 : False
2023-05-03 06:18:21.605952 DEBUG BF_PLTFM QSFP    25 : LPMODE = true
2023-05-03 06:18:21.626952 DEBUG BF_PLTFM QSFP    25 : RESETL = false
2023-05-03 06:18:21.627010 DEBUG BF_PLTFM QSFP    25 : False
2023-05-03 06:18:21.635924 DEBUG BF_PLTFM QSFP    26 : LPMODE = true
2023-05-03 06:18:21.656951 DEBUG BF_PLTFM QSFP    26 : RESETL = false
2023-05-03 06:18:21.657010 DEBUG BF_PLTFM QSFP    26 : False
2023-05-03 06:18:21.665952 DEBUG BF_PLTFM QSFP    27 : LPMODE = true
2023-05-03 06:18:21.686954 DEBUG BF_PLTFM QSFP    27 : RESETL = false
2023-05-03 06:18:21.687013 DEBUG BF_PLTFM QSFP    27 : False
2023-05-03 06:18:21.695925 DEBUG BF_PLTFM QSFP    28 : LPMODE = true
2023-05-03 06:18:21.716952 DEBUG BF_PLTFM QSFP    28 : RESETL = false
2023-05-03 06:18:21.717011 DEBUG BF_PLTFM QSFP    28 : False
2023-05-03 06:18:21.725954 DEBUG BF_PLTFM QSFP    29 : LPMODE = true
2023-05-03 06:18:21.746951 DEBUG BF_PLTFM QSFP    29 : RESETL = false
2023-05-03 06:18:21.747010 DEBUG BF_PLTFM QSFP    29 : False
2023-05-03 06:18:21.755953 DEBUG BF_PLTFM QSFP    30 : LPMODE = true
2023-05-03 06:18:21.776954 DEBUG BF_PLTFM QSFP    30 : RESETL = false
2023-05-03 06:18:21.777013 DEBUG BF_PLTFM QSFP    30 : False
2023-05-03 06:18:21.785953 DEBUG BF_PLTFM QSFP    31 : LPMODE = true
2023-05-03 06:18:21.806956 DEBUG BF_PLTFM QSFP    31 : RESETL = false
2023-05-03 06:18:21.807015 DEBUG BF_PLTFM QSFP    31 : False
2023-05-03 06:18:21.815953 DEBUG BF_PLTFM QSFP    32 : LPMODE = true
2023-05-03 06:18:21.836952 DEBUG BF_PLTFM QSFP    32 : RESETL = false
2023-05-03 06:18:21.837011 DEBUG BF_PLTFM QSFP    32 : False
2023-05-03 06:18:21.845951 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2023-05-03 06:18:23.846390 DEBUG BF_SWITCHD Device 0: Operational mode set to ASIC
2023-05-03 06:18:23.846481 DEBUG BF_SWITCHD Initialized the device types using platforms infra API
2023-05-03 06:18:23.846516 DEBUG BF_SWITCHD ASIC detected at PCI /sys/class/bf/bf0/device
2023-05-03 06:18:23.846603 DEBUG BF_SWITCHD ASIC pci device id is 16 (0x0010)
2023-05-03 06:18:23.846666 DEBUG BF_DVM BF-SDE vesion: 9.11.2
2023-05-03 06:18:23.863244 INFO  BF_PM pm_fsm_queues_init:256 pm_fsm_queues_init:256 Initializing all FSM queues
2023-05-03 06:18:23.863339 INFO  BF_PM pm_fsm_queues_init:262 pm_fsm_queues_init:262 Initializing all FSM queues done
2023-05-03 06:18:23.863492 INFO  BF_TM TM: Registered for device and port discovery
2023-05-03 06:18:23.865920 DEBUG BF_SWITCHD bf_switchd: drivers initialized
2023-05-03 06:18:23.891985 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2023-05-03 06:18:23.892496 DEBUG BF_LLD  Efuse settings dev 0 subdev 0
2023-05-03 06:18:23.892513 DEBUG BF_LLD                0 : resubmit_disable
2023-05-03 06:18:23.892526 DEBUG BF_LLD                0 : mau_tcam_reduction
2023-05-03 06:18:23.892537 DEBUG BF_LLD                0 : mau_sram_reduction
2023-05-03 06:18:23.892548 DEBUG BF_LLD                0 : packet_generator_disable
2023-05-03 06:18:23.892559 DEBUG BF_LLD                5 : pipe_disable
2023-05-03 06:18:23.892572 DEBUG BF_LLD                0 : mau_stage_disable
2023-05-03 06:18:23.892581 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2023-05-03 06:18:23.892591 DEBUG BF_LLD aaaaaaaaaaaaaaaa : port_disable (lo)
2023-05-03 06:18:23.892602 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2023-05-03 06:18:23.892613 DEBUG BF_LLD                0 : port_speed_reduction
2023-05-03 06:18:23.892624 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2023-05-03 06:18:23.892635 DEBUG BF_LLD                0 : pcie_lane_reduction
2023-05-03 06:18:23.892645 DEBUG BF_LLD                0 : baresync_disable
2023-05-03 06:18:23.892656 DEBUG BF_LLD                0 : frequency_reduction
2023-05-03 06:18:23.892667 DEBUG BF_LLD                0 : frequency_check_disable
2023-05-03 06:18:23.892677 DEBUG BF_LLD                0 : versioning
2023-05-03 06:18:23.892690 DEBUG BF_LLD                8 : chip_part_number
2023-05-03 06:18:23.892701 DEBUG BF_LLD                1 : part_revision_number
2023-05-03 06:18:23.892726 DEBUG BF_LLD                0 : package_id
2023-05-03 06:18:23.892737 DEBUG BF_LLD 30206674eab06c85 : chip_id
2023-05-03 06:18:23.892748 DEBUG BF_LLD              102 : pmro_and_skew
2023-05-03 06:18:23.892759 DEBUG BF_LLD                3 : voltage_scaling
2023-05-03 06:18:23.892769 DEBUG BF_LLD                0 : die-config
2023-05-03 06:18:23.892780 DEBUG BF_LLD                0 : constant0
2023-05-03 06:18:23.892790 DEBUG BF_LLD                0 : constant1
2023-05-03 06:18:23.892801 DEBUG BF_LLD                0 : serdes disable even
2023-05-03 06:18:23.892812 DEBUG BF_LLD                0 : serdes disable odd
2023-05-03 06:18:23.892827 DEBUG BF_LLD Wafer-id: PMAU99-W19-X2-Y6
2023-05-03 06:18:23.892841 DEBUG BF_LLD dev 0 subdev 0: SPI idcode: 20180416 (rc=0)
2023-05-03 06:18:23.892857 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2023-05-03 06:18:23.893191 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2023-05-03 06:18:24.007311 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1dc
2023-05-03 06:18:24.007403 DEBUG BF_LLD [Unreset] Done after 1 polls
2023-05-03 06:18:24.026919 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2023-05-03 06:18:24.026978 DEBUG BF_PORT port_mgr_dev_add:57:0:0(warm_init_mode)
2023-05-03 06:18:24.026998 DEBUG BF_PORT port_mgr_tof1_dev_add:75:0
2023-05-03 06:18:24.027022 INFO  BF_PORT set chip part revision number, dev 0, part rev 1
2023-05-03 06:18:24.027071 DEBUG BF_PORT 0:-:-: sbus master fw: 101d_2001
2023-05-03 06:18:24.027083 DEBUG BF_PORT 0:-:-: PCIe serdes fw: 1066_2147
2023-05-03 06:18:24.027093 DEBUG BF_PORT 0:-:-:      serdes fw: 1091_244d
2023-05-03 06:18:24.027116 INFO  BF_PORT port_mgr_mac_block_init: core clock speed in ns = 0.819672
2023-05-03 06:18:24.030170 DEBUG BF_PORT SDS: SBMs disabled. No FW upload
2023-05-03 06:18:24.030291 DEBUG BF_PORT SDS: SBus CLK divider set to 5 (x32 mode)
2023-05-03 06:18:24.030307 DEBUG BF_PORT SDS: 0:0:3: Set ignore bcast
2023-05-03 06:18:24.030321 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-05-03 06:18:24.030387 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=write
2023-05-03 06:18:24.030456 DEBUG BF_PORT SDS: 0:0:5: Set ignore bcast
2023-05-03 06:18:24.030467 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-05-03 06:18:24.030531 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=write
2023-05-03 06:18:24.030592 DEBUG BF_PORT SDS: 0:0:7: Set ignore bcast
2023-05-03 06:18:24.030603 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-05-03 06:18:24.030668 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=write
2023-05-03 06:18:24.030729 DEBUG BF_PORT SDS: 0:0:9: Set ignore bcast
2023-05-03 06:18:24.030739 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-05-03 06:18:24.030805 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=write
2023-05-03 06:18:24.037809 DEBUG BF_PORT SDS: 0:0:255: FW load: broadcast
2023-05-03 06:18:24.037822 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-05-03 06:18:24.037832 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-05-03 06:18:24.039995 DEBUG BF_PORT 0:0:1 : PCIe access : addr=1h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040066 DEBUG BF_PORT 0:0:2 : PCIe access : addr=2h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040132 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040199 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=0h : cmd=Read
2023-05-03 06:18:24.040214 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=1h : cmd=write
2023-05-03 06:18:24.040226 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-05-03 06:18:24.040292 DEBUG BF_PORT 0:0:4 : PCIe access : addr=4h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040358 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040444 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=0h : cmd=Read
2023-05-03 06:18:24.040456 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=1h : cmd=write
2023-05-03 06:18:24.040467 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-05-03 06:18:24.040533 DEBUG BF_PORT 0:0:6 : PCIe access : addr=6h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040599 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040664 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=0h : cmd=Read
2023-05-03 06:18:24.040675 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=1h : cmd=write
2023-05-03 06:18:24.040687 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-05-03 06:18:24.040753 DEBUG BF_PORT 0:0:8 : PCIe access : addr=8h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040817 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=ffh : cmd=Read
2023-05-03 06:18:24.040883 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=0h : cmd=Read
2023-05-03 06:18:24.040894 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=1h : cmd=write
2023-05-03 06:18:24.040905 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-05-03 06:18:24.040971 DEBUG BF_PORT 0:0:10 : PCIe access : addr=ah : reg=ffh : cmd=Read
2023-05-03 06:18:24.539193 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-05-03 06:18:24.539281 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-05-03 06:18:24.539354 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-05-03 06:18:24.539421 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-05-03 06:18:25.038783 DEBUG BF_PORT SDS: 0:1:255: FW load: broadcast
2023-05-03 06:18:25.038810 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-05-03 06:18:25.038820 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-05-03 06:18:27.956207 INFO  BF_MC Allocated RDM addresses 0x200 - 0x303
2023-05-03 06:18:27.956286 INFO  BF_MC Write LAG node at addr 0x200 with id 255 and next node 0x201 0x0000_00000000ff00201c
2023-05-03 06:18:27.956303 INFO  BF_MC Write LAG node at addr 0x201 with id 255 and next node 0x202 0x00ff_00202c00ff00201c
2023-05-03 06:18:27.956314 INFO  BF_MC Write LAG node at addr 0x202 with id 255 and next node 0x203 0x0000_00000000ff00203c
2023-05-03 06:18:27.956324 INFO  BF_MC Write LAG node at addr 0x203 with id 255 and next node 0x204 0x00ff_00204c00ff00203c
2023-05-03 06:18:27.956334 INFO  BF_MC Write LAG node at addr 0x204 with id 255 and next node 0x205 0x0000_00000000ff00205c
2023-05-03 06:18:27.956345 INFO  BF_MC Write LAG node at addr 0x205 with id 255 and next node 0x206 0x00ff_00206c00ff00205c
2023-05-03 06:18:27.956355 INFO  BF_MC Write LAG node at addr 0x206 with id 255 and next node 0x207 0x0000_00000000ff00207c
2023-05-03 06:18:27.956365 INFO  BF_MC Write LAG node at addr 0x207 with id 255 and next node 0x208 0x00ff_00208c00ff00207c
2023-05-03 06:18:27.956375 INFO  BF_MC Write LAG node at addr 0x208 with id 255 and next node 0x209 0x0000_00000000ff00209c
2023-05-03 06:18:27.956386 INFO  BF_MC Write LAG node at addr 0x209 with id 255 and next node 0x20a 0x00ff_0020ac00ff00209c
2023-05-03 06:18:27.956396 INFO  BF_MC Write LAG node at addr 0x20a with id 255 and next node 0x20b 0x0000_00000000ff0020bc
2023-05-03 06:18:27.956406 INFO  BF_MC Write LAG node at addr 0x20b with id 255 and next node 0x20c 0x00ff_0020cc00ff0020bc
2023-05-03 06:18:27.956417 INFO  BF_MC Write LAG node at addr 0x20c with id 255 and next node 0x20d 0x0000_00000000ff0020dc
2023-05-03 06:18:27.956427 INFO  BF_MC Write LAG node at addr 0x20d with id 255 and next node 0x20e 0x00ff_0020ec00ff0020dc
2023-05-03 06:18:27.956437 INFO  BF_MC Write LAG node at addr 0x20e with id 255 and next node 0x20f 0x0000_00000000ff0020fc
2023-05-03 06:18:27.956447 INFO  BF_MC Write LAG node at addr 0x20f with id 255 and next node 0x210 0x00ff_00210c00ff0020fc
2023-05-03 06:18:27.956457 INFO  BF_MC Write LAG node at addr 0x210 with id 255 and next node 0x211 0x0000_00000000ff00211c
2023-05-03 06:18:27.956483 INFO  BF_MC Write LAG node at addr 0x211 with id 255 and next node 0x212 0x00ff_00212c00ff00211c
2023-05-03 06:18:27.956493 INFO  BF_MC Write LAG node at addr 0x212 with id 255 and next node 0x213 0x0000_00000000ff00213c
2023-05-03 06:18:27.956504 INFO  BF_MC Write LAG node at addr 0x213 with id 255 and next node 0x214 0x00ff_00214c00ff00213c
2023-05-03 06:18:27.956514 INFO  BF_MC Write LAG node at addr 0x214 with id 255 and next node 0x215 0x0000_00000000ff00215c
2023-05-03 06:18:27.956524 INFO  BF_MC Write LAG node at addr 0x215 with id 255 and next node 0x216 0x00ff_00216c00ff00215c
2023-05-03 06:18:27.956534 INFO  BF_MC Write LAG node at addr 0x216 with id 255 and next node 0x217 0x0000_00000000ff00217c
2023-05-03 06:18:27.956544 INFO  BF_MC Write LAG node at addr 0x217 with id 255 and next node 0x218 0x00ff_00218c00ff00217c
2023-05-03 06:18:27.956554 INFO  BF_MC Write LAG node at addr 0x218 with id 255 and next node 0x219 0x0000_00000000ff00219c
2023-05-03 06:18:27.956564 INFO  BF_MC Write LAG node at addr 0x219 with id 255 and next node 0x21a 0x00ff_0021ac00ff00219c
2023-05-03 06:18:27.956574 INFO  BF_MC Write LAG node at addr 0x21a with id 255 and next node 0x21b 0x0000_00000000ff0021bc
2023-05-03 06:18:27.956585 INFO  BF_MC Write LAG node at addr 0x21b with id 255 and next node 0x21c 0x00ff_0021cc00ff0021bc
2023-05-03 06:18:27.956595 INFO  BF_MC Write LAG node at addr 0x21c with id 255 and next node 0x21d 0x0000_00000000ff0021dc
2023-05-03 06:18:27.956605 INFO  BF_MC Write LAG node at addr 0x21d with id 255 and next node 0x21e 0x00ff_0021ec00ff0021dc
2023-05-03 06:18:27.956620 INFO  BF_MC Write LAG node at addr 0x21e with id 255 and next node 0x21f 0x0000_00000000ff0021fc
2023-05-03 06:18:27.956634 INFO  BF_MC Write LAG node at addr 0x21f with id 255 and next node 0x220 0x00ff_00220c00ff0021fc
2023-05-03 06:18:27.956644 INFO  BF_MC Write LAG node at addr 0x220 with id 255 and next node 0x221 0x0000_00000000ff00221c
2023-05-03 06:18:27.956655 INFO  BF_MC Write LAG node at addr 0x221 with id 255 and next node 0x222 0x00ff_00222c00ff00221c
2023-05-03 06:18:27.956665 INFO  BF_MC Write LAG node at addr 0x222 with id 255 and next node 0x223 0x0000_00000000ff00223c
2023-05-03 06:18:27.956675 INFO  BF_MC Write LAG node at addr 0x223 with id 255 and next node 0x224 0x00ff_00224c00ff00223c
2023-05-03 06:18:27.956685 INFO  BF_MC Write LAG node at addr 0x224 with id 255 and next node 0x225 0x0000_00000000ff00225c
2023-05-03 06:18:27.956695 INFO  BF_MC Write LAG node at addr 0x225 with id 255 and next node 0x226 0x00ff_00226c00ff00225c
2023-05-03 06:18:27.956705 INFO  BF_MC Write LAG node at addr 0x226 with id 255 and next node 0x227 0x0000_00000000ff00227c
2023-05-03 06:18:27.956715 INFO  BF_MC Write LAG node at addr 0x227 with id 255 and next node 0x228 0x00ff_00228c00ff00227c
2023-05-03 06:18:27.956725 INFO  BF_MC Write LAG node at addr 0x228 with id 255 and next node 0x229 0x0000_00000000ff00229c
2023-05-03 06:18:27.956736 INFO  BF_MC Write LAG node at addr 0x229 with id 255 and next node 0x22a 0x00ff_0022ac00ff00229c
2023-05-03 06:18:27.956746 INFO  BF_MC Write LAG node at addr 0x22a with id 255 and next node 0x22b 0x0000_00000000ff0022bc
2023-05-03 06:18:27.956756 INFO  BF_MC Write LAG node at addr 0x22b with id 255 and next node 0x22c 0x00ff_0022cc00ff0022bc
2023-05-03 06:18:27.956766 INFO  BF_MC Write LAG node at addr 0x22c with id 255 and next node 0x22d 0x0000_00000000ff0022dc
2023-05-03 06:18:27.956776 INFO  BF_MC Write LAG node at addr 0x22d with id 255 and next node 0x22e 0x00ff_0022ec00ff0022dc
2023-05-03 06:18:27.956786 INFO  BF_MC Write LAG node at addr 0x22e with id 255 and next node 0x22f 0x0000_00000000ff0022fc
2023-05-03 06:18:27.956796 INFO  BF_MC Write LAG node at addr 0x22f with id 255 and next node 0x230 0x00ff_00230c00ff0022fc
2023-05-03 06:18:27.956807 INFO  BF_MC Write LAG node at addr 0x230 with id 255 and next node 0x231 0x0000_00000000ff00231c
2023-05-03 06:18:27.956817 INFO  BF_MC Write LAG node at addr 0x231 with id 255 and next node 0x232 0x00ff_00232c00ff00231c
2023-05-03 06:18:27.956833 INFO  BF_MC Write LAG node at addr 0x232 with id 255 and next node 0x233 0x0000_00000000ff00233c
2023-05-03 06:18:27.956843 INFO  BF_MC Write LAG node at addr 0x233 with id 255 and next node 0x234 0x00ff_00234c00ff00233c
2023-05-03 06:18:27.956853 INFO  BF_MC Write LAG node at addr 0x234 with id 255 and next node 0x235 0x0000_00000000ff00235c
2023-05-03 06:18:27.956864 INFO  BF_MC Write LAG node at addr 0x235 with id 255 and next node 0x236 0x00ff_00236c00ff00235c
2023-05-03 06:18:27.956874 INFO  BF_MC Write LAG node at addr 0x236 with id 255 and next node 0x237 0x0000_00000000ff00237c
2023-05-03 06:18:27.956884 INFO  BF_MC Write LAG node at addr 0x237 with id 255 and next node 0x238 0x00ff_00238c00ff00237c
2023-05-03 06:18:27.956894 INFO  BF_MC Write LAG node at addr 0x238 with id 255 and next node 0x239 0x0000_00000000ff00239c
2023-05-03 06:18:27.956904 INFO  BF_MC Write LAG node at addr 0x239 with id 255 and next node 0x23a 0x00ff_0023ac00ff00239c
2023-05-03 06:18:27.956914 INFO  BF_MC Write LAG node at addr 0x23a with id 255 and next node 0x23b 0x0000_00000000ff0023bc
2023-05-03 06:18:27.956925 INFO  BF_MC Write LAG node at addr 0x23b with id 255 and next node 0x23c 0x00ff_0023cc00ff0023bc
2023-05-03 06:18:27.956935 INFO  BF_MC Write LAG node at addr 0x23c with id 255 and next node 0x23d 0x0000_00000000ff0023dc
2023-05-03 06:18:27.956945 INFO  BF_MC Write LAG node at addr 0x23d with id 255 and next node 0x23e 0x00ff_0023ec00ff0023dc
2023-05-03 06:18:27.956955 INFO  BF_MC Write LAG node at addr 0x23e with id 255 and next node 0x23f 0x0000_00000000ff0023fc
2023-05-03 06:18:27.956966 INFO  BF_MC Write LAG node at addr 0x23f with id 255 and next node 0x240 0x00ff_00240c00ff0023fc
2023-05-03 06:18:27.956981 INFO  BF_MC Write LAG node at addr 0x240 with id 255 and next node 0x241 0x0000_00000000ff00241c
2023-05-03 06:18:27.956994 INFO  BF_MC Write LAG node at addr 0x241 with id 255 and next node 0x242 0x00ff_00242c00ff00241c
2023-05-03 06:18:27.957004 INFO  BF_MC Write LAG node at addr 0x242 with id 255 and next node 0x243 0x0000_00000000ff00243c
2023-05-03 06:18:27.957015 INFO  BF_MC Write LAG node at addr 0x243 with id 255 and next node 0x244 0x00ff_00244c00ff00243c
2023-05-03 06:18:27.957025 INFO  BF_MC Write LAG node at addr 0x244 with id 255 and next node 0x245 0x0000_00000000ff00245c
2023-05-03 06:18:27.957035 INFO  BF_MC Write LAG node at addr 0x245 with id 255 and next node 0x246 0x00ff_00246c00ff00245c
2023-05-03 06:18:27.957045 INFO  BF_MC Write LAG node at addr 0x246 with id 255 and next node 0x247 0x0000_00000000ff00247c
2023-05-03 06:18:27.957055 INFO  BF_MC Write LAG node at addr 0x247 with id 255 and next node 0x248 0x00ff_00248c00ff00247c
2023-05-03 06:18:27.957066 INFO  BF_MC Write LAG node at addr 0x248 with id 255 and next node 0x249 0x0000_00000000ff00249c
2023-05-03 06:18:27.957076 INFO  BF_MC Write LAG node at addr 0x249 with id 255 and next node 0x24a 0x00ff_0024ac00ff00249c
2023-05-03 06:18:27.957086 INFO  BF_MC Write LAG node at addr 0x24a with id 255 and next node 0x24b 0x0000_00000000ff0024bc
2023-05-03 06:18:27.957096 INFO  BF_MC Write LAG node at addr 0x24b with id 255 and next node 0x24c 0x00ff_0024cc00ff0024bc
2023-05-03 06:18:27.957106 INFO  BF_MC Write LAG node at addr 0x24c with id 255 and next node 0x24d 0x0000_00000000ff0024dc
2023-05-03 06:18:27.957116 INFO  BF_MC Write LAG node at addr 0x24d with id 255 and next node 0x24e 0x00ff_0024ec00ff0024dc
2023-05-03 06:18:27.957127 INFO  BF_MC Write LAG node at addr 0x24e with id 255 and next node 0x24f 0x0000_00000000ff0024fc
2023-05-03 06:18:27.957137 INFO  BF_MC Write LAG node at addr 0x24f with id 255 and next node 0x250 0x00ff_00250c00ff0024fc
2023-05-03 06:18:27.957147 INFO  BF_MC Write LAG node at addr 0x250 with id 255 and next node 0x251 0x0000_00000000ff00251c
2023-05-03 06:18:27.957157 INFO  BF_MC Write LAG node at addr 0x251 with id 255 and next node 0x252 0x00ff_00252c00ff00251c
2023-05-03 06:18:27.957167 INFO  BF_MC Write LAG node at addr 0x252 with id 255 and next node 0x253 0x0000_00000000ff00253c
2023-05-03 06:18:27.957182 INFO  BF_MC Write LAG node at addr 0x253 with id 255 and next node 0x254 0x00ff_00254c00ff00253c
2023-05-03 06:18:27.957193 INFO  BF_MC Write LAG node at addr 0x254 with id 255 and next node 0x255 0x0000_00000000ff00255c
2023-05-03 06:18:27.957203 INFO  BF_MC Write LAG node at addr 0x255 with id 255 and next node 0x256 0x00ff_00256c00ff00255c
2023-05-03 06:18:27.957214 INFO  BF_MC Write LAG node at addr 0x256 with id 255 and next node 0x257 0x0000_00000000ff00257c
2023-05-03 06:18:27.957224 INFO  BF_MC Write LAG node at addr 0x257 with id 255 and next node 0x258 0x00ff_00258c00ff00257c
2023-05-03 06:18:27.957234 INFO  BF_MC Write LAG node at addr 0x258 with id 255 and next node 0x259 0x0000_00000000ff00259c
2023-05-03 06:18:27.957245 INFO  BF_MC Write LAG node at addr 0x259 with id 255 and next node 0x25a 0x00ff_0025ac00ff00259c
2023-05-03 06:18:27.957255 INFO  BF_MC Write LAG node at addr 0x25a with id 255 and next node 0x25b 0x0000_00000000ff0025bc
2023-05-03 06:18:27.957265 INFO  BF_MC Write LAG node at addr 0x25b with id 255 and next node 0x25c 0x00ff_0025cc00ff0025bc
2023-05-03 06:18:27.957275 INFO  BF_MC Write LAG node at addr 0x25c with id 255 and next node 0x25d 0x0000_00000000ff0025dc
2023-05-03 06:18:27.957285 INFO  BF_MC Write LAG node at addr 0x25d with id 255 and next node 0x25e 0x00ff_0025ec00ff0025dc
2023-05-03 06:18:27.957296 INFO  BF_MC Write LAG node at addr 0x25e with id 255 and next node 0x25f 0x0000_00000000ff0025fc
2023-05-03 06:18:27.957306 INFO  BF_MC Write LAG node at addr 0x25f with id 255 and next node 0x260 0x00ff_00260c00ff0025fc
2023-05-03 06:18:27.957316 INFO  BF_MC Write LAG node at addr 0x260 with id 255 and next node 0x261 0x0000_00000000ff00261c
2023-05-03 06:18:27.957326 INFO  BF_MC Write LAG node at addr 0x261 with id 255 and next node 0x262 0x00ff_00262c00ff00261c
2023-05-03 06:18:27.957341 INFO  BF_MC Write LAG node at addr 0x262 with id 255 and next node 0x263 0x0000_00000000ff00263c
2023-05-03 06:18:27.957354 INFO  BF_MC Write LAG node at addr 0x263 with id 255 and next node 0x264 0x00ff_00264c00ff00263c
2023-05-03 06:18:27.957364 INFO  BF_MC Write LAG node at addr 0x264 with id 255 and next node 0x265 0x0000_00000000ff00265c
2023-05-03 06:18:27.957374 INFO  BF_MC Write LAG node at addr 0x265 with id 255 and next node 0x266 0x00ff_00266c00ff00265c
2023-05-03 06:18:27.957385 INFO  BF_MC Write LAG node at addr 0x266 with id 255 and next node 0x267 0x0000_00000000ff00267c
2023-05-03 06:18:27.957395 INFO  BF_MC Write LAG node at addr 0x267 with id 255 and next node 0x268 0x00ff_00268c00ff00267c
2023-05-03 06:18:27.957405 INFO  BF_MC Write LAG node at addr 0x268 with id 255 and next node 0x269 0x0000_00000000ff00269c
2023-05-03 06:18:27.957415 INFO  BF_MC Write LAG node at addr 0x269 with id 255 and next node 0x26a 0x00ff_0026ac00ff00269c
2023-05-03 06:18:27.957425 INFO  BF_MC Write LAG node at addr 0x26a with id 255 and next node 0x26b 0x0000_00000000ff0026bc
2023-05-03 06:18:27.957436 INFO  BF_MC Write LAG node at addr 0x26b with id 255 and next node 0x26c 0x00ff_0026cc00ff0026bc
2023-05-03 06:18:27.957446 INFO  BF_MC Write LAG node at addr 0x26c with id 255 and next node 0x26d 0x0000_00000000ff0026dc
2023-05-03 06:18:27.957456 INFO  BF_MC Write LAG node at addr 0x26d with id 255 and next node 0x26e 0x00ff_0026ec00ff0026dc
2023-05-03 06:18:27.957466 INFO  BF_MC Write LAG node at addr 0x26e with id 255 and next node 0x26f 0x0000_00000000ff0026fc
2023-05-03 06:18:27.957477 INFO  BF_MC Write LAG node at addr 0x26f with id 255 and next node 0x270 0x00ff_00270c00ff0026fc
2023-05-03 06:18:27.957487 INFO  BF_MC Write LAG node at addr 0x270 with id 255 and next node 0x271 0x0000_00000000ff00271c
2023-05-03 06:18:27.957497 INFO  BF_MC Write LAG node at addr 0x271 with id 255 and next node 0x272 0x00ff_00272c00ff00271c
2023-05-03 06:18:27.957508 INFO  BF_MC Write LAG node at addr 0x272 with id 255 and next node 0x273 0x0000_00000000ff00273c
2023-05-03 06:18:27.957518 INFO  BF_MC Write LAG node at addr 0x273 with id 255 and next node 0x274 0x00ff_00274c00ff00273c
2023-05-03 06:18:27.957533 INFO  BF_MC Write LAG node at addr 0x274 with id 255 and next node 0x275 0x0000_00000000ff00275c
2023-05-03 06:18:27.957543 INFO  BF_MC Write LAG node at addr 0x275 with id 255 and next node 0x276 0x00ff_00276c00ff00275c
2023-05-03 06:18:27.957553 INFO  BF_MC Write LAG node at addr 0x276 with id 255 and next node 0x277 0x0000_00000000ff00277c
2023-05-03 06:18:27.957563 INFO  BF_MC Write LAG node at addr 0x277 with id 255 and next node 0x278 0x00ff_00278c00ff00277c
2023-05-03 06:18:27.957574 INFO  BF_MC Write LAG node at addr 0x278 with id 255 and next node 0x279 0x0000_00000000ff00279c
2023-05-03 06:18:27.957584 INFO  BF_MC Write LAG node at addr 0x279 with id 255 and next node 0x27a 0x00ff_0027ac00ff00279c
2023-05-03 06:18:27.957594 INFO  BF_MC Write LAG node at addr 0x27a with id 255 and next node 0x27b 0x0000_00000000ff0027bc
2023-05-03 06:18:27.957604 INFO  BF_MC Write LAG node at addr 0x27b with id 255 and next node 0x27c 0x00ff_0027cc00ff0027bc
2023-05-03 06:18:27.957614 INFO  BF_MC Write LAG node at addr 0x27c with id 255 and next node 0x27d 0x0000_00000000ff0027dc
2023-05-03 06:18:27.957625 INFO  BF_MC Write LAG node at addr 0x27d with id 255 and next node 0x27e 0x00ff_0027ec00ff0027dc
2023-05-03 06:18:27.957635 INFO  BF_MC Write LAG node at addr 0x27e with id 255 and next node 0x27f 0x0000_00000000ff0027fc
2023-05-03 06:18:27.957645 INFO  BF_MC Write LAG node at addr 0x27f with id 255 and next node 0x280 0x00ff_00280c00ff0027fc
2023-05-03 06:18:27.957655 INFO  BF_MC Write LAG node at addr 0x280 with id 255 and next node 0x281 0x0000_00000000ff00281c
2023-05-03 06:18:27.957665 INFO  BF_MC Write LAG node at addr 0x281 with id 255 and next node 0x282 0x00ff_00282c00ff00281c
2023-05-03 06:18:27.957675 INFO  BF_MC Write LAG node at addr 0x282 with id 255 and next node 0x283 0x0000_00000000ff00283c
2023-05-03 06:18:27.957686 INFO  BF_MC Write LAG node at addr 0x283 with id 255 and next node 0x284 0x00ff_00284c00ff00283c
2023-05-03 06:18:27.957701 INFO  BF_MC Write LAG node at addr 0x284 with id 255 and next node 0x285 0x0000_00000000ff00285c
2023-05-03 06:18:27.957713 INFO  BF_MC Write LAG node at addr 0x285 with id 255 and next node 0x286 0x00ff_00286c00ff00285c
2023-05-03 06:18:27.957724 INFO  BF_MC Write LAG node at addr 0x286 with id 255 and next node 0x287 0x0000_00000000ff00287c
2023-05-03 06:18:27.957734 INFO  BF_MC Write LAG node at addr 0x287 with id 255 and next node 0x288 0x00ff_00288c00ff00287c
2023-05-03 06:18:27.957744 INFO  BF_MC Write LAG node at addr 0x288 with id 255 and next node 0x289 0x0000_00000000ff00289c
2023-05-03 06:18:27.957754 INFO  BF_MC Write LAG node at addr 0x289 with id 255 and next node 0x28a 0x00ff_0028ac00ff00289c
2023-05-03 06:18:27.957765 INFO  BF_MC Write LAG node at addr 0x28a with id 255 and next node 0x28b 0x0000_00000000ff0028bc
2023-05-03 06:18:27.957775 INFO  BF_MC Write LAG node at addr 0x28b with id 255 and next node 0x28c 0x00ff_0028cc00ff0028bc
2023-05-03 06:18:27.957785 INFO  BF_MC Write LAG node at addr 0x28c with id 255 and next node 0x28d 0x0000_00000000ff0028dc
2023-05-03 06:18:27.957795 INFO  BF_MC Write LAG node at addr 0x28d with id 255 and next node 0x28e 0x00ff_0028ec00ff0028dc
2023-05-03 06:18:27.957805 INFO  BF_MC Write LAG node at addr 0x28e with id 255 and next node 0x28f 0x0000_00000000ff0028fc
2023-05-03 06:18:27.957815 INFO  BF_MC Write LAG node at addr 0x28f with id 255 and next node 0x290 0x00ff_00290c00ff0028fc
2023-05-03 06:18:27.957825 INFO  BF_MC Write LAG node at addr 0x290 with id 255 and next node 0x291 0x0000_00000000ff00291c
2023-05-03 06:18:27.957836 INFO  BF_MC Write LAG node at addr 0x291 with id 255 and next node 0x292 0x00ff_00292c00ff00291c
2023-05-03 06:18:27.957846 INFO  BF_MC Write LAG node at addr 0x292 with id 255 and next node 0x293 0x0000_00000000ff00293c
2023-05-03 06:18:27.957856 INFO  BF_MC Write LAG node at addr 0x293 with id 255 and next node 0x294 0x00ff_00294c00ff00293c
2023-05-03 06:18:27.957866 INFO  BF_MC Write LAG node at addr 0x294 with id 255 and next node 0x295 0x0000_00000000ff00295c
2023-05-03 06:18:27.957881 INFO  BF_MC Write LAG node at addr 0x295 with id 255 and next node 0x296 0x00ff_00296c00ff00295c
2023-05-03 06:18:27.957891 INFO  BF_MC Write LAG node at addr 0x296 with id 255 and next node 0x297 0x0000_00000000ff00297c
2023-05-03 06:18:27.957901 INFO  BF_MC Write LAG node at addr 0x297 with id 255 and next node 0x298 0x00ff_00298c00ff00297c
2023-05-03 06:18:27.957911 INFO  BF_MC Write LAG node at addr 0x298 with id 255 and next node 0x299 0x0000_00000000ff00299c
2023-05-03 06:18:27.957922 INFO  BF_MC Write LAG node at addr 0x299 with id 255 and next node 0x29a 0x00ff_0029ac00ff00299c
2023-05-03 06:18:27.957932 INFO  BF_MC Write LAG node at addr 0x29a with id 255 and next node 0x29b 0x0000_00000000ff0029bc
2023-05-03 06:18:27.957942 INFO  BF_MC Write LAG node at addr 0x29b with id 255 and next node 0x29c 0x00ff_0029cc00ff0029bc
2023-05-03 06:18:27.957952 INFO  BF_MC Write LAG node at addr 0x29c with id 255 and next node 0x29d 0x0000_00000000ff0029dc
2023-05-03 06:18:27.957962 INFO  BF_MC Write LAG node at addr 0x29d with id 255 and next node 0x29e 0x00ff_0029ec00ff0029dc
2023-05-03 06:18:27.957972 INFO  BF_MC Write LAG node at addr 0x29e with id 255 and next node 0x29f 0x0000_00000000ff0029fc
2023-05-03 06:18:27.957983 INFO  BF_MC Write LAG node at addr 0x29f with id 255 and next node 0x2a0 0x00ff_002a0c00ff0029fc
2023-05-03 06:18:27.957993 INFO  BF_MC Write LAG node at addr 0x2a0 with id 255 and next node 0x2a1 0x0000_00000000ff002a1c
2023-05-03 06:18:27.958003 INFO  BF_MC Write LAG node at addr 0x2a1 with id 255 and next node 0x2a2 0x00ff_002a2c00ff002a1c
2023-05-03 06:18:27.958013 INFO  BF_MC Write LAG node at addr 0x2a2 with id 255 and next node 0x2a3 0x0000_00000000ff002a3c
2023-05-03 06:18:27.958023 INFO  BF_MC Write LAG node at addr 0x2a3 with id 255 and next node 0x2a4 0x00ff_002a4c00ff002a3c
2023-05-03 06:18:27.958034 INFO  BF_MC Write LAG node at addr 0x2a4 with id 255 and next node 0x2a5 0x0000_00000000ff002a5c
2023-05-03 06:18:27.958044 INFO  BF_MC Write LAG node at addr 0x2a5 with id 255 and next node 0x2a6 0x00ff_002a6c00ff002a5c
2023-05-03 06:18:27.958059 INFO  BF_MC Write LAG node at addr 0x2a6 with id 255 and next node 0x2a7 0x0000_00000000ff002a7c
2023-05-03 06:18:27.958072 INFO  BF_MC Write LAG node at addr 0x2a7 with id 255 and next node 0x2a8 0x00ff_002a8c00ff002a7c
2023-05-03 06:18:27.958082 INFO  BF_MC Write LAG node at addr 0x2a8 with id 255 and next node 0x2a9 0x0000_00000000ff002a9c
2023-05-03 06:18:27.958093 INFO  BF_MC Write LAG node at addr 0x2a9 with id 255 and next node 0x2aa 0x00ff_002aac00ff002a9c
2023-05-03 06:18:27.958104 INFO  BF_MC Write LAG node at addr 0x2aa with id 255 and next node 0x2ab 0x0000_00000000ff002abc
2023-05-03 06:18:27.958114 INFO  BF_MC Write LAG node at addr 0x2ab with id 255 and next node 0x2ac 0x00ff_002acc00ff002abc
2023-05-03 06:18:27.958124 INFO  BF_MC Write LAG node at addr 0x2ac with id 255 and next node 0x2ad 0x0000_00000000ff002adc
2023-05-03 06:18:27.958134 INFO  BF_MC Write LAG node at addr 0x2ad with id 255 and next node 0x2ae 0x00ff_002aec00ff002adc
2023-05-03 06:18:27.958144 INFO  BF_MC Write LAG node at addr 0x2ae with id 255 and next node 0x2af 0x0000_00000000ff002afc
2023-05-03 06:18:27.958155 INFO  BF_MC Write LAG node at addr 0x2af with id 255 and next node 0x2b0 0x00ff_002b0c00ff002afc
2023-05-03 06:18:27.958165 INFO  BF_MC Write LAG node at addr 0x2b0 with id 255 and next node 0x2b1 0x0000_00000000ff002b1c
2023-05-03 06:18:27.958175 INFO  BF_MC Write LAG node at addr 0x2b1 with id 255 and next node 0x2b2 0x00ff_002b2c00ff002b1c
2023-05-03 06:18:27.958185 INFO  BF_MC Write LAG node at addr 0x2b2 with id 255 and next node 0x2b3 0x0000_00000000ff002b3c
2023-05-03 06:18:27.958195 INFO  BF_MC Write LAG node at addr 0x2b3 with id 255 and next node 0x2b4 0x00ff_002b4c00ff002b3c
2023-05-03 06:18:27.958205 INFO  BF_MC Write LAG node at addr 0x2b4 with id 255 and next node 0x2b5 0x0000_00000000ff002b5c
2023-05-03 06:18:27.958216 INFO  BF_MC Write LAG node at addr 0x2b5 with id 255 and next node 0x2b6 0x00ff_002b6c00ff002b5c
2023-05-03 06:18:27.958230 INFO  BF_MC Write LAG node at addr 0x2b6 with id 255 and next node 0x2b7 0x0000_00000000ff002b7c
2023-05-03 06:18:27.958241 INFO  BF_MC Write LAG node at addr 0x2b7 with id 255 and next node 0x2b8 0x00ff_002b8c00ff002b7c
2023-05-03 06:18:27.958251 INFO  BF_MC Write LAG node at addr 0x2b8 with id 255 and next node 0x2b9 0x0000_00000000ff002b9c
2023-05-03 06:18:27.958261 INFO  BF_MC Write LAG node at addr 0x2b9 with id 255 and next node 0x2ba 0x00ff_002bac00ff002b9c
2023-05-03 06:18:27.958271 INFO  BF_MC Write LAG node at addr 0x2ba with id 255 and next node 0x2bb 0x0000_00000000ff002bbc
2023-05-03 06:18:27.958281 INFO  BF_MC Write LAG node at addr 0x2bb with id 255 and next node 0x2bc 0x00ff_002bcc00ff002bbc
2023-05-03 06:18:27.958291 INFO  BF_MC Write LAG node at addr 0x2bc with id 255 and next node 0x2bd 0x0000_00000000ff002bdc
2023-05-03 06:18:27.958301 INFO  BF_MC Write LAG node at addr 0x2bd with id 255 and next node 0x2be 0x00ff_002bec00ff002bdc
2023-05-03 06:18:27.958311 INFO  BF_MC Write LAG node at addr 0x2be with id 255 and next node 0x2bf 0x0000_00000000ff002bfc
2023-05-03 06:18:27.958322 INFO  BF_MC Write LAG node at addr 0x2bf with id 255 and next node 0x2c0 0x00ff_002c0c00ff002bfc
2023-05-03 06:18:27.958332 INFO  BF_MC Write LAG node at addr 0x2c0 with id 255 and next node 0x2c1 0x0000_00000000ff002c1c
2023-05-03 06:18:27.958342 INFO  BF_MC Write LAG node at addr 0x2c1 with id 255 and next node 0x2c2 0x00ff_002c2c00ff002c1c
2023-05-03 06:18:27.958352 INFO  BF_MC Write LAG node at addr 0x2c2 with id 255 and next node 0x2c3 0x0000_00000000ff002c3c
2023-05-03 06:18:27.958362 INFO  BF_MC Write LAG node at addr 0x2c3 with id 255 and next node 0x2c4 0x00ff_002c4c00ff002c3c
2023-05-03 06:18:27.958372 INFO  BF_MC Write LAG node at addr 0x2c4 with id 255 and next node 0x2c5 0x0000_00000000ff002c5c
2023-05-03 06:18:27.958383 INFO  BF_MC Write LAG node at addr 0x2c5 with id 255 and next node 0x2c6 0x00ff_002c6c00ff002c5c
2023-05-03 06:18:27.958393 INFO  BF_MC Write LAG node at addr 0x2c6 with id 255 and next node 0x2c7 0x0000_00000000ff002c7c
2023-05-03 06:18:27.958403 INFO  BF_MC Write LAG node at addr 0x2c7 with id 255 and next node 0x2c8 0x00ff_002c8c00ff002c7c
2023-05-03 06:18:27.958417 INFO  BF_MC Write LAG node at addr 0x2c8 with id 255 and next node 0x2c9 0x0000_00000000ff002c9c
2023-05-03 06:18:27.958431 INFO  BF_MC Write LAG node at addr 0x2c9 with id 255 and next node 0x2ca 0x00ff_002cac00ff002c9c
2023-05-03 06:18:27.958441 INFO  BF_MC Write LAG node at addr 0x2ca with id 255 and next node 0x2cb 0x0000_00000000ff002cbc
2023-05-03 06:18:27.958451 INFO  BF_MC Write LAG node at addr 0x2cb with id 255 and next node 0x2cc 0x00ff_002ccc00ff002cbc
2023-05-03 06:18:27.958461 INFO  BF_MC Write LAG node at addr 0x2cc with id 255 and next node 0x2cd 0x0000_00000000ff002cdc
2023-05-03 06:18:27.958471 INFO  BF_MC Write LAG node at addr 0x2cd with id 255 and next node 0x2ce 0x00ff_002cec00ff002cdc
2023-05-03 06:18:27.958482 INFO  BF_MC Write LAG node at addr 0x2ce with id 255 and next node 0x2cf 0x0000_00000000ff002cfc
2023-05-03 06:18:27.958492 INFO  BF_MC Write LAG node at addr 0x2cf with id 255 and next node 0x2d0 0x00ff_002d0c00ff002cfc
2023-05-03 06:18:27.958502 INFO  BF_MC Write LAG node at addr 0x2d0 with id 255 and next node 0x2d1 0x0000_00000000ff002d1c
2023-05-03 06:18:27.958512 INFO  BF_MC Write LAG node at addr 0x2d1 with id 255 and next node 0x2d2 0x00ff_002d2c00ff002d1c
2023-05-03 06:18:27.958522 INFO  BF_MC Write LAG node at addr 0x2d2 with id 255 and next node 0x2d3 0x0000_00000000ff002d3c
2023-05-03 06:18:27.958532 INFO  BF_MC Write LAG node at addr 0x2d3 with id 255 and next node 0x2d4 0x00ff_002d4c00ff002d3c
2023-05-03 06:18:27.958543 INFO  BF_MC Write LAG node at addr 0x2d4 with id 255 and next node 0x2d5 0x0000_00000000ff002d5c
2023-05-03 06:18:27.958553 INFO  BF_MC Write LAG node at addr 0x2d5 with id 255 and next node 0x2d6 0x00ff_002d6c00ff002d5c
2023-05-03 06:18:27.958563 INFO  BF_MC Write LAG node at addr 0x2d6 with id 255 and next node 0x2d7 0x0000_00000000ff002d7c
2023-05-03 06:18:27.958578 INFO  BF_MC Write LAG node at addr 0x2d7 with id 255 and next node 0x2d8 0x00ff_002d8c00ff002d7c
2023-05-03 06:18:27.958588 INFO  BF_MC Write LAG node at addr 0x2d8 with id 255 and next node 0x2d9 0x0000_00000000ff002d9c
2023-05-03 06:18:27.958598 INFO  BF_MC Write LAG node at addr 0x2d9 with id 255 and next node 0x2da 0x00ff_002dac00ff002d9c
2023-05-03 06:18:27.958608 INFO  BF_MC Write LAG node at addr 0x2da with id 255 and next node 0x2db 0x0000_00000000ff002dbc
2023-05-03 06:18:27.958618 INFO  BF_MC Write LAG node at addr 0x2db with id 255 and next node 0x2dc 0x00ff_002dcc00ff002dbc
2023-05-03 06:18:27.958629 INFO  BF_MC Write LAG node at addr 0x2dc with id 255 and next node 0x2dd 0x0000_00000000ff002ddc
2023-05-03 06:18:27.958639 INFO  BF_MC Write LAG node at addr 0x2dd with id 255 and next node 0x2de 0x00ff_002dec00ff002ddc
2023-05-03 06:18:27.958649 INFO  BF_MC Write LAG node at addr 0x2de with id 255 and next node 0x2df 0x0000_00000000ff002dfc
2023-05-03 06:18:27.958659 INFO  BF_MC Write LAG node at addr 0x2df with id 255 and next node 0x2e0 0x00ff_002e0c00ff002dfc
2023-05-03 06:18:27.958669 INFO  BF_MC Write LAG node at addr 0x2e0 with id 255 and next node 0x2e1 0x0000_00000000ff002e1c
2023-05-03 06:18:27.958679 INFO  BF_MC Write LAG node at addr 0x2e1 with id 255 and next node 0x2e2 0x00ff_002e2c00ff002e1c
2023-05-03 06:18:27.958690 INFO  BF_MC Write LAG node at addr 0x2e2 with id 255 and next node 0x2e3 0x0000_00000000ff002e3c
2023-05-03 06:18:27.958700 INFO  BF_MC Write LAG node at addr 0x2e3 with id 255 and next node 0x2e4 0x00ff_002e4c00ff002e3c
2023-05-03 06:18:27.958710 INFO  BF_MC Write LAG node at addr 0x2e4 with id 255 and next node 0x2e5 0x0000_00000000ff002e5c
2023-05-03 06:18:27.958721 INFO  BF_MC Write LAG node at addr 0x2e5 with id 255 and next node 0x2e6 0x00ff_002e6c00ff002e5c
2023-05-03 06:18:27.958731 INFO  BF_MC Write LAG node at addr 0x2e6 with id 255 and next node 0x2e7 0x0000_00000000ff002e7c
2023-05-03 06:18:27.958741 INFO  BF_MC Write LAG node at addr 0x2e7 with id 255 and next node 0x2e8 0x00ff_002e8c00ff002e7c
2023-05-03 06:18:27.958751 INFO  BF_MC Write LAG node at addr 0x2e8 with id 255 and next node 0x2e9 0x0000_00000000ff002e9c
2023-05-03 06:18:27.958761 INFO  BF_MC Write LAG node at addr 0x2e9 with id 255 and next node 0x2ea 0x00ff_002eac00ff002e9c
2023-05-03 06:18:27.958774 INFO  BF_MC Write LAG node at addr 0x2ea with id 255 and next node 0x2eb 0x0000_00000000ff002ebc
2023-05-03 06:18:27.958789 INFO  BF_MC Write LAG node at addr 0x2eb with id 255 and next node 0x2ec 0x00ff_002ecc00ff002ebc
2023-05-03 06:18:27.958799 INFO  BF_MC Write LAG node at addr 0x2ec with id 255 and next node 0x2ed 0x0000_00000000ff002edc
2023-05-03 06:18:27.958809 INFO  BF_MC Write LAG node at addr 0x2ed with id 255 and next node 0x2ee 0x00ff_002eec00ff002edc
2023-05-03 06:18:27.958820 INFO  BF_MC Write LAG node at addr 0x2ee with id 255 and next node 0x2ef 0x0000_00000000ff002efc
2023-05-03 06:18:27.958830 INFO  BF_MC Write LAG node at addr 0x2ef with id 255 and next node 0x2f0 0x00ff_002f0c00ff002efc
2023-05-03 06:18:27.958840 INFO  BF_MC Write LAG node at addr 0x2f0 with id 255 and next node 0x2f1 0x0000_00000000ff002f1c
2023-05-03 06:18:27.958850 INFO  BF_MC Write LAG node at addr 0x2f1 with id 255 and next node 0x2f2 0x00ff_002f2c00ff002f1c
2023-05-03 06:18:27.958860 INFO  BF_MC Write LAG node at addr 0x2f2 with id 255 and next node 0x2f3 0x0000_00000000ff002f3c
2023-05-03 06:18:27.958870 INFO  BF_MC Write LAG node at addr 0x2f3 with id 255 and next node 0x2f4 0x00ff_002f4c00ff002f3c
2023-05-03 06:18:27.958881 INFO  BF_MC Write LAG node at addr 0x2f4 with id 255 and next node 0x2f5 0x0000_00000000ff002f5c
2023-05-03 06:18:27.958891 INFO  BF_MC Write LAG node at addr 0x2f5 with id 255 and next node 0x2f6 0x00ff_002f6c00ff002f5c
2023-05-03 06:18:27.958901 INFO  BF_MC Write LAG node at addr 0x2f6 with id 255 and next node 0x2f7 0x0000_00000000ff002f7c
2023-05-03 06:18:27.958911 INFO  BF_MC Write LAG node at addr 0x2f7 with id 255 and next node 0x2f8 0x00ff_002f8c00ff002f7c
2023-05-03 06:18:27.958926 INFO  BF_MC Write LAG node at addr 0x2f8 with id 255 and next node 0x2f9 0x0000_00000000ff002f9c
2023-05-03 06:18:27.958936 INFO  BF_MC Write LAG node at addr 0x2f9 with id 255 and next node 0x2fa 0x00ff_002fac00ff002f9c
2023-05-03 06:18:27.958946 INFO  BF_MC Write LAG node at addr 0x2fa with id 255 and next node 0x2fb 0x0000_00000000ff002fbc
2023-05-03 06:18:27.958956 INFO  BF_MC Write LAG node at addr 0x2fb with id 255 and next node 0x2fc 0x00ff_002fcc00ff002fbc
2023-05-03 06:18:27.958967 INFO  BF_MC Write LAG node at addr 0x2fc with id 255 and next node 0x2fd 0x0000_00000000ff002fdc
2023-05-03 06:18:27.958977 INFO  BF_MC Write LAG node at addr 0x2fd with id 255 and next node 0x2fe 0x00ff_002fec00ff002fdc
2023-05-03 06:18:27.958987 INFO  BF_MC Write LAG node at addr 0x2fe with id 255 and next node 0x2ff 0x0000_00000000ff002ffc
2023-05-03 06:18:27.958997 INFO  BF_MC Write LAG node at addr 0x2ff with id 255 and next node 0x300 0x00ff_00300c00ff002ffc
2023-05-03 06:18:27.959007 INFO  BF_MC Write LAG node at addr 0x300 with id 255 and next node 0x301 0x0000_00000000ff00301c
2023-05-03 06:18:27.959017 INFO  BF_MC Write LAG node at addr 0x301 with id 255 and next node 0x302 0x00ff_00302c00ff00301c
2023-05-03 06:18:27.959027 INFO  BF_MC Write LAG node at addr 0x302 with id 255 and next node 0x303 0x0000_00000000ff00303c
2023-05-03 06:18:27.959038 INFO  BF_MC Write LAG node at addr 0x303 with id 255 and next node 0 0x00ff_00000c00ff00303c
2023-05-03 06:18:27.959051 INFO  BF_MC Allocated RDM addresses 0x11e0 - 0x11ff
2023-05-03 06:18:27.959065 INFO  BF_MC Write L1End node at addr 0x11e0, rid 0, l2 0x301
2023-05-03 06:18:27.959075 INFO  BF_MC Write L1End node at addr 0x11e1, rid 0, l2 0x300
2023-05-03 06:18:27.959085 INFO  BF_MC Write L1End node at addr 0x11e2, rid 0, l2 0x2ff
2023-05-03 06:18:27.959095 INFO  BF_MC Write L1End node at addr 0x11e3, rid 0, l2 0x2fe
2023-05-03 06:18:27.959105 INFO  BF_MC Write L1End node at addr 0x11e4, rid 0, l2 0x2fd
2023-05-03 06:18:27.959115 INFO  BF_MC Write L1End node at addr 0x11e5, rid 0, l2 0x2fc
2023-05-03 06:18:27.959125 INFO  BF_MC Write L1End node at addr 0x11e6, rid 0, l2 0x2fb
2023-05-03 06:18:27.959139 INFO  BF_MC Write L1End node at addr 0x11e7, rid 0, l2 0x2fa
2023-05-03 06:18:27.959152 INFO  BF_MC Write L1End node at addr 0x11e8, rid 0, l2 0x2f8
2023-05-03 06:18:27.959162 INFO  BF_MC Write L1End node at addr 0x11e9, rid 0, l2 0x2f6
2023-05-03 06:18:27.959172 INFO  BF_MC Write L1End node at addr 0x11ea, rid 0, l2 0x2f4
2023-05-03 06:18:27.959182 INFO  BF_MC Write L1End node at addr 0x11eb, rid 0, l2 0x2f2
2023-05-03 06:18:27.959191 INFO  BF_MC Write L1End node at addr 0x11ec, rid 0, l2 0x2f0
2023-05-03 06:18:27.959201 INFO  BF_MC Write L1End node at addr 0x11ed, rid 0, l2 0x2ee
2023-05-03 06:18:27.959211 INFO  BF_MC Write L1End node at addr 0x11ee, rid 0, l2 0x2ec
2023-05-03 06:18:27.959221 INFO  BF_MC Write L1End node at addr 0x11ef, rid 0, l2 0x2ea
2023-05-03 06:18:27.959231 INFO  BF_MC Write L1End node at addr 0x11f0, rid 0, l2 0x2e8
2023-05-03 06:18:27.959241 INFO  BF_MC Write L1End node at addr 0x11f1, rid 0, l2 0x2e6
2023-05-03 06:18:27.959251 INFO  BF_MC Write L1End node at addr 0x11f2, rid 0, l2 0x2e4
2023-05-03 06:18:27.959260 INFO  BF_MC Write L1End node at addr 0x11f3, rid 0, l2 0x2e0
2023-05-03 06:18:27.959270 INFO  BF_MC Write L1End node at addr 0x11f4, rid 0, l2 0x2dc
2023-05-03 06:18:27.959280 INFO  BF_MC Write L1End node at addr 0x11f5, rid 0, l2 0x2d8
2023-05-03 06:18:27.959290 INFO  BF_MC Write L1End node at addr 0x11f6, rid 0, l2 0x2d4
2023-05-03 06:18:27.959300 INFO  BF_MC Write L1End node at addr 0x11f7, rid 0, l2 0x2cc
2023-05-03 06:18:27.959310 INFO  BF_MC Write L1End node at addr 0x11f8, rid 0, l2 0x2c4
2023-05-03 06:18:27.959320 INFO  BF_MC Write L1End node at addr 0x11f9, rid 0, l2 0x2bc
2023-05-03 06:18:27.959329 INFO  BF_MC Write L1End node at addr 0x11fa, rid 0, l2 0x2a0
2023-05-03 06:18:27.959339 INFO  BF_MC Write L1End node at addr 0x11fb, rid 0, l2 0x287
2023-05-03 06:18:27.959354 INFO  BF_MC Write L1End node at addr 0x11fc, rid 0, l2 0x26e
2023-05-03 06:18:27.959364 INFO  BF_MC Write L1End node at addr 0x11fd, rid 0, l2 0x255
2023-05-03 06:18:27.959374 INFO  BF_MC Write L1End node at addr 0x11fe, rid 0, l2 0x23c
2023-05-03 06:18:27.959383 INFO  BF_MC Write L1End node at addr 0x11ff, rid 0, l2 0x200
2023-05-03 06:18:27.959396 INFO  BF_MC Allocated RDM addresses 0x2000 - 0x2103
2023-05-03 06:18:27.959406 INFO  BF_MC Write LAG node at addr 0x2000 with id 255 and next node 0x2001 0x0000_00000000ff02001c
2023-05-03 06:18:27.959417 INFO  BF_MC Write LAG node at addr 0x2001 with id 255 and next node 0x2002 0x00ff_02002c00ff02001c
2023-05-03 06:18:27.959427 INFO  BF_MC Write LAG node at addr 0x2002 with id 255 and next node 0x2003 0x0000_00000000ff02003c
2023-05-03 06:18:27.959437 INFO  BF_MC Write LAG node at addr 0x2003 with id 255 and next node 0x2004 0x00ff_02004c00ff02003c
2023-05-03 06:18:27.959448 INFO  BF_MC Write LAG node at addr 0x2004 with id 255 and next node 0x2005 0x0000_00000000ff02005c
2023-05-03 06:18:27.959458 INFO  BF_MC Write LAG node at addr 0x2005 with id 255 and next node 0x2006 0x00ff_02006c00ff02005c
2023-05-03 06:18:27.959468 INFO  BF_MC Write LAG node at addr 0x2006 with id 255 and next node 0x2007 0x0000_00000000ff02007c
2023-05-03 06:18:27.959478 INFO  BF_MC Write LAG node at addr 0x2007 with id 255 and next node 0x2008 0x00ff_02008c00ff02007c
2023-05-03 06:18:27.959490 INFO  BF_MC Write LAG node at addr 0x2008 with id 255 and next node 0x2009 0x0000_00000000ff02009c
2023-05-03 06:18:27.959506 INFO  BF_MC Write LAG node at addr 0x2009 with id 255 and next node 0x200a 0x00ff_0200ac00ff02009c
2023-05-03 06:18:27.959517 INFO  BF_MC Write LAG node at addr 0x200a with id 255 and next node 0x200b 0x0000_00000000ff0200bc
2023-05-03 06:18:27.959527 INFO  BF_MC Write LAG node at addr 0x200b with id 255 and next node 0x200c 0x00ff_0200cc00ff0200bc
2023-05-03 06:18:27.959537 INFO  BF_MC Write LAG node at addr 0x200c with id 255 and next node 0x200d 0x0000_00000000ff0200dc
2023-05-03 06:18:27.959547 INFO  BF_MC Write LAG node at addr 0x200d with id 255 and next node 0x200e 0x00ff_0200ec00ff0200dc
2023-05-03 06:18:27.959557 INFO  BF_MC Write LAG node at addr 0x200e with id 255 and next node 0x200f 0x0000_00000000ff0200fc
2023-05-03 06:18:27.959568 INFO  BF_MC Write LAG node at addr 0x200f with id 255 and next node 0x2010 0x00ff_02010c00ff0200fc
2023-05-03 06:18:27.959578 INFO  BF_MC Write LAG node at addr 0x2010 with id 255 and next node 0x2011 0x0000_00000000ff02011c
2023-05-03 06:18:27.959588 INFO  BF_MC Write LAG node at addr 0x2011 with id 255 and next node 0x2012 0x00ff_02012c00ff02011c
2023-05-03 06:18:27.959598 INFO  BF_MC Write LAG node at addr 0x2012 with id 255 and next node 0x2013 0x0000_00000000ff02013c
2023-05-03 06:18:27.959608 INFO  BF_MC Write LAG node at addr 0x2013 with id 255 and next node 0x2014 0x00ff_02014c00ff02013c
2023-05-03 06:18:27.959619 INFO  BF_MC Write LAG node at addr 0x2014 with id 255 and next node 0x2015 0x0000_00000000ff02015c
2023-05-03 06:18:27.959629 INFO  BF_MC Write LAG node at addr 0x2015 with id 255 and next node 0x2016 0x00ff_02016c00ff02015c
2023-05-03 06:18:27.959639 INFO  BF_MC Write LAG node at addr 0x2016 with id 255 and next node 0x2017 0x0000_00000000ff02017c
2023-05-03 06:18:27.959649 INFO  BF_MC Write LAG node at addr 0x2017 with id 255 and next node 0x2018 0x00ff_02018c00ff02017c
2023-05-03 06:18:27.959659 INFO  BF_MC Write LAG node at addr 0x2018 with id 255 and next node 0x2019 0x0000_00000000ff02019c
2023-05-03 06:18:27.959669 INFO  BF_MC Write LAG node at addr 0x2019 with id 255 and next node 0x201a 0x00ff_0201ac00ff02019c
2023-05-03 06:18:27.959679 INFO  BF_MC Write LAG node at addr 0x201a with id 255 and next node 0x201b 0x0000_00000000ff0201bc
2023-05-03 06:18:27.959689 INFO  BF_MC Write LAG node at addr 0x201b with id 255 and next node 0x201c 0x00ff_0201cc00ff0201bc
2023-05-03 06:18:27.959700 INFO  BF_MC Write LAG node at addr 0x201c with id 255 and next node 0x201d 0x0000_00000000ff0201dc
2023-05-03 06:18:27.959710 INFO  BF_MC Write LAG node at addr 0x201d with id 255 and next node 0x201e 0x00ff_0201ec00ff0201dc
2023-05-03 06:18:27.959724 INFO  BF_MC Write LAG node at addr 0x201e with id 255 and next node 0x201f 0x0000_00000000ff0201fc
2023-05-03 06:18:27.959735 INFO  BF_MC Write LAG node at addr 0x201f with id 255 and next node 0x2020 0x00ff_02020c00ff0201fc
2023-05-03 06:18:27.959745 INFO  BF_MC Write LAG node at addr 0x2020 with id 255 and next node 0x2021 0x0000_00000000ff02021c
2023-05-03 06:18:27.959756 INFO  BF_MC Write LAG node at addr 0x2021 with id 255 and next node 0x2022 0x00ff_02022c00ff02021c
2023-05-03 06:18:27.959766 INFO  BF_MC Write LAG node at addr 0x2022 with id 255 and next node 0x2023 0x0000_00000000ff02023c
2023-05-03 06:18:27.959776 INFO  BF_MC Write LAG node at addr 0x2023 with id 255 and next node 0x2024 0x00ff_02024c00ff02023c
2023-05-03 06:18:27.959786 INFO  BF_MC Write LAG node at addr 0x2024 with id 255 and next node 0x2025 0x0000_00000000ff02025c
2023-05-03 06:18:27.959796 INFO  BF_MC Write LAG node at addr 0x2025 with id 255 and next node 0x2026 0x00ff_02026c00ff02025c
2023-05-03 06:18:27.959806 INFO  BF_MC Write LAG node at addr 0x2026 with id 255 and next node 0x2027 0x0000_00000000ff02027c
2023-05-03 06:18:27.959816 INFO  BF_MC Write LAG node at addr 0x2027 with id 255 and next node 0x2028 0x00ff_02028c00ff02027c
2023-05-03 06:18:27.959827 INFO  BF_MC Write LAG node at addr 0x2028 with id 255 and next node 0x2029 0x0000_00000000ff02029c
2023-05-03 06:18:27.959837 INFO  BF_MC Write LAG node at addr 0x2029 with id 255 and next node 0x202a 0x00ff_0202ac00ff02029c
2023-05-03 06:18:27.959848 INFO  BF_MC Write LAG node at addr 0x202a with id 255 and next node 0x202b 0x0000_00000000ff0202bc
2023-05-03 06:18:27.959865 INFO  BF_MC Write LAG node at addr 0x202b with id 255 and next node 0x202c 0x00ff_0202cc00ff0202bc
2023-05-03 06:18:27.959876 INFO  BF_MC Write LAG node at addr 0x202c with id 255 and next node 0x202d 0x0000_00000000ff0202dc
2023-05-03 06:18:27.959886 INFO  BF_MC Write LAG node at addr 0x202d with id 255 and next node 0x202e 0x00ff_0202ec00ff0202dc
2023-05-03 06:18:27.959897 INFO  BF_MC Write LAG node at addr 0x202e with id 255 and next node 0x202f 0x0000_00000000ff0202fc
2023-05-03 06:18:27.959907 INFO  BF_MC Write LAG node at addr 0x202f with id 255 and next node 0x2030 0x00ff_02030c00ff0202fc
2023-05-03 06:18:27.959917 INFO  BF_MC Write LAG node at addr 0x2030 with id 255 and next node 0x2031 0x0000_00000000ff02031c
2023-05-03 06:18:27.959927 INFO  BF_MC Write LAG node at addr 0x2031 with id 255 and next node 0x2032 0x00ff_02032c00ff02031c
2023-05-03 06:18:27.959937 INFO  BF_MC Write LAG node at addr 0x2032 with id 255 and next node 0x2033 0x0000_00000000ff02033c
2023-05-03 06:18:27.959947 INFO  BF_MC Write LAG node at addr 0x2033 with id 255 and next node 0x2034 0x00ff_02034c00ff02033c
2023-05-03 06:18:27.959957 INFO  BF_MC Write LAG node at addr 0x2034 with id 255 and next node 0x2035 0x0000_00000000ff02035c
2023-05-03 06:18:27.959967 INFO  BF_MC Write LAG node at addr 0x2035 with id 255 and next node 0x2036 0x00ff_02036c00ff02035c
2023-05-03 06:18:27.959978 INFO  BF_MC Write LAG node at addr 0x2036 with id 255 and next node 0x2037 0x0000_00000000ff02037c
2023-05-03 06:18:27.959988 INFO  BF_MC Write LAG node at addr 0x2037 with id 255 and next node 0x2038 0x00ff_02038c00ff02037c
2023-05-03 06:18:27.959998 INFO  BF_MC Write LAG node at addr 0x2038 with id 255 and next node 0x2039 0x0000_00000000ff02039c
2023-05-03 06:18:27.960008 INFO  BF_MC Write LAG node at addr 0x2039 with id 255 and next node 0x203a 0x00ff_0203ac00ff02039c
2023-05-03 06:18:27.960018 INFO  BF_MC Write LAG node at addr 0x203a with id 255 and next node 0x203b 0x0000_00000000ff0203bc
2023-05-03 06:18:27.960029 INFO  BF_MC Write LAG node at addr 0x203b with id 255 and next node 0x203c 0x00ff_0203cc00ff0203bc
2023-05-03 06:18:27.960039 INFO  BF_MC Write LAG node at addr 0x203c with id 255 and next node 0x203d 0x0000_00000000ff0203dc
2023-05-03 06:18:27.960049 INFO  BF_MC Write LAG node at addr 0x203d with id 255 and next node 0x203e 0x00ff_0203ec00ff0203dc
2023-05-03 06:18:27.960064 INFO  BF_MC Write LAG node at addr 0x203e with id 255 and next node 0x203f 0x0000_00000000ff0203fc
2023-05-03 06:18:27.960075 INFO  BF_MC Write LAG node at addr 0x203f with id 255 and next node 0x2040 0x00ff_02040c00ff0203fc
2023-05-03 06:18:27.960086 INFO  BF_MC Write LAG node at addr 0x2040 with id 255 and next node 0x2041 0x0000_00000000ff02041c
2023-05-03 06:18:27.960096 INFO  BF_MC Write LAG node at addr 0x2041 with id 255 and next node 0x2042 0x00ff_02042c00ff02041c
2023-05-03 06:18:27.960106 INFO  BF_MC Write LAG node at addr 0x2042 with id 255 and next node 0x2043 0x0000_00000000ff02043c
2023-05-03 06:18:27.960116 INFO  BF_MC Write LAG node at addr 0x2043 with id 255 and next node 0x2044 0x00ff_02044c00ff02043c
2023-05-03 06:18:27.960126 INFO  BF_MC Write LAG node at addr 0x2044 with id 255 and next node 0x2045 0x0000_00000000ff02045c
2023-05-03 06:18:27.960137 INFO  BF_MC Write LAG node at addr 0x2045 with id 255 and next node 0x2046 0x00ff_02046c00ff02045c
2023-05-03 06:18:27.960147 INFO  BF_MC Write LAG node at addr 0x2046 with id 255 and next node 0x2047 0x0000_00000000ff02047c
2023-05-03 06:18:27.960173 INFO  BF_MC Write LAG node at addr 0x2047 with id 255 and next node 0x2048 0x00ff_02048c00ff02047c
2023-05-03 06:18:27.960184 INFO  BF_MC Write LAG node at addr 0x2048 with id 255 and next node 0x2049 0x0000_00000000ff02049c
2023-05-03 06:18:27.960194 INFO  BF_MC Write LAG node at addr 0x2049 with id 255 and next node 0x204a 0x00ff_0204ac00ff02049c
2023-05-03 06:18:27.960204 INFO  BF_MC Write LAG node at addr 0x204a with id 255 and next node 0x204b 0x0000_00000000ff0204bc
2023-05-03 06:18:27.960219 INFO  BF_MC Write LAG node at addr 0x204b with id 255 and next node 0x204c 0x00ff_0204cc00ff0204bc
2023-05-03 06:18:27.960231 INFO  BF_MC Write LAG node at addr 0x204c with id 255 and next node 0x204d 0x0000_00000000ff0204dc
2023-05-03 06:18:27.960242 INFO  BF_MC Write LAG node at addr 0x204d with id 255 and next node 0x204e 0x00ff_0204ec00ff0204dc
2023-05-03 06:18:27.960252 INFO  BF_MC Write LAG node at addr 0x204e with id 255 and next node 0x204f 0x0000_00000000ff0204fc
2023-05-03 06:18:27.960262 INFO  BF_MC Write LAG node at addr 0x204f with id 255 and next node 0x2050 0x00ff_02050c00ff0204fc
2023-05-03 06:18:27.960272 INFO  BF_MC Write LAG node at addr 0x2050 with id 255 and next node 0x2051 0x0000_00000000ff02051c
2023-05-03 06:18:27.960283 INFO  BF_MC Write LAG node at addr 0x2051 with id 255 and next node 0x2052 0x00ff_02052c00ff02051c
2023-05-03 06:18:27.960293 INFO  BF_MC Write LAG node at addr 0x2052 with id 255 and next node 0x2053 0x0000_00000000ff02053c
2023-05-03 06:18:27.960303 INFO  BF_MC Write LAG node at addr 0x2053 with id 255 and next node 0x2054 0x00ff_02054c00ff02053c
2023-05-03 06:18:27.960313 INFO  BF_MC Write LAG node at addr 0x2054 with id 255 and next node 0x2055 0x0000_00000000ff02055c
2023-05-03 06:18:27.960324 INFO  BF_MC Write LAG node at addr 0x2055 with id 255 and next node 0x2056 0x00ff_02056c00ff02055c
2023-05-03 06:18:27.960334 INFO  BF_MC Write LAG node at addr 0x2056 with id 255 and next node 0x2057 0x0000_00000000ff02057c
2023-05-03 06:18:27.960344 INFO  BF_MC Write LAG node at addr 0x2057 with id 255 and next node 0x2058 0x00ff_02058c00ff02057c
2023-05-03 06:18:27.960354 INFO  BF_MC Write LAG node at addr 0x2058 with id 255 and next node 0x2059 0x0000_00000000ff02059c
2023-05-03 06:18:27.960364 INFO  BF_MC Write LAG node at addr 0x2059 with id 255 and next node 0x205a 0x00ff_0205ac00ff02059c
2023-05-03 06:18:27.960374 INFO  BF_MC Write LAG node at addr 0x205a with id 255 and next node 0x205b 0x0000_00000000ff0205bc
2023-05-03 06:18:27.960385 INFO  BF_MC Write LAG node at addr 0x205b with id 255 and next node 0x205c 0x00ff_0205cc00ff0205bc
2023-05-03 06:18:27.960395 INFO  BF_MC Write LAG node at addr 0x205c with id 255 and next node 0x205d 0x0000_00000000ff0205dc
2023-05-03 06:18:27.960406 INFO  BF_MC Write LAG node at addr 0x205d with id 255 and next node 0x205e 0x00ff_0205ec00ff0205dc
2023-05-03 06:18:27.960416 INFO  BF_MC Write LAG node at addr 0x205e with id 255 and next node 0x205f 0x0000_00000000ff0205fc
2023-05-03 06:18:27.960434 INFO  BF_MC Write LAG node at addr 0x205f with id 255 and next node 0x2060 0x00ff_02060c00ff0205fc
2023-05-03 06:18:27.960444 INFO  BF_MC Write LAG node at addr 0x2060 with id 255 and next node 0x2061 0x0000_00000000ff02061c
2023-05-03 06:18:27.960455 INFO  BF_MC Write LAG node at addr 0x2061 with id 255 and next node 0x2062 0x00ff_02062c00ff02061c
2023-05-03 06:18:27.960465 INFO  BF_MC Write LAG node at addr 0x2062 with id 255 and next node 0x2063 0x0000_00000000ff02063c
2023-05-03 06:18:27.960475 INFO  BF_MC Write LAG node at addr 0x2063 with id 255 and next node 0x2064 0x00ff_02064c00ff02063c
2023-05-03 06:18:27.960485 INFO  BF_MC Write LAG node at addr 0x2064 with id 255 and next node 0x2065 0x0000_00000000ff02065c
2023-05-03 06:18:27.960495 INFO  BF_MC Write LAG node at addr 0x2065 with id 255 and next node 0x2066 0x00ff_02066c00ff02065c
2023-05-03 06:18:27.960505 INFO  BF_MC Write LAG node at addr 0x2066 with id 255 and next node 0x2067 0x0000_00000000ff02067c
2023-05-03 06:18:27.960515 INFO  BF_MC Write LAG node at addr 0x2067 with id 255 and next node 0x2068 0x00ff_02068c00ff02067c
2023-05-03 06:18:27.960526 INFO  BF_MC Write LAG node at addr 0x2068 with id 255 and next node 0x2069 0x0000_00000000ff02069c
2023-05-03 06:18:27.960536 INFO  BF_MC Write LAG node at addr 0x2069 with id 255 and next node 0x206a 0x00ff_0206ac00ff02069c
2023-05-03 06:18:27.960546 INFO  BF_MC Write LAG node at addr 0x206a with id 255 and next node 0x206b 0x0000_00000000ff0206bc
2023-05-03 06:18:27.960556 INFO  BF_MC Write LAG node at addr 0x206b with id 255 and next node 0x206c 0x00ff_0206cc00ff0206bc
2023-05-03 06:18:27.960567 INFO  BF_MC Write LAG node at addr 0x206c with id 255 and next node 0x206d 0x0000_00000000ff0206dc
2023-05-03 06:18:27.960584 INFO  BF_MC Write LAG node at addr 0x206d with id 255 and next node 0x206e 0x00ff_0206ec00ff0206dc
2023-05-03 06:18:27.960594 INFO  BF_MC Write LAG node at addr 0x206e with id 255 and next node 0x206f 0x0000_00000000ff0206fc
2023-05-03 06:18:27.960605 INFO  BF_MC Write LAG node at addr 0x206f with id 255 and next node 0x2070 0x00ff_02070c00ff0206fc
2023-05-03 06:18:27.960615 INFO  BF_MC Write LAG node at addr 0x2070 with id 255 and next node 0x2071 0x0000_00000000ff02071c
2023-05-03 06:18:27.960625 INFO  BF_MC Write LAG node at addr 0x2071 with id 255 and next node 0x2072 0x00ff_02072c00ff02071c
2023-05-03 06:18:27.960635 INFO  BF_MC Write LAG node at addr 0x2072 with id 255 and next node 0x2073 0x0000_00000000ff02073c
2023-05-03 06:18:27.960645 INFO  BF_MC Write LAG node at addr 0x2073 with id 255 and next node 0x2074 0x00ff_02074c00ff02073c
2023-05-03 06:18:27.960655 INFO  BF_MC Write LAG node at addr 0x2074 with id 255 and next node 0x2075 0x0000_00000000ff02075c
2023-05-03 06:18:27.960665 INFO  BF_MC Write LAG node at addr 0x2075 with id 255 and next node 0x2076 0x00ff_02076c00ff02075c
2023-05-03 06:18:27.960676 INFO  BF_MC Write LAG node at addr 0x2076 with id 255 and next node 0x2077 0x0000_00000000ff02077c
2023-05-03 06:18:27.960686 INFO  BF_MC Write LAG node at addr 0x2077 with id 255 and next node 0x2078 0x00ff_02078c00ff02077c
2023-05-03 06:18:27.960696 INFO  BF_MC Write LAG node at addr 0x2078 with id 255 and next node 0x2079 0x0000_00000000ff02079c
2023-05-03 06:18:27.960706 INFO  BF_MC Write LAG node at addr 0x2079 with id 255 and next node 0x207a 0x00ff_0207ac00ff02079c
2023-05-03 06:18:27.960716 INFO  BF_MC Write LAG node at addr 0x207a with id 255 and next node 0x207b 0x0000_00000000ff0207bc
2023-05-03 06:18:27.960726 INFO  BF_MC Write LAG node at addr 0x207b with id 255 and next node 0x207c 0x00ff_0207cc00ff0207bc
2023-05-03 06:18:27.960736 INFO  BF_MC Write LAG node at addr 0x207c with id 255 and next node 0x207d 0x0000_00000000ff0207dc
2023-05-03 06:18:27.960747 INFO  BF_MC Write LAG node at addr 0x207d with id 255 and next node 0x207e 0x00ff_0207ec00ff0207dc
2023-05-03 06:18:27.960757 INFO  BF_MC Write LAG node at addr 0x207e with id 255 and next node 0x207f 0x0000_00000000ff0207fc
2023-05-03 06:18:27.960772 INFO  BF_MC Write LAG node at addr 0x207f with id 255 and next node 0x2080 0x00ff_02080c00ff0207fc
2023-05-03 06:18:27.960782 INFO  BF_MC Write LAG node at addr 0x2080 with id 255 and next node 0x2081 0x0000_00000000ff02081c
2023-05-03 06:18:27.960792 INFO  BF_MC Write LAG node at addr 0x2081 with id 255 and next node 0x2082 0x00ff_02082c00ff02081c
2023-05-03 06:18:27.960802 INFO  BF_MC Write LAG node at addr 0x2082 with id 255 and next node 0x2083 0x0000_00000000ff02083c
2023-05-03 06:18:27.960812 INFO  BF_MC Write LAG node at addr 0x2083 with id 255 and next node 0x2084 0x00ff_02084c00ff02083c
2023-05-03 06:18:27.960822 INFO  BF_MC Write LAG node at addr 0x2084 with id 255 and next node 0x2085 0x0000_00000000ff02085c
2023-05-03 06:18:27.960833 INFO  BF_MC Write LAG node at addr 0x2085 with id 255 and next node 0x2086 0x00ff_02086c00ff02085c
2023-05-03 06:18:27.960843 INFO  BF_MC Write LAG node at addr 0x2086 with id 255 and next node 0x2087 0x0000_00000000ff02087c
2023-05-03 06:18:27.960853 INFO  BF_MC Write LAG node at addr 0x2087 with id 255 and next node 0x2088 0x00ff_02088c00ff02087c
2023-05-03 06:18:27.960863 INFO  BF_MC Write LAG node at addr 0x2088 with id 255 and next node 0x2089 0x0000_00000000ff02089c
2023-05-03 06:18:27.960873 INFO  BF_MC Write LAG node at addr 0x2089 with id 255 and next node 0x208a 0x00ff_0208ac00ff02089c
2023-05-03 06:18:27.960883 INFO  BF_MC Write LAG node at addr 0x208a with id 255 and next node 0x208b 0x0000_00000000ff0208bc
2023-05-03 06:18:27.960894 INFO  BF_MC Write LAG node at addr 0x208b with id 255 and next node 0x208c 0x00ff_0208cc00ff0208bc
2023-05-03 06:18:27.960904 INFO  BF_MC Write LAG node at addr 0x208c with id 255 and next node 0x208d 0x0000_00000000ff0208dc
2023-05-03 06:18:27.960914 INFO  BF_MC Write LAG node at addr 0x208d with id 255 and next node 0x208e 0x00ff_0208ec00ff0208dc
2023-05-03 06:18:27.960924 INFO  BF_MC Write LAG node at addr 0x208e with id 255 and next node 0x208f 0x0000_00000000ff0208fc
2023-05-03 06:18:27.960941 INFO  BF_MC Write LAG node at addr 0x208f with id 255 and next node 0x2090 0x00ff_02090c00ff0208fc
2023-05-03 06:18:27.960952 INFO  BF_MC Write LAG node at addr 0x2090 with id 255 and next node 0x2091 0x0000_00000000ff02091c
2023-05-03 06:18:27.960962 INFO  BF_MC Write LAG node at addr 0x2091 with id 255 and next node 0x2092 0x00ff_02092c00ff02091c
2023-05-03 06:18:27.960972 INFO  BF_MC Write LAG node at addr 0x2092 with id 255 and next node 0x2093 0x0000_00000000ff02093c
2023-05-03 06:18:27.960982 INFO  BF_MC Write LAG node at addr 0x2093 with id 255 and next node 0x2094 0x00ff_02094c00ff02093c
2023-05-03 06:18:27.960993 INFO  BF_MC Write LAG node at addr 0x2094 with id 255 and next node 0x2095 0x0000_00000000ff02095c
2023-05-03 06:18:27.961003 INFO  BF_MC Write LAG node at addr 0x2095 with id 255 and next node 0x2096 0x00ff_02096c00ff02095c
2023-05-03 06:18:27.961013 INFO  BF_MC Write LAG node at addr 0x2096 with id 255 and next node 0x2097 0x0000_00000000ff02097c
2023-05-03 06:18:27.961023 INFO  BF_MC Write LAG node at addr 0x2097 with id 255 and next node 0x2098 0x00ff_02098c00ff02097c
2023-05-03 06:18:27.961033 INFO  BF_MC Write LAG node at addr 0x2098 with id 255 and next node 0x2099 0x0000_00000000ff02099c
2023-05-03 06:18:27.961043 INFO  BF_MC Write LAG node at addr 0x2099 with id 255 and next node 0x209a 0x00ff_0209ac00ff02099c
2023-05-03 06:18:27.961053 INFO  BF_MC Write LAG node at addr 0x209a with id 255 and next node 0x209b 0x0000_00000000ff0209bc
2023-05-03 06:18:27.961064 INFO  BF_MC Write LAG node at addr 0x209b with id 255 and next node 0x209c 0x00ff_0209cc00ff0209bc
2023-05-03 06:18:27.961074 INFO  BF_MC Write LAG node at addr 0x209c with id 255 and next node 0x209d 0x0000_00000000ff0209dc
2023-05-03 06:18:27.961084 INFO  BF_MC Write LAG node at addr 0x209d with id 255 and next node 0x209e 0x00ff_0209ec00ff0209dc
2023-05-03 06:18:27.961094 INFO  BF_MC Write LAG node at addr 0x209e with id 255 and next node 0x209f 0x0000_00000000ff0209fc
2023-05-03 06:18:27.961104 INFO  BF_MC Write LAG node at addr 0x209f with id 255 and next node 0x20a0 0x00ff_020a0c00ff0209fc
2023-05-03 06:18:27.961119 INFO  BF_MC Write LAG node at addr 0x20a0 with id 255 and next node 0x20a1 0x0000_00000000ff020a1c
2023-05-03 06:18:27.961129 INFO  BF_MC Write LAG node at addr 0x20a1 with id 255 and next node 0x20a2 0x00ff_020a2c00ff020a1c
2023-05-03 06:18:27.961139 INFO  BF_MC Write LAG node at addr 0x20a2 with id 255 and next node 0x20a3 0x0000_00000000ff020a3c
2023-05-03 06:18:27.961150 INFO  BF_MC Write LAG node at addr 0x20a3 with id 255 and next node 0x20a4 0x00ff_020a4c00ff020a3c
2023-05-03 06:18:27.961160 INFO  BF_MC Write LAG node at addr 0x20a4 with id 255 and next node 0x20a5 0x0000_00000000ff020a5c
2023-05-03 06:18:27.961170 INFO  BF_MC Write LAG node at addr 0x20a5 with id 255 and next node 0x20a6 0x00ff_020a6c00ff020a5c
2023-05-03 06:18:27.961180 INFO  BF_MC Write LAG node at addr 0x20a6 with id 255 and next node 0x20a7 0x0000_00000000ff020a7c
2023-05-03 06:18:27.961191 INFO  BF_MC Write LAG node at addr 0x20a7 with id 255 and next node 0x20a8 0x00ff_020a8c00ff020a7c
2023-05-03 06:18:27.961201 INFO  BF_MC Write LAG node at addr 0x20a8 with id 255 and next node 0x20a9 0x0000_00000000ff020a9c
2023-05-03 06:18:27.961211 INFO  BF_MC Write LAG node at addr 0x20a9 with id 255 and next node 0x20aa 0x00ff_020aac00ff020a9c
2023-05-03 06:18:27.961221 INFO  BF_MC Write LAG node at addr 0x20aa with id 255 and next node 0x20ab 0x0000_00000000ff020abc
2023-05-03 06:18:27.961231 INFO  BF_MC Write LAG node at addr 0x20ab with id 255 and next node 0x20ac 0x00ff_020acc00ff020abc
2023-05-03 06:18:27.961241 INFO  BF_MC Write LAG node at addr 0x20ac with id 255 and next node 0x20ad 0x0000_00000000ff020adc
2023-05-03 06:18:27.961252 INFO  BF_MC Write LAG node at addr 0x20ad with id 255 and next node 0x20ae 0x00ff_020aec00ff020adc
2023-05-03 06:18:27.961262 INFO  BF_MC Write LAG node at addr 0x20ae with id 255 and next node 0x20af 0x0000_00000000ff020afc
2023-05-03 06:18:27.961272 INFO  BF_MC Write LAG node at addr 0x20af with id 255 and next node 0x20b0 0x00ff_020b0c00ff020afc
2023-05-03 06:18:27.961282 INFO  BF_MC Write LAG node at addr 0x20b0 with id 255 and next node 0x20b1 0x0000_00000000ff020b1c
2023-05-03 06:18:27.961297 INFO  BF_MC Write LAG node at addr 0x20b1 with id 255 and next node 0x20b2 0x00ff_020b2c00ff020b1c
2023-05-03 06:18:27.961310 INFO  BF_MC Write LAG node at addr 0x20b2 with id 255 and next node 0x20b3 0x0000_00000000ff020b3c
2023-05-03 06:18:27.961320 INFO  BF_MC Write LAG node at addr 0x20b3 with id 255 and next node 0x20b4 0x00ff_020b4c00ff020b3c
2023-05-03 06:18:27.961330 INFO  BF_MC Write LAG node at addr 0x20b4 with id 255 and next node 0x20b5 0x0000_00000000ff020b5c
2023-05-03 06:18:27.961340 INFO  BF_MC Write LAG node at addr 0x20b5 with id 255 and next node 0x20b6 0x00ff_020b6c00ff020b5c
2023-05-03 06:18:27.961350 INFO  BF_MC Write LAG node at addr 0x20b6 with id 255 and next node 0x20b7 0x0000_00000000ff020b7c
2023-05-03 06:18:27.961361 INFO  BF_MC Write LAG node at addr 0x20b7 with id 255 and next node 0x20b8 0x00ff_020b8c00ff020b7c
2023-05-03 06:18:27.961371 INFO  BF_MC Write LAG node at addr 0x20b8 with id 255 and next node 0x20b9 0x0000_00000000ff020b9c
2023-05-03 06:18:27.961381 INFO  BF_MC Write LAG node at addr 0x20b9 with id 255 and next node 0x20ba 0x00ff_020bac00ff020b9c
2023-05-03 06:18:27.961391 INFO  BF_MC Write LAG node at addr 0x20ba with id 255 and next node 0x20bb 0x0000_00000000ff020bbc
2023-05-03 06:18:27.961401 INFO  BF_MC Write LAG node at addr 0x20bb with id 255 and next node 0x20bc 0x00ff_020bcc00ff020bbc
2023-05-03 06:18:27.961411 INFO  BF_MC Write LAG node at addr 0x20bc with id 255 and next node 0x20bd 0x0000_00000000ff020bdc
2023-05-03 06:18:27.961421 INFO  BF_MC Write LAG node at addr 0x20bd with id 255 and next node 0x20be 0x00ff_020bec00ff020bdc
2023-05-03 06:18:27.961432 INFO  BF_MC Write LAG node at addr 0x20be with id 255 and next node 0x20bf 0x0000_00000000ff020bfc
2023-05-03 06:18:27.961442 INFO  BF_MC Write LAG node at addr 0x20bf with id 255 and next node 0x20c0 0x00ff_020c0c00ff020bfc
2023-05-03 06:18:27.961457 INFO  BF_MC Write LAG node at addr 0x20c0 with id 255 and next node 0x20c1 0x0000_00000000ff020c1c
2023-05-03 06:18:27.961467 INFO  BF_MC Write LAG node at addr 0x20c1 with id 255 and next node 0x20c2 0x00ff_020c2c00ff020c1c
2023-05-03 06:18:27.961477 INFO  BF_MC Write LAG node at addr 0x20c2 with id 255 and next node 0x20c3 0x0000_00000000ff020c3c
2023-05-03 06:18:27.961487 INFO  BF_MC Write LAG node at addr 0x20c3 with id 255 and next node 0x20c4 0x00ff_020c4c00ff020c3c
2023-05-03 06:18:27.961497 INFO  BF_MC Write LAG node at addr 0x20c4 with id 255 and next node 0x20c5 0x0000_00000000ff020c5c
2023-05-03 06:18:27.961508 INFO  BF_MC Write LAG node at addr 0x20c5 with id 255 and next node 0x20c6 0x00ff_020c6c00ff020c5c
2023-05-03 06:18:27.961518 INFO  BF_MC Write LAG node at addr 0x20c6 with id 255 and next node 0x20c7 0x0000_00000000ff020c7c
2023-05-03 06:18:27.961528 INFO  BF_MC Write LAG node at addr 0x20c7 with id 255 and next node 0x20c8 0x00ff_020c8c00ff020c7c
2023-05-03 06:18:27.961538 INFO  BF_MC Write LAG node at addr 0x20c8 with id 255 and next node 0x20c9 0x0000_00000000ff020c9c
2023-05-03 06:18:27.961548 INFO  BF_MC Write LAG node at addr 0x20c9 with id 255 and next node 0x20ca 0x00ff_020cac00ff020c9c
2023-05-03 06:18:27.961558 INFO  BF_MC Write LAG node at addr 0x20ca with id 255 and next node 0x20cb 0x0000_00000000ff020cbc
2023-05-03 06:18:27.961568 INFO  BF_MC Write LAG node at addr 0x20cb with id 255 and next node 0x20cc 0x00ff_020ccc00ff020cbc
2023-05-03 06:18:27.961578 INFO  BF_MC Write LAG node at addr 0x20cc with id 255 and next node 0x20cd 0x0000_00000000ff020cdc
2023-05-03 06:18:27.961588 INFO  BF_MC Write LAG node at addr 0x20cd with id 255 and next node 0x20ce 0x00ff_020cec00ff020cdc
2023-05-03 06:18:27.961598 INFO  BF_MC Write LAG node at addr 0x20ce with id 255 and next node 0x20cf 0x0000_00000000ff020cfc
2023-05-03 06:18:27.961608 INFO  BF_MC Write LAG node at addr 0x20cf with id 255 and next node 0x20d0 0x00ff_020d0c00ff020cfc
2023-05-03 06:18:27.961618 INFO  BF_MC Write LAG node at addr 0x20d0 with id 255 and next node 0x20d1 0x0000_00000000ff020d1c
2023-05-03 06:18:27.961628 INFO  BF_MC Write LAG node at addr 0x20d1 with id 255 and next node 0x20d2 0x00ff_020d2c00ff020d1c
2023-05-03 06:18:27.961638 INFO  BF_MC Write LAG node at addr 0x20d2 with id 255 and next node 0x20d3 0x0000_00000000ff020d3c
2023-05-03 06:18:27.961652 INFO  BF_MC Write LAG node at addr 0x20d3 with id 255 and next node 0x20d4 0x00ff_020d4c00ff020d3c
2023-05-03 06:18:27.961667 INFO  BF_MC Write LAG node at addr 0x20d4 with id 255 and next node 0x20d5 0x0000_00000000ff020d5c
2023-05-03 06:18:27.961678 INFO  BF_MC Write LAG node at addr 0x20d5 with id 255 and next node 0x20d6 0x00ff_020d6c00ff020d5c
2023-05-03 06:18:27.961688 INFO  BF_MC Write LAG node at addr 0x20d6 with id 255 and next node 0x20d7 0x0000_00000000ff020d7c
2023-05-03 06:18:27.961699 INFO  BF_MC Write LAG node at addr 0x20d7 with id 255 and next node 0x20d8 0x00ff_020d8c00ff020d7c
2023-05-03 06:18:27.961709 INFO  BF_MC Write LAG node at addr 0x20d8 with id 255 and next node 0x20d9 0x0000_00000000ff020d9c
2023-05-03 06:18:27.961719 INFO  BF_MC Write LAG node at addr 0x20d9 with id 255 and next node 0x20da 0x00ff_020dac00ff020d9c
2023-05-03 06:18:27.961729 INFO  BF_MC Write LAG node at addr 0x20da with id 255 and next node 0x20db 0x0000_00000000ff020dbc
2023-05-03 06:18:27.961739 INFO  BF_MC Write LAG node at addr 0x20db with id 255 and next node 0x20dc 0x00ff_020dcc00ff020dbc
2023-05-03 06:18:27.961749 INFO  BF_MC Write LAG node at addr 0x20dc with id 255 and next node 0x20dd 0x0000_00000000ff020ddc
2023-05-03 06:18:27.961759 INFO  BF_MC Write LAG node at addr 0x20dd with id 255 and next node 0x20de 0x00ff_020dec00ff020ddc
2023-05-03 06:18:27.961770 INFO  BF_MC Write LAG node at addr 0x20de with id 255 and next node 0x20df 0x0000_00000000ff020dfc
2023-05-03 06:18:27.961780 INFO  BF_MC Write LAG node at addr 0x20df with id 255 and next node 0x20e0 0x00ff_020e0c00ff020dfc
2023-05-03 06:18:27.961790 INFO  BF_MC Write LAG node at addr 0x20e0 with id 255 and next node 0x20e1 0x0000_00000000ff020e1c
2023-05-03 06:18:27.961804 INFO  BF_MC Write LAG node at addr 0x20e1 with id 255 and next node 0x20e2 0x00ff_020e2c00ff020e1c
2023-05-03 06:18:27.961815 INFO  BF_MC Write LAG node at addr 0x20e2 with id 255 and next node 0x20e3 0x0000_00000000ff020e3c
2023-05-03 06:18:27.961825 INFO  BF_MC Write LAG node at addr 0x20e3 with id 255 and next node 0x20e4 0x00ff_020e4c00ff020e3c
2023-05-03 06:18:27.961835 INFO  BF_MC Write LAG node at addr 0x20e4 with id 255 and next node 0x20e5 0x0000_00000000ff020e5c
2023-05-03 06:18:27.961845 INFO  BF_MC Write LAG node at addr 0x20e5 with id 255 and next node 0x20e6 0x00ff_020e6c00ff020e5c
2023-05-03 06:18:27.961855 INFO  BF_MC Write LAG node at addr 0x20e6 with id 255 and next node 0x20e7 0x0000_00000000ff020e7c
2023-05-03 06:18:27.961866 INFO  BF_MC Write LAG node at addr 0x20e7 with id 255 and next node 0x20e8 0x00ff_020e8c00ff020e7c
2023-05-03 06:18:27.961876 INFO  BF_MC Write LAG node at addr 0x20e8 with id 255 and next node 0x20e9 0x0000_00000000ff020e9c
2023-05-03 06:18:27.961886 INFO  BF_MC Write LAG node at addr 0x20e9 with id 255 and next node 0x20ea 0x00ff_020eac00ff020e9c
2023-05-03 06:18:27.961896 INFO  BF_MC Write LAG node at addr 0x20ea with id 255 and next node 0x20eb 0x0000_00000000ff020ebc
2023-05-03 06:18:27.961906 INFO  BF_MC Write LAG node at addr 0x20eb with id 255 and next node 0x20ec 0x00ff_020ecc00ff020ebc
2023-05-03 06:18:27.961916 INFO  BF_MC Write LAG node at addr 0x20ec with id 255 and next node 0x20ed 0x0000_00000000ff020edc
2023-05-03 06:18:27.961926 INFO  BF_MC Write LAG node at addr 0x20ed with id 255 and next node 0x20ee 0x00ff_020eec00ff020edc
2023-05-03 06:18:27.961936 INFO  BF_MC Write LAG node at addr 0x20ee with id 255 and next node 0x20ef 0x0000_00000000ff020efc
2023-05-03 06:18:27.961947 INFO  BF_MC Write LAG node at addr 0x20ef with id 255 and next node 0x20f0 0x00ff_020f0c00ff020efc
2023-05-03 06:18:27.961957 INFO  BF_MC Write LAG node at addr 0x20f0 with id 255 and next node 0x20f1 0x0000_00000000ff020f1c
2023-05-03 06:18:27.961967 INFO  BF_MC Write LAG node at addr 0x20f1 with id 255 and next node 0x20f2 0x00ff_020f2c00ff020f1c
2023-05-03 06:18:27.961978 INFO  BF_MC Write LAG node at addr 0x20f2 with id 255 and next node 0x20f3 0x0000_00000000ff020f3c
2023-05-03 06:18:27.961988 INFO  BF_MC Write LAG node at addr 0x20f3 with id 255 and next node 0x20f4 0x00ff_020f4c00ff020f3c
2023-05-03 06:18:27.961998 INFO  BF_MC Write LAG node at addr 0x20f4 with id 255 and next node 0x20f5 0x0000_00000000ff020f5c
2023-05-03 06:18:27.962010 INFO  BF_MC Write LAG node at addr 0x20f5 with id 255 and next node 0x20f6 0x00ff_020f6c00ff020f5c
2023-05-03 06:18:27.962025 INFO  BF_MC Write LAG node at addr 0x20f6 with id 255 and next node 0x20f7 0x0000_00000000ff020f7c
2023-05-03 06:18:27.962036 INFO  BF_MC Write LAG node at addr 0x20f7 with id 255 and next node 0x20f8 0x00ff_020f8c00ff020f7c
2023-05-03 06:18:27.962046 INFO  BF_MC Write LAG node at addr 0x20f8 with id 255 and next node 0x20f9 0x0000_00000000ff020f9c
2023-05-03 06:18:27.962056 INFO  BF_MC Write LAG node at addr 0x20f9 with id 255 and next node 0x20fa 0x00ff_020fac00ff020f9c
2023-05-03 06:18:27.962066 INFO  BF_MC Write LAG node at addr 0x20fa with id 255 and next node 0x20fb 0x0000_00000000ff020fbc
2023-05-03 06:18:27.962076 INFO  BF_MC Write LAG node at addr 0x20fb with id 255 and next node 0x20fc 0x00ff_020fcc00ff020fbc
2023-05-03 06:18:27.962086 INFO  BF_MC Write LAG node at addr 0x20fc with id 255 and next node 0x20fd 0x0000_00000000ff020fdc
2023-05-03 06:18:27.962096 INFO  BF_MC Write LAG node at addr 0x20fd with id 255 and next node 0x20fe 0x00ff_020fec00ff020fdc
2023-05-03 06:18:27.962106 INFO  BF_MC Write LAG node at addr 0x20fe with id 255 and next node 0x20ff 0x0000_00000000ff020ffc
2023-05-03 06:18:27.962116 INFO  BF_MC Write LAG node at addr 0x20ff with id 255 and next node 0x2100 0x00ff_02100c00ff020ffc
2023-05-03 06:18:27.962127 INFO  BF_MC Write LAG node at addr 0x2100 with id 255 and next node 0x2101 0x0000_00000000ff02101c
2023-05-03 06:18:27.962141 INFO  BF_MC Write LAG node at addr 0x2101 with id 255 and next node 0x2102 0x00ff_02102c00ff02101c
2023-05-03 06:18:27.962152 INFO  BF_MC Write LAG node at addr 0x2102 with id 255 and next node 0x2103 0x0000_00000000ff02103c
2023-05-03 06:18:27.962162 INFO  BF_MC Write LAG node at addr 0x2103 with id 255 and next node 0 0x00ff_00000c00ff02103c
2023-05-03 06:18:27.962174 INFO  BF_MC Allocated RDM addresses 0x31e0 - 0x31ff
2023-05-03 06:18:27.962185 INFO  BF_MC Write L1End node at addr 0x31e0, rid 0, l2 0x2101
2023-05-03 06:18:27.962195 INFO  BF_MC Write L1End node at addr 0x31e1, rid 0, l2 0x2100
2023-05-03 06:18:27.962205 INFO  BF_MC Write L1End node at addr 0x31e2, rid 0, l2 0x20ff
2023-05-03 06:18:27.962215 INFO  BF_MC Write L1End node at addr 0x31e3, rid 0, l2 0x20fe
2023-05-03 06:18:27.962224 INFO  BF_MC Write L1End node at addr 0x31e4, rid 0, l2 0x20fd
2023-05-03 06:18:27.962234 INFO  BF_MC Write L1End node at addr 0x31e5, rid 0, l2 0x20fc
2023-05-03 06:18:27.962244 INFO  BF_MC Write L1End node at addr 0x31e6, rid 0, l2 0x20fb
2023-05-03 06:18:27.962254 INFO  BF_MC Write L1End node at addr 0x31e7, rid 0, l2 0x20fa
2023-05-03 06:18:27.962264 INFO  BF_MC Write L1End node at addr 0x31e8, rid 0, l2 0x20f8
2023-05-03 06:18:27.962274 INFO  BF_MC Write L1End node at addr 0x31e9, rid 0, l2 0x20f6
2023-05-03 06:18:27.962284 INFO  BF_MC Write L1End node at addr 0x31ea, rid 0, l2 0x20f4
2023-05-03 06:18:27.962293 INFO  BF_MC Write L1End node at addr 0x31eb, rid 0, l2 0x20f2
2023-05-03 06:18:27.962303 INFO  BF_MC Write L1End node at addr 0x31ec, rid 0, l2 0x20f0
2023-05-03 06:18:27.962313 INFO  BF_MC Write L1End node at addr 0x31ed, rid 0, l2 0x20ee
2023-05-03 06:18:27.962323 INFO  BF_MC Write L1End node at addr 0x31ee, rid 0, l2 0x20ec
2023-05-03 06:18:27.962332 INFO  BF_MC Write L1End node at addr 0x31ef, rid 0, l2 0x20ea
2023-05-03 06:18:27.962342 INFO  BF_MC Write L1End node at addr 0x31f0, rid 0, l2 0x20e8
2023-05-03 06:18:27.962358 INFO  BF_MC Write L1End node at addr 0x31f1, rid 0, l2 0x20e6
2023-05-03 06:18:27.962370 INFO  BF_MC Write L1End node at addr 0x31f2, rid 0, l2 0x20e4
2023-05-03 06:18:27.962385 INFO  BF_MC Write L1End node at addr 0x31f3, rid 0, l2 0x20e0
2023-05-03 06:18:27.962395 INFO  BF_MC Write L1End node at addr 0x31f4, rid 0, l2 0x20dc
2023-05-03 06:18:27.962405 INFO  BF_MC Write L1End node at addr 0x31f5, rid 0, l2 0x20d8
2023-05-03 06:18:27.962414 INFO  BF_MC Write L1End node at addr 0x31f6, rid 0, l2 0x20d4
2023-05-03 06:18:27.962424 INFO  BF_MC Write L1End node at addr 0x31f7, rid 0, l2 0x20cc
2023-05-03 06:18:27.962434 INFO  BF_MC Write L1End node at addr 0x31f8, rid 0, l2 0x20c4
2023-05-03 06:18:27.962444 INFO  BF_MC Write L1End node at addr 0x31f9, rid 0, l2 0x20bc
2023-05-03 06:18:27.962453 INFO  BF_MC Write L1End node at addr 0x31fa, rid 0, l2 0x20a0
2023-05-03 06:18:27.962463 INFO  BF_MC Write L1End node at addr 0x31fb, rid 0, l2 0x2087
2023-05-03 06:18:27.962473 INFO  BF_MC Write L1End node at addr 0x31fc, rid 0, l2 0x206e
2023-05-03 06:18:27.962482 INFO  BF_MC Write L1End node at addr 0x31fd, rid 0, l2 0x2055
2023-05-03 06:18:27.962492 INFO  BF_MC Write L1End node at addr 0x31fe, rid 0, l2 0x203c
2023-05-03 06:18:27.962502 INFO  BF_MC Write L1End node at addr 0x31ff, rid 0, l2 0x2000
2023-05-03 06:18:27.962513 INFO  BF_MC Allocated RDM addresses 0x4000 - 0x4103
2023-05-03 06:18:27.962523 INFO  BF_MC Write LAG node at addr 0x4000 with id 255 and next node 0x4001 0x0000_00000000ff04001c
2023-05-03 06:18:27.962533 INFO  BF_MC Write LAG node at addr 0x4001 with id 255 and next node 0x4002 0x00ff_04002c00ff04001c
2023-05-03 06:18:27.962543 INFO  BF_MC Write LAG node at addr 0x4002 with id 255 and next node 0x4003 0x0000_00000000ff04003c
2023-05-03 06:18:27.962554 INFO  BF_MC Write LAG node at addr 0x4003 with id 255 and next node 0x4004 0x00ff_04004c00ff04003c
2023-05-03 06:18:27.962564 INFO  BF_MC Write LAG node at addr 0x4004 with id 255 and next node 0x4005 0x0000_00000000ff04005c
2023-05-03 06:18:27.962574 INFO  BF_MC Write LAG node at addr 0x4005 with id 255 and next node 0x4006 0x00ff_04006c00ff04005c
2023-05-03 06:18:27.962589 INFO  BF_MC Write LAG node at addr 0x4006 with id 255 and next node 0x4007 0x0000_00000000ff04007c
2023-05-03 06:18:27.962599 INFO  BF_MC Write LAG node at addr 0x4007 with id 255 and next node 0x4008 0x00ff_04008c00ff04007c
2023-05-03 06:18:27.962609 INFO  BF_MC Write LAG node at addr 0x4008 with id 255 and next node 0x4009 0x0000_00000000ff04009c
2023-05-03 06:18:27.962619 INFO  BF_MC Write LAG node at addr 0x4009 with id 255 and next node 0x400a 0x00ff_0400ac00ff04009c
2023-05-03 06:18:27.962629 INFO  BF_MC Write LAG node at addr 0x400a with id 255 and next node 0x400b 0x0000_00000000ff0400bc
2023-05-03 06:18:27.962639 INFO  BF_MC Write LAG node at addr 0x400b with id 255 and next node 0x400c 0x00ff_0400cc00ff0400bc
2023-05-03 06:18:27.962649 INFO  BF_MC Write LAG node at addr 0x400c with id 255 and next node 0x400d 0x0000_00000000ff0400dc
2023-05-03 06:18:27.962659 INFO  BF_MC Write LAG node at addr 0x400d with id 255 and next node 0x400e 0x00ff_0400ec00ff0400dc
2023-05-03 06:18:27.962669 INFO  BF_MC Write LAG node at addr 0x400e with id 255 and next node 0x400f 0x0000_00000000ff0400fc
2023-05-03 06:18:27.962679 INFO  BF_MC Write LAG node at addr 0x400f with id 255 and next node 0x4010 0x00ff_04010c00ff0400fc
2023-05-03 06:18:27.962692 INFO  BF_MC Write LAG node at addr 0x4010 with id 255 and next node 0x4011 0x0000_00000000ff04011c
2023-05-03 06:18:27.962703 INFO  BF_MC Write LAG node at addr 0x4011 with id 255 and next node 0x4012 0x00ff_04012c00ff04011c
2023-05-03 06:18:27.962713 INFO  BF_MC Write LAG node at addr 0x4012 with id 255 and next node 0x4013 0x0000_00000000ff04013c
2023-05-03 06:18:27.962723 INFO  BF_MC Write LAG node at addr 0x4013 with id 255 and next node 0x4014 0x00ff_04014c00ff04013c
2023-05-03 06:18:27.962739 INFO  BF_MC Write LAG node at addr 0x4014 with id 255 and next node 0x4015 0x0000_00000000ff04015c
2023-05-03 06:18:27.962750 INFO  BF_MC Write LAG node at addr 0x4015 with id 255 and next node 0x4016 0x00ff_04016c00ff04015c
2023-05-03 06:18:27.962761 INFO  BF_MC Write LAG node at addr 0x4016 with id 255 and next node 0x4017 0x0000_00000000ff04017c
2023-05-03 06:18:27.962771 INFO  BF_MC Write LAG node at addr 0x4017 with id 255 and next node 0x4018 0x00ff_04018c00ff04017c
2023-05-03 06:18:27.962781 INFO  BF_MC Write LAG node at addr 0x4018 with id 255 and next node 0x4019 0x0000_00000000ff04019c
2023-05-03 06:18:27.962791 INFO  BF_MC Write LAG node at addr 0x4019 with id 255 and next node 0x401a 0x00ff_0401ac00ff04019c
2023-05-03 06:18:27.962801 INFO  BF_MC Write LAG node at addr 0x401a with id 255 and next node 0x401b 0x0000_00000000ff0401bc
2023-05-03 06:18:27.962811 INFO  BF_MC Write LAG node at addr 0x401b with id 255 and next node 0x401c 0x00ff_0401cc00ff0401bc
2023-05-03 06:18:27.962821 INFO  BF_MC Write LAG node at addr 0x401c with id 255 and next node 0x401d 0x0000_00000000ff0401dc
2023-05-03 06:18:27.962831 INFO  BF_MC Write LAG node at addr 0x401d with id 255 and next node 0x401e 0x00ff_0401ec00ff0401dc
2023-05-03 06:18:27.962841 INFO  BF_MC Write LAG node at addr 0x401e with id 255 and next node 0x401f 0x0000_00000000ff0401fc
2023-05-03 06:18:27.962851 INFO  BF_MC Write LAG node at addr 0x401f with id 255 and next node 0x4020 0x00ff_04020c00ff0401fc
2023-05-03 06:18:27.962861 INFO  BF_MC Write LAG node at addr 0x4020 with id 255 and next node 0x4021 0x0000_00000000ff04021c
2023-05-03 06:18:27.962871 INFO  BF_MC Write LAG node at addr 0x4021 with id 255 and next node 0x4022 0x00ff_04022c00ff04021c
2023-05-03 06:18:27.962881 INFO  BF_MC Write LAG node at addr 0x4022 with id 255 and next node 0x4023 0x0000_00000000ff04023c
2023-05-03 06:18:27.962891 INFO  BF_MC Write LAG node at addr 0x4023 with id 255 and next node 0x4024 0x00ff_04024c00ff04023c
2023-05-03 06:18:27.962901 INFO  BF_MC Write LAG node at addr 0x4024 with id 255 and next node 0x4025 0x0000_00000000ff04025c
2023-05-03 06:18:27.962911 INFO  BF_MC Write LAG node at addr 0x4025 with id 255 and next node 0x4026 0x00ff_04026c00ff04025c
2023-05-03 06:18:27.962926 INFO  BF_MC Write LAG node at addr 0x4026 with id 255 and next node 0x4027 0x0000_00000000ff04027c
2023-05-03 06:18:27.962937 INFO  BF_MC Write LAG node at addr 0x4027 with id 255 and next node 0x4028 0x00ff_04028c00ff04027c
2023-05-03 06:18:27.962947 INFO  BF_MC Write LAG node at addr 0x4028 with id 255 and next node 0x4029 0x0000_00000000ff04029c
2023-05-03 06:18:27.962957 INFO  BF_MC Write LAG node at addr 0x4029 with id 255 and next node 0x402a 0x00ff_0402ac00ff04029c
2023-05-03 06:18:27.962967 INFO  BF_MC Write LAG node at addr 0x402a with id 255 and next node 0x402b 0x0000_00000000ff0402bc
2023-05-03 06:18:27.962977 INFO  BF_MC Write LAG node at addr 0x402b with id 255 and next node 0x402c 0x00ff_0402cc00ff0402bc
2023-05-03 06:18:27.962987 INFO  BF_MC Write LAG node at addr 0x402c with id 255 and next node 0x402d 0x0000_00000000ff0402dc
2023-05-03 06:18:27.962997 INFO  BF_MC Write LAG node at addr 0x402d with id 255 and next node 0x402e 0x00ff_0402ec00ff0402dc
2023-05-03 06:18:27.963007 INFO  BF_MC Write LAG node at addr 0x402e with id 255 and next node 0x402f 0x0000_00000000ff0402fc
2023-05-03 06:18:27.963018 INFO  BF_MC Write LAG node at addr 0x402f with id 255 and next node 0x4030 0x00ff_04030c00ff0402fc
2023-05-03 06:18:27.963031 INFO  BF_MC Write LAG node at addr 0x4030 with id 255 and next node 0x4031 0x0000_00000000ff04031c
2023-05-03 06:18:27.963041 INFO  BF_MC Write LAG node at addr 0x4031 with id 255 and next node 0x4032 0x00ff_04032c00ff04031c
2023-05-03 06:18:27.963051 INFO  BF_MC Write LAG node at addr 0x4032 with id 255 and next node 0x4033 0x0000_00000000ff04033c
2023-05-03 06:18:27.963061 INFO  BF_MC Write LAG node at addr 0x4033 with id 255 and next node 0x4034 0x00ff_04034c00ff04033c
2023-05-03 06:18:27.963071 INFO  BF_MC Write LAG node at addr 0x4034 with id 255 and next node 0x4035 0x0000_00000000ff04035c
2023-05-03 06:18:27.963081 INFO  BF_MC Write LAG node at addr 0x4035 with id 255 and next node 0x4036 0x00ff_04036c00ff04035c
2023-05-03 06:18:27.963096 INFO  BF_MC Write LAG node at addr 0x4036 with id 255 and next node 0x4037 0x0000_00000000ff04037c
2023-05-03 06:18:27.963109 INFO  BF_MC Write LAG node at addr 0x4037 with id 255 and next node 0x4038 0x00ff_04038c00ff04037c
2023-05-03 06:18:27.963119 INFO  BF_MC Write LAG node at addr 0x4038 with id 255 and next node 0x4039 0x0000_00000000ff04039c
2023-05-03 06:18:27.963129 INFO  BF_MC Write LAG node at addr 0x4039 with id 255 and next node 0x403a 0x00ff_0403ac00ff04039c
2023-05-03 06:18:27.963139 INFO  BF_MC Write LAG node at addr 0x403a with id 255 and next node 0x403b 0x0000_00000000ff0403bc
2023-05-03 06:18:27.963149 INFO  BF_MC Write LAG node at addr 0x403b with id 255 and next node 0x403c 0x00ff_0403cc00ff0403bc
2023-05-03 06:18:27.963159 INFO  BF_MC Write LAG node at addr 0x403c with id 255 and next node 0x403d 0x0000_00000000ff0403dc
2023-05-03 06:18:27.963170 INFO  BF_MC Write LAG node at addr 0x403d with id 255 and next node 0x403e 0x00ff_0403ec00ff0403dc
2023-05-03 06:18:27.963180 INFO  BF_MC Write LAG node at addr 0x403e with id 255 and next node 0x403f 0x0000_00000000ff0403fc
2023-05-03 06:18:27.963190 INFO  BF_MC Write LAG node at addr 0x403f with id 255 and next node 0x4040 0x00ff_04040c00ff0403fc
2023-05-03 06:18:27.963200 INFO  BF_MC Write LAG node at addr 0x4040 with id 255 and next node 0x4041 0x0000_00000000ff04041c
2023-05-03 06:18:27.963210 INFO  BF_MC Write LAG node at addr 0x4041 with id 255 and next node 0x4042 0x00ff_04042c00ff04041c
2023-05-03 06:18:27.963220 INFO  BF_MC Write LAG node at addr 0x4042 with id 255 and next node 0x4043 0x0000_00000000ff04043c
2023-05-03 06:18:27.963230 INFO  BF_MC Write LAG node at addr 0x4043 with id 255 and next node 0x4044 0x00ff_04044c00ff04043c
2023-05-03 06:18:27.963240 INFO  BF_MC Write LAG node at addr 0x4044 with id 255 and next node 0x4045 0x0000_00000000ff04045c
2023-05-03 06:18:27.963250 INFO  BF_MC Write LAG node at addr 0x4045 with id 255 and next node 0x4046 0x00ff_04046c00ff04045c
2023-05-03 06:18:27.963260 INFO  BF_MC Write LAG node at addr 0x4046 with id 255 and next node 0x4047 0x0000_00000000ff04047c
2023-05-03 06:18:27.963275 INFO  BF_MC Write LAG node at addr 0x4047 with id 255 and next node 0x4048 0x00ff_04048c00ff04047c
2023-05-03 06:18:27.963285 INFO  BF_MC Write LAG node at addr 0x4048 with id 255 and next node 0x4049 0x0000_00000000ff04049c
2023-05-03 06:18:27.963295 INFO  BF_MC Write LAG node at addr 0x4049 with id 255 and next node 0x404a 0x00ff_0404ac00ff04049c
2023-05-03 06:18:27.963306 INFO  BF_MC Write LAG node at addr 0x404a with id 255 and next node 0x404b 0x0000_00000000ff0404bc
2023-05-03 06:18:27.963316 INFO  BF_MC Write LAG node at addr 0x404b with id 255 and next node 0x404c 0x00ff_0404cc00ff0404bc
2023-05-03 06:18:27.963326 INFO  BF_MC Write LAG node at addr 0x404c with id 255 and next node 0x404d 0x0000_00000000ff0404dc
2023-05-03 06:18:27.963336 INFO  BF_MC Write LAG node at addr 0x404d with id 255 and next node 0x404e 0x00ff_0404ec00ff0404dc
2023-05-03 06:18:27.963346 INFO  BF_MC Write LAG node at addr 0x404e with id 255 and next node 0x404f 0x0000_00000000ff0404fc
2023-05-03 06:18:27.963356 INFO  BF_MC Write LAG node at addr 0x404f with id 255 and next node 0x4050 0x00ff_04050c00ff0404fc
2023-05-03 06:18:27.963369 INFO  BF_MC Write LAG node at addr 0x4050 with id 255 and next node 0x4051 0x0000_00000000ff04051c
2023-05-03 06:18:27.963379 INFO  BF_MC Write LAG node at addr 0x4051 with id 255 and next node 0x4052 0x00ff_04052c00ff04051c
2023-05-03 06:18:27.963389 INFO  BF_MC Write LAG node at addr 0x4052 with id 255 and next node 0x4053 0x0000_00000000ff04053c
2023-05-03 06:18:27.963399 INFO  BF_MC Write LAG node at addr 0x4053 with id 255 and next node 0x4054 0x00ff_04054c00ff04053c
2023-05-03 06:18:27.963409 INFO  BF_MC Write LAG node at addr 0x4054 with id 255 and next node 0x4055 0x0000_00000000ff04055c
2023-05-03 06:18:27.963419 INFO  BF_MC Write LAG node at addr 0x4055 with id 255 and next node 0x4056 0x00ff_04056c00ff04055c
2023-05-03 06:18:27.963429 INFO  BF_MC Write LAG node at addr 0x4056 with id 255 and next node 0x4057 0x0000_00000000ff04057c
2023-05-03 06:18:27.963439 INFO  BF_MC Write LAG node at addr 0x4057 with id 255 and next node 0x4058 0x00ff_04058c00ff04057c
2023-05-03 06:18:27.963454 INFO  BF_MC Write LAG node at addr 0x4058 with id 255 and next node 0x4059 0x0000_00000000ff04059c
2023-05-03 06:18:27.963467 INFO  BF_MC Write LAG node at addr 0x4059 with id 255 and next node 0x405a 0x00ff_0405ac00ff04059c
2023-05-03 06:18:27.963477 INFO  BF_MC Write LAG node at addr 0x405a with id 255 and next node 0x405b 0x0000_00000000ff0405bc
2023-05-03 06:18:27.963488 INFO  BF_MC Write LAG node at addr 0x405b with id 255 and next node 0x405c 0x00ff_0405cc00ff0405bc
2023-05-03 06:18:27.963498 INFO  BF_MC Write LAG node at addr 0x405c with id 255 and next node 0x405d 0x0000_00000000ff0405dc
2023-05-03 06:18:27.963508 INFO  BF_MC Write LAG node at addr 0x405d with id 255 and next node 0x405e 0x00ff_0405ec00ff0405dc
2023-05-03 06:18:27.963518 INFO  BF_MC Write LAG node at addr 0x405e with id 255 and next node 0x405f 0x0000_00000000ff0405fc
2023-05-03 06:18:27.963528 INFO  BF_MC Write LAG node at addr 0x405f with id 255 and next node 0x4060 0x00ff_04060c00ff0405fc
2023-05-03 06:18:27.963538 INFO  BF_MC Write LAG node at addr 0x4060 with id 255 and next node 0x4061 0x0000_00000000ff04061c
2023-05-03 06:18:27.963548 INFO  BF_MC Write LAG node at addr 0x4061 with id 255 and next node 0x4062 0x00ff_04062c00ff04061c
2023-05-03 06:18:27.963558 INFO  BF_MC Write LAG node at addr 0x4062 with id 255 and next node 0x4063 0x0000_00000000ff04063c
2023-05-03 06:18:27.963568 INFO  BF_MC Write LAG node at addr 0x4063 with id 255 and next node 0x4064 0x00ff_04064c00ff04063c
2023-05-03 06:18:27.963578 INFO  BF_MC Write LAG node at addr 0x4064 with id 255 and next node 0x4065 0x0000_00000000ff04065c
2023-05-03 06:18:27.963588 INFO  BF_MC Write LAG node at addr 0x4065 with id 255 and next node 0x4066 0x00ff_04066c00ff04065c
2023-05-03 06:18:27.963598 INFO  BF_MC Write LAG node at addr 0x4066 with id 255 and next node 0x4067 0x0000_00000000ff04067c
2023-05-03 06:18:27.963613 INFO  BF_MC Write LAG node at addr 0x4067 with id 255 and next node 0x4068 0x00ff_04068c00ff04067c
2023-05-03 06:18:27.963623 INFO  BF_MC Write LAG node at addr 0x4068 with id 255 and next node 0x4069 0x0000_00000000ff04069c
2023-05-03 06:18:27.963633 INFO  BF_MC Write LAG node at addr 0x4069 with id 255 and next node 0x406a 0x00ff_0406ac00ff04069c
2023-05-03 06:18:27.963643 INFO  BF_MC Write LAG node at addr 0x406a with id 255 and next node 0x406b 0x0000_00000000ff0406bc
2023-05-03 06:18:27.963653 INFO  BF_MC Write LAG node at addr 0x406b with id 255 and next node 0x406c 0x00ff_0406cc00ff0406bc
2023-05-03 06:18:27.963663 INFO  BF_MC Write LAG node at addr 0x406c with id 255 and next node 0x406d 0x0000_00000000ff0406dc
2023-05-03 06:18:27.963673 INFO  BF_MC Write LAG node at addr 0x406d with id 255 and next node 0x406e 0x00ff_0406ec00ff0406dc
2023-05-03 06:18:27.963683 INFO  BF_MC Write LAG node at addr 0x406e with id 255 and next node 0x406f 0x0000_00000000ff0406fc
2023-05-03 06:18:27.963694 INFO  BF_MC Write LAG node at addr 0x406f with id 255 and next node 0x4070 0x00ff_04070c00ff0406fc
2023-05-03 06:18:27.963706 INFO  BF_MC Write LAG node at addr 0x4070 with id 255 and next node 0x4071 0x0000_00000000ff04071c
2023-05-03 06:18:27.963717 INFO  BF_MC Write LAG node at addr 0x4071 with id 255 and next node 0x4072 0x00ff_04072c00ff04071c
2023-05-03 06:18:27.963727 INFO  BF_MC Write LAG node at addr 0x4072 with id 255 and next node 0x4073 0x0000_00000000ff04073c
2023-05-03 06:18:27.963737 INFO  BF_MC Write LAG node at addr 0x4073 with id 255 and next node 0x4074 0x00ff_04074c00ff04073c
2023-05-03 06:18:27.963747 INFO  BF_MC Write LAG node at addr 0x4074 with id 255 and next node 0x4075 0x0000_00000000ff04075c
2023-05-03 06:18:27.963757 INFO  BF_MC Write LAG node at addr 0x4075 with id 255 and next node 0x4076 0x00ff_04076c00ff04075c
2023-05-03 06:18:27.963767 INFO  BF_MC Write LAG node at addr 0x4076 with id 255 and next node 0x4077 0x0000_00000000ff04077c
2023-05-03 06:18:27.963777 INFO  BF_MC Write LAG node at addr 0x4077 with id 255 and next node 0x4078 0x00ff_04078c00ff04077c
2023-05-03 06:18:27.963787 INFO  BF_MC Write LAG node at addr 0x4078 with id 255 and next node 0x4079 0x0000_00000000ff04079c
2023-05-03 06:18:27.963797 INFO  BF_MC Write LAG node at addr 0x4079 with id 255 and next node 0x407a 0x00ff_0407ac00ff04079c
2023-05-03 06:18:27.963810 INFO  BF_MC Write LAG node at addr 0x407a with id 255 and next node 0x407b 0x0000_00000000ff0407bc
2023-05-03 06:18:27.963824 INFO  BF_MC Write LAG node at addr 0x407b with id 255 and next node 0x407c 0x00ff_0407cc00ff0407bc
2023-05-03 06:18:27.963834 INFO  BF_MC Write LAG node at addr 0x407c with id 255 and next node 0x407d 0x0000_00000000ff0407dc
2023-05-03 06:18:27.963844 INFO  BF_MC Write LAG node at addr 0x407d with id 255 and next node 0x407e 0x00ff_0407ec00ff0407dc
2023-05-03 06:18:27.963855 INFO  BF_MC Write LAG node at addr 0x407e with id 255 and next node 0x407f 0x0000_00000000ff0407fc
2023-05-03 06:18:27.963865 INFO  BF_MC Write LAG node at addr 0x407f with id 255 and next node 0x4080 0x00ff_04080c00ff0407fc
2023-05-03 06:18:27.963875 INFO  BF_MC Write LAG node at addr 0x4080 with id 255 and next node 0x4081 0x0000_00000000ff04081c
2023-05-03 06:18:27.963885 INFO  BF_MC Write LAG node at addr 0x4081 with id 255 and next node 0x4082 0x00ff_04082c00ff04081c
2023-05-03 06:18:27.963895 INFO  BF_MC Write LAG node at addr 0x4082 with id 255 and next node 0x4083 0x0000_00000000ff04083c
2023-05-03 06:18:27.963905 INFO  BF_MC Write LAG node at addr 0x4083 with id 255 and next node 0x4084 0x00ff_04084c00ff04083c
2023-05-03 06:18:27.963915 INFO  BF_MC Write LAG node at addr 0x4084 with id 255 and next node 0x4085 0x0000_00000000ff04085c
2023-05-03 06:18:27.963925 INFO  BF_MC Write LAG node at addr 0x4085 with id 255 and next node 0x4086 0x00ff_04086c00ff04085c
2023-05-03 06:18:27.963935 INFO  BF_MC Write LAG node at addr 0x4086 with id 255 and next node 0x4087 0x0000_00000000ff04087c
2023-05-03 06:18:27.963945 INFO  BF_MC Write LAG node at addr 0x4087 with id 255 and next node 0x4088 0x00ff_04088c00ff04087c
2023-05-03 06:18:27.963960 INFO  BF_MC Write LAG node at addr 0x4088 with id 255 and next node 0x4089 0x0000_00000000ff04089c
2023-05-03 06:18:27.963970 INFO  BF_MC Write LAG node at addr 0x4089 with id 255 and next node 0x408a 0x00ff_0408ac00ff04089c
2023-05-03 06:18:27.963980 INFO  BF_MC Write LAG node at addr 0x408a with id 255 and next node 0x408b 0x0000_00000000ff0408bc
2023-05-03 06:18:27.963990 INFO  BF_MC Write LAG node at addr 0x408b with id 255 and next node 0x408c 0x00ff_0408cc00ff0408bc
2023-05-03 06:18:27.964000 INFO  BF_MC Write LAG node at addr 0x408c with id 255 and next node 0x408d 0x0000_00000000ff0408dc
2023-05-03 06:18:27.964011 INFO  BF_MC Write LAG node at addr 0x408d with id 255 and next node 0x408e 0x00ff_0408ec00ff0408dc
2023-05-03 06:18:27.964021 INFO  BF_MC Write LAG node at addr 0x408e with id 255 and next node 0x408f 0x0000_00000000ff0408fc
2023-05-03 06:18:27.964031 INFO  BF_MC Write LAG node at addr 0x408f with id 255 and next node 0x4090 0x00ff_04090c00ff0408fc
2023-05-03 06:18:27.964044 INFO  BF_MC Write LAG node at addr 0x4090 with id 255 and next node 0x4091 0x0000_00000000ff04091c
2023-05-03 06:18:27.964054 INFO  BF_MC Write LAG node at addr 0x4091 with id 255 and next node 0x4092 0x00ff_04092c00ff04091c
2023-05-03 06:18:27.964064 INFO  BF_MC Write LAG node at addr 0x4092 with id 255 and next node 0x4093 0x0000_00000000ff04093c
2023-05-03 06:18:27.964074 INFO  BF_MC Write LAG node at addr 0x4093 with id 255 and next node 0x4094 0x00ff_04094c00ff04093c
2023-05-03 06:18:27.964084 INFO  BF_MC Write LAG node at addr 0x4094 with id 255 and next node 0x4095 0x0000_00000000ff04095c
2023-05-03 06:18:27.964094 INFO  BF_MC Write LAG node at addr 0x4095 with id 255 and next node 0x4096 0x00ff_04096c00ff04095c
2023-05-03 06:18:27.964104 INFO  BF_MC Write LAG node at addr 0x4096 with id 255 and next node 0x4097 0x0000_00000000ff04097c
2023-05-03 06:18:27.964114 INFO  BF_MC Write LAG node at addr 0x4097 with id 255 and next node 0x4098 0x00ff_04098c00ff04097c
2023-05-03 06:18:27.964124 INFO  BF_MC Write LAG node at addr 0x4098 with id 255 and next node 0x4099 0x0000_00000000ff04099c
2023-05-03 06:18:27.964134 INFO  BF_MC Write LAG node at addr 0x4099 with id 255 and next node 0x409a 0x00ff_0409ac00ff04099c
2023-05-03 06:18:27.964144 INFO  BF_MC Write LAG node at addr 0x409a with id 255 and next node 0x409b 0x0000_00000000ff0409bc
2023-05-03 06:18:27.964169 INFO  BF_MC Write LAG node at addr 0x409b with id 255 and next node 0x409c 0x00ff_0409cc00ff0409bc
2023-05-03 06:18:27.964182 INFO  BF_MC Write LAG node at addr 0x409c with id 255 and next node 0x409d 0x0000_00000000ff0409dc
2023-05-03 06:18:27.964192 INFO  BF_MC Write LAG node at addr 0x409d with id 255 and next node 0x409e 0x00ff_0409ec00ff0409dc
2023-05-03 06:18:27.964202 INFO  BF_MC Write LAG node at addr 0x409e with id 255 and next node 0x409f 0x0000_00000000ff0409fc
2023-05-03 06:18:27.964212 INFO  BF_MC Write LAG node at addr 0x409f with id 255 and next node 0x40a0 0x00ff_040a0c00ff0409fc
2023-05-03 06:18:27.964222 INFO  BF_MC Write LAG node at addr 0x40a0 with id 255 and next node 0x40a1 0x0000_00000000ff040a1c
2023-05-03 06:18:27.964232 INFO  BF_MC Write LAG node at addr 0x40a1 with id 255 and next node 0x40a2 0x00ff_040a2c00ff040a1c
2023-05-03 06:18:27.964242 INFO  BF_MC Write LAG node at addr 0x40a2 with id 255 and next node 0x40a3 0x0000_00000000ff040a3c
2023-05-03 06:18:27.964252 INFO  BF_MC Write LAG node at addr 0x40a3 with id 255 and next node 0x40a4 0x00ff_040a4c00ff040a3c
2023-05-03 06:18:27.964262 INFO  BF_MC Write LAG node at addr 0x40a4 with id 255 and next node 0x40a5 0x0000_00000000ff040a5c
2023-05-03 06:18:27.964272 INFO  BF_MC Write LAG node at addr 0x40a5 with id 255 and next node 0x40a6 0x00ff_040a6c00ff040a5c
2023-05-03 06:18:27.964282 INFO  BF_MC Write LAG node at addr 0x40a6 with id 255 and next node 0x40a7 0x0000_00000000ff040a7c
2023-05-03 06:18:27.964292 INFO  BF_MC Write LAG node at addr 0x40a7 with id 255 and next node 0x40a8 0x00ff_040a8c00ff040a7c
2023-05-03 06:18:27.964308 INFO  BF_MC Write LAG node at addr 0x40a8 with id 255 and next node 0x40a9 0x0000_00000000ff040a9c
2023-05-03 06:18:27.964319 INFO  BF_MC Write LAG node at addr 0x40a9 with id 255 and next node 0x40aa 0x00ff_040aac00ff040a9c
2023-05-03 06:18:27.964329 INFO  BF_MC Write LAG node at addr 0x40aa with id 255 and next node 0x40ab 0x0000_00000000ff040abc
2023-05-03 06:18:27.964339 INFO  BF_MC Write LAG node at addr 0x40ab with id 255 and next node 0x40ac 0x00ff_040acc00ff040abc
2023-05-03 06:18:27.964349 INFO  BF_MC Write LAG node at addr 0x40ac with id 255 and next node 0x40ad 0x0000_00000000ff040adc
2023-05-03 06:18:27.964359 INFO  BF_MC Write LAG node at addr 0x40ad with id 255 and next node 0x40ae 0x00ff_040aec00ff040adc
2023-05-03 06:18:27.964369 INFO  BF_MC Write LAG node at addr 0x40ae with id 255 and next node 0x40af 0x0000_00000000ff040afc
2023-05-03 06:18:27.964379 INFO  BF_MC Write LAG node at addr 0x40af with id 255 and next node 0x40b0 0x00ff_040b0c00ff040afc
2023-05-03 06:18:27.964392 INFO  BF_MC Write LAG node at addr 0x40b0 with id 255 and next node 0x40b1 0x0000_00000000ff040b1c
2023-05-03 06:18:27.964402 INFO  BF_MC Write LAG node at addr 0x40b1 with id 255 and next node 0x40b2 0x00ff_040b2c00ff040b1c
2023-05-03 06:18:27.964412 INFO  BF_MC Write LAG node at addr 0x40b2 with id 255 and next node 0x40b3 0x0000_00000000ff040b3c
2023-05-03 06:18:27.964422 INFO  BF_MC Write LAG node at addr 0x40b3 with id 255 and next node 0x40b4 0x00ff_040b4c00ff040b3c
2023-05-03 06:18:27.964432 INFO  BF_MC Write LAG node at addr 0x40b4 with id 255 and next node 0x40b5 0x0000_00000000ff040b5c
2023-05-03 06:18:27.964442 INFO  BF_MC Write LAG node at addr 0x40b5 with id 255 and next node 0x40b6 0x00ff_040b6c00ff040b5c
2023-05-03 06:18:27.964452 INFO  BF_MC Write LAG node at addr 0x40b6 with id 255 and next node 0x40b7 0x0000_00000000ff040b7c
2023-05-03 06:18:27.964462 INFO  BF_MC Write LAG node at addr 0x40b7 with id 255 and next node 0x40b8 0x00ff_040b8c00ff040b7c
2023-05-03 06:18:27.964472 INFO  BF_MC Write LAG node at addr 0x40b8 with id 255 and next node 0x40b9 0x0000_00000000ff040b9c
2023-05-03 06:18:27.964482 INFO  BF_MC Write LAG node at addr 0x40b9 with id 255 and next node 0x40ba 0x00ff_040bac00ff040b9c
2023-05-03 06:18:27.964492 INFO  BF_MC Write LAG node at addr 0x40ba with id 255 and next node 0x40bb 0x0000_00000000ff040bbc
2023-05-03 06:18:27.964502 INFO  BF_MC Write LAG node at addr 0x40bb with id 255 and next node 0x40bc 0x00ff_040bcc00ff040bbc
2023-05-03 06:18:27.964512 INFO  BF_MC Write LAG node at addr 0x40bc with id 255 and next node 0x40bd 0x0000_00000000ff040bdc
2023-05-03 06:18:27.964527 INFO  BF_MC Write LAG node at addr 0x40bd with id 255 and next node 0x40be 0x00ff_040bec00ff040bdc
2023-05-03 06:18:27.964540 INFO  BF_MC Write LAG node at addr 0x40be with id 255 and next node 0x40bf 0x0000_00000000ff040bfc
2023-05-03 06:18:27.964550 INFO  BF_MC Write LAG node at addr 0x40bf with id 255 and next node 0x40c0 0x00ff_040c0c00ff040bfc
2023-05-03 06:18:27.964560 INFO  BF_MC Write LAG node at addr 0x40c0 with id 255 and next node 0x40c1 0x0000_00000000ff040c1c
2023-05-03 06:18:27.964570 INFO  BF_MC Write LAG node at addr 0x40c1 with id 255 and next node 0x40c2 0x00ff_040c2c00ff040c1c
2023-05-03 06:18:27.964581 INFO  BF_MC Write LAG node at addr 0x40c2 with id 255 and next node 0x40c3 0x0000_00000000ff040c3c
2023-05-03 06:18:27.964591 INFO  BF_MC Write LAG node at addr 0x40c3 with id 255 and next node 0x40c4 0x00ff_040c4c00ff040c3c
2023-05-03 06:18:27.964601 INFO  BF_MC Write LAG node at addr 0x40c4 with id 255 and next node 0x40c5 0x0000_00000000ff040c5c
2023-05-03 06:18:27.964611 INFO  BF_MC Write LAG node at addr 0x40c5 with id 255 and next node 0x40c6 0x00ff_040c6c00ff040c5c
2023-05-03 06:18:27.964621 INFO  BF_MC Write LAG node at addr 0x40c6 with id 255 and next node 0x40c7 0x0000_00000000ff040c7c
2023-05-03 06:18:27.964631 INFO  BF_MC Write LAG node at addr 0x40c7 with id 255 and next node 0x40c8 0x00ff_040c8c00ff040c7c
2023-05-03 06:18:27.964641 INFO  BF_MC Write LAG node at addr 0x40c8 with id 255 and next node 0x40c9 0x0000_00000000ff040c9c
2023-05-03 06:18:27.964656 INFO  BF_MC Write LAG node at addr 0x40c9 with id 255 and next node 0x40ca 0x00ff_040cac00ff040c9c
2023-05-03 06:18:27.964666 INFO  BF_MC Write LAG node at addr 0x40ca with id 255 and next node 0x40cb 0x0000_00000000ff040cbc
2023-05-03 06:18:27.964676 INFO  BF_MC Write LAG node at addr 0x40cb with id 255 and next node 0x40cc 0x00ff_040ccc00ff040cbc
2023-05-03 06:18:27.964686 INFO  BF_MC Write LAG node at addr 0x40cc with id 255 and next node 0x40cd 0x0000_00000000ff040cdc
2023-05-03 06:18:27.964696 INFO  BF_MC Write LAG node at addr 0x40cd with id 255 and next node 0x40ce 0x00ff_040cec00ff040cdc
2023-05-03 06:18:27.964706 INFO  BF_MC Write LAG node at addr 0x40ce with id 255 and next node 0x40cf 0x0000_00000000ff040cfc
2023-05-03 06:18:27.964716 INFO  BF_MC Write LAG node at addr 0x40cf with id 255 and next node 0x40d0 0x00ff_040d0c00ff040cfc
2023-05-03 06:18:27.964729 INFO  BF_MC Write LAG node at addr 0x40d0 with id 255 and next node 0x40d1 0x0000_00000000ff040d1c
2023-05-03 06:18:27.964740 INFO  BF_MC Write LAG node at addr 0x40d1 with id 255 and next node 0x40d2 0x00ff_040d2c00ff040d1c
2023-05-03 06:18:27.964750 INFO  BF_MC Write LAG node at addr 0x40d2 with id 255 and next node 0x40d3 0x0000_00000000ff040d3c
2023-05-03 06:18:27.964760 INFO  BF_MC Write LAG node at addr 0x40d3 with id 255 and next node 0x40d4 0x00ff_040d4c00ff040d3c
2023-05-03 06:18:27.964770 INFO  BF_MC Write LAG node at addr 0x40d4 with id 255 and next node 0x40d5 0x0000_00000000ff040d5c
2023-05-03 06:18:27.964780 INFO  BF_MC Write LAG node at addr 0x40d5 with id 255 and next node 0x40d6 0x00ff_040d6c00ff040d5c
2023-05-03 06:18:27.964790 INFO  BF_MC Write LAG node at addr 0x40d6 with id 255 and next node 0x40d7 0x0000_00000000ff040d7c
2023-05-03 06:18:27.964800 INFO  BF_MC Write LAG node at addr 0x40d7 with id 255 and next node 0x40d8 0x00ff_040d8c00ff040d7c
2023-05-03 06:18:27.964810 INFO  BF_MC Write LAG node at addr 0x40d8 with id 255 and next node 0x40d9 0x0000_00000000ff040d9c
2023-05-03 06:18:27.964820 INFO  BF_MC Write LAG node at addr 0x40d9 with id 255 and next node 0x40da 0x00ff_040dac00ff040d9c
2023-05-03 06:18:27.964830 INFO  BF_MC Write LAG node at addr 0x40da with id 255 and next node 0x40db 0x0000_00000000ff040dbc
2023-05-03 06:18:27.964840 INFO  BF_MC Write LAG node at addr 0x40db with id 255 and next node 0x40dc 0x00ff_040dcc00ff040dbc
2023-05-03 06:18:27.964850 INFO  BF_MC Write LAG node at addr 0x40dc with id 255 and next node 0x40dd 0x0000_00000000ff040ddc
2023-05-03 06:18:27.964860 INFO  BF_MC Write LAG node at addr 0x40dd with id 255 and next node 0x40de 0x00ff_040dec00ff040ddc
2023-05-03 06:18:27.964870 INFO  BF_MC Write LAG node at addr 0x40de with id 255 and next node 0x40df 0x0000_00000000ff040dfc
2023-05-03 06:18:27.964884 INFO  BF_MC Write LAG node at addr 0x40df with id 255 and next node 0x40e0 0x00ff_040e0c00ff040dfc
2023-05-03 06:18:27.964898 INFO  BF_MC Write LAG node at addr 0x40e0 with id 255 and next node 0x40e1 0x0000_00000000ff040e1c
2023-05-03 06:18:27.964908 INFO  BF_MC Write LAG node at addr 0x40e1 with id 255 and next node 0x40e2 0x00ff_040e2c00ff040e1c
2023-05-03 06:18:27.964918 INFO  BF_MC Write LAG node at addr 0x40e2 with id 255 and next node 0x40e3 0x0000_00000000ff040e3c
2023-05-03 06:18:27.964928 INFO  BF_MC Write LAG node at addr 0x40e3 with id 255 and next node 0x40e4 0x00ff_040e4c00ff040e3c
2023-05-03 06:18:27.964939 INFO  BF_MC Write LAG node at addr 0x40e4 with id 255 and next node 0x40e5 0x0000_00000000ff040e5c
2023-05-03 06:18:27.964949 INFO  BF_MC Write LAG node at addr 0x40e5 with id 255 and next node 0x40e6 0x00ff_040e6c00ff040e5c
2023-05-03 06:18:27.964959 INFO  BF_MC Write LAG node at addr 0x40e6 with id 255 and next node 0x40e7 0x0000_00000000ff040e7c
2023-05-03 06:18:27.964969 INFO  BF_MC Write LAG node at addr 0x40e7 with id 255 and next node 0x40e8 0x00ff_040e8c00ff040e7c
2023-05-03 06:18:27.964979 INFO  BF_MC Write LAG node at addr 0x40e8 with id 255 and next node 0x40e9 0x0000_00000000ff040e9c
2023-05-03 06:18:27.964994 INFO  BF_MC Write LAG node at addr 0x40e9 with id 255 and next node 0x40ea 0x00ff_040eac00ff040e9c
2023-05-03 06:18:27.965004 INFO  BF_MC Write LAG node at addr 0x40ea with id 255 and next node 0x40eb 0x0000_00000000ff040ebc
2023-05-03 06:18:27.965014 INFO  BF_MC Write LAG node at addr 0x40eb with id 255 and next node 0x40ec 0x00ff_040ecc00ff040ebc
2023-05-03 06:18:27.965024 INFO  BF_MC Write LAG node at addr 0x40ec with id 255 and next node 0x40ed 0x0000_00000000ff040edc
2023-05-03 06:18:27.965034 INFO  BF_MC Write LAG node at addr 0x40ed with id 255 and next node 0x40ee 0x00ff_040eec00ff040edc
2023-05-03 06:18:27.965044 INFO  BF_MC Write LAG node at addr 0x40ee with id 255 and next node 0x40ef 0x0000_00000000ff040efc
2023-05-03 06:18:27.965054 INFO  BF_MC Write LAG node at addr 0x40ef with id 255 and next node 0x40f0 0x00ff_040f0c00ff040efc
2023-05-03 06:18:27.965067 INFO  BF_MC Write LAG node at addr 0x40f0 with id 255 and next node 0x40f1 0x0000_00000000ff040f1c
2023-05-03 06:18:27.965078 INFO  BF_MC Write LAG node at addr 0x40f1 with id 255 and next node 0x40f2 0x00ff_040f2c00ff040f1c
2023-05-03 06:18:27.965088 INFO  BF_MC Write LAG node at addr 0x40f2 with id 255 and next node 0x40f3 0x0000_00000000ff040f3c
2023-05-03 06:18:27.965098 INFO  BF_MC Write LAG node at addr 0x40f3 with id 255 and next node 0x40f4 0x00ff_040f4c00ff040f3c
2023-05-03 06:18:27.965108 INFO  BF_MC Write LAG node at addr 0x40f4 with id 255 and next node 0x40f5 0x0000_00000000ff040f5c
2023-05-03 06:18:27.965118 INFO  BF_MC Write LAG node at addr 0x40f5 with id 255 and next node 0x40f6 0x00ff_040f6c00ff040f5c
2023-05-03 06:18:27.965128 INFO  BF_MC Write LAG node at addr 0x40f6 with id 255 and next node 0x40f7 0x0000_00000000ff040f7c
2023-05-03 06:18:27.965138 INFO  BF_MC Write LAG node at addr 0x40f7 with id 255 and next node 0x40f8 0x00ff_040f8c00ff040f7c
2023-05-03 06:18:27.965148 INFO  BF_MC Write LAG node at addr 0x40f8 with id 255 and next node 0x40f9 0x0000_00000000ff040f9c
2023-05-03 06:18:27.965158 INFO  BF_MC Write LAG node at addr 0x40f9 with id 255 and next node 0x40fa 0x00ff_040fac00ff040f9c
2023-05-03 06:18:27.965168 INFO  BF_MC Write LAG node at addr 0x40fa with id 255 and next node 0x40fb 0x0000_00000000ff040fbc
2023-05-03 06:18:27.965179 INFO  BF_MC Write LAG node at addr 0x40fb with id 255 and next node 0x40fc 0x00ff_040fcc00ff040fbc
2023-05-03 06:18:27.965189 INFO  BF_MC Write LAG node at addr 0x40fc with id 255 and next node 0x40fd 0x0000_00000000ff040fdc
2023-05-03 06:18:27.965199 INFO  BF_MC Write LAG node at addr 0x40fd with id 255 and next node 0x40fe 0x00ff_040fec00ff040fdc
2023-05-03 06:18:27.965209 INFO  BF_MC Write LAG node at addr 0x40fe with id 255 and next node 0x40ff 0x0000_00000000ff040ffc
2023-05-03 06:18:27.965219 INFO  BF_MC Write LAG node at addr 0x40ff with id 255 and next node 0x4100 0x00ff_04100c00ff040ffc
2023-05-03 06:18:27.965229 INFO  BF_MC Write LAG node at addr 0x4100 with id 255 and next node 0x4101 0x0000_00000000ff04101c
2023-05-03 06:18:27.965242 INFO  BF_MC Write LAG node at addr 0x4101 with id 255 and next node 0x4102 0x00ff_04102c00ff04101c
2023-05-03 06:18:27.965257 INFO  BF_MC Write LAG node at addr 0x4102 with id 255 and next node 0x4103 0x0000_00000000ff04103c
2023-05-03 06:18:27.965267 INFO  BF_MC Write LAG node at addr 0x4103 with id 255 and next node 0 0x00ff_00000c00ff04103c
2023-05-03 06:18:27.965279 INFO  BF_MC Allocated RDM addresses 0x51e0 - 0x51ff
2023-05-03 06:18:27.965290 INFO  BF_MC Write L1End node at addr 0x51e0, rid 0, l2 0x4101
2023-05-03 06:18:27.965299 INFO  BF_MC Write L1End node at addr 0x51e1, rid 0, l2 0x4100
2023-05-03 06:18:27.965309 INFO  BF_MC Write L1End node at addr 0x51e2, rid 0, l2 0x40ff
2023-05-03 06:18:27.965319 INFO  BF_MC Write L1End node at addr 0x51e3, rid 0, l2 0x40fe
2023-05-03 06:18:27.965329 INFO  BF_MC Write L1End node at addr 0x51e4, rid 0, l2 0x40fd
2023-05-03 06:18:27.965338 INFO  BF_MC Write L1End node at addr 0x51e5, rid 0, l2 0x40fc
2023-05-03 06:18:27.965348 INFO  BF_MC Write L1End node at addr 0x51e6, rid 0, l2 0x40fb
2023-05-03 06:18:27.965363 INFO  BF_MC Write L1End node at addr 0x51e7, rid 0, l2 0x40fa
2023-05-03 06:18:27.965372 INFO  BF_MC Write L1End node at addr 0x51e8, rid 0, l2 0x40f8
2023-05-03 06:18:27.965382 INFO  BF_MC Write L1End node at addr 0x51e9, rid 0, l2 0x40f6
2023-05-03 06:18:27.965392 INFO  BF_MC Write L1End node at addr 0x51ea, rid 0, l2 0x40f4
2023-05-03 06:18:27.965405 INFO  BF_MC Write L1End node at addr 0x51eb, rid 0, l2 0x40f2
2023-05-03 06:18:27.965415 INFO  BF_MC Write L1End node at addr 0x51ec, rid 0, l2 0x40f0
2023-05-03 06:18:27.965424 INFO  BF_MC Write L1End node at addr 0x51ed, rid 0, l2 0x40ee
2023-05-03 06:18:27.965434 INFO  BF_MC Write L1End node at addr 0x51ee, rid 0, l2 0x40ec
2023-05-03 06:18:27.965444 INFO  BF_MC Write L1End node at addr 0x51ef, rid 0, l2 0x40ea
2023-05-03 06:18:27.965453 INFO  BF_MC Write L1End node at addr 0x51f0, rid 0, l2 0x40e8
2023-05-03 06:18:27.965463 INFO  BF_MC Write L1End node at addr 0x51f1, rid 0, l2 0x40e6
2023-05-03 06:18:27.965473 INFO  BF_MC Write L1End node at addr 0x51f2, rid 0, l2 0x40e4
2023-05-03 06:18:27.965482 INFO  BF_MC Write L1End node at addr 0x51f3, rid 0, l2 0x40e0
2023-05-03 06:18:27.965492 INFO  BF_MC Write L1End node at addr 0x51f4, rid 0, l2 0x40dc
2023-05-03 06:18:27.965502 INFO  BF_MC Write L1End node at addr 0x51f5, rid 0, l2 0x40d8
2023-05-03 06:18:27.965511 INFO  BF_MC Write L1End node at addr 0x51f6, rid 0, l2 0x40d4
2023-05-03 06:18:27.965521 INFO  BF_MC Write L1End node at addr 0x51f7, rid 0, l2 0x40cc
2023-05-03 06:18:27.965531 INFO  BF_MC Write L1End node at addr 0x51f8, rid 0, l2 0x40c4
2023-05-03 06:18:27.965541 INFO  BF_MC Write L1End node at addr 0x51f9, rid 0, l2 0x40bc
2023-05-03 06:18:27.965550 INFO  BF_MC Write L1End node at addr 0x51fa, rid 0, l2 0x40a0
2023-05-03 06:18:27.965560 INFO  BF_MC Write L1End node at addr 0x51fb, rid 0, l2 0x4087
2023-05-03 06:18:27.965570 INFO  BF_MC Write L1End node at addr 0x51fc, rid 0, l2 0x406e
2023-05-03 06:18:27.965579 INFO  BF_MC Write L1End node at addr 0x51fd, rid 0, l2 0x4055
2023-05-03 06:18:27.965589 INFO  BF_MC Write L1End node at addr 0x51fe, rid 0, l2 0x403c
2023-05-03 06:18:27.965601 INFO  BF_MC Write L1End node at addr 0x51ff, rid 0, l2 0x4000
2023-05-03 06:18:27.965617 INFO  BF_MC Allocated RDM addresses 0x6000 - 0x6103
2023-05-03 06:18:27.965628 INFO  BF_MC Write LAG node at addr 0x6000 with id 255 and next node 0x6001 0x0000_00000000ff06001c
2023-05-03 06:18:27.965638 INFO  BF_MC Write LAG node at addr 0x6001 with id 255 and next node 0x6002 0x00ff_06002c00ff06001c
2023-05-03 06:18:27.965648 INFO  BF_MC Write LAG node at addr 0x6002 with id 255 and next node 0x6003 0x0000_00000000ff06003c
2023-05-03 06:18:27.965658 INFO  BF_MC Write LAG node at addr 0x6003 with id 255 and next node 0x6004 0x00ff_06004c00ff06003c
2023-05-03 06:18:27.965669 INFO  BF_MC Write LAG node at addr 0x6004 with id 255 and next node 0x6005 0x0000_00000000ff06005c
2023-05-03 06:18:27.965679 INFO  BF_MC Write LAG node at addr 0x6005 with id 255 and next node 0x6006 0x00ff_06006c00ff06005c
2023-05-03 06:18:27.965689 INFO  BF_MC Write LAG node at addr 0x6006 with id 255 and next node 0x6007 0x0000_00000000ff06007c
2023-05-03 06:18:27.965699 INFO  BF_MC Write LAG node at addr 0x6007 with id 255 and next node 0x6008 0x00ff_06008c00ff06007c
2023-05-03 06:18:27.965709 INFO  BF_MC Write LAG node at addr 0x6008 with id 255 and next node 0x6009 0x0000_00000000ff06009c
2023-05-03 06:18:27.965719 INFO  BF_MC Write LAG node at addr 0x6009 with id 255 and next node 0x600a 0x00ff_0600ac00ff06009c
2023-05-03 06:18:27.965732 INFO  BF_MC Write LAG node at addr 0x600a with id 255 and next node 0x600b 0x0000_00000000ff0600bc
2023-05-03 06:18:27.965742 INFO  BF_MC Write LAG node at addr 0x600b with id 255 and next node 0x600c 0x00ff_0600cc00ff0600bc
2023-05-03 06:18:27.965753 INFO  BF_MC Write LAG node at addr 0x600c with id 255 and next node 0x600d 0x0000_00000000ff0600dc
2023-05-03 06:18:27.965763 INFO  BF_MC Write LAG node at addr 0x600d with id 255 and next node 0x600e 0x00ff_0600ec00ff0600dc
2023-05-03 06:18:27.965773 INFO  BF_MC Write LAG node at addr 0x600e with id 255 and next node 0x600f 0x0000_00000000ff0600fc
2023-05-03 06:18:27.965790 INFO  BF_MC Write LAG node at addr 0x600f with id 255 and next node 0x6010 0x00ff_06010c00ff0600fc
2023-05-03 06:18:27.965800 INFO  BF_MC Write LAG node at addr 0x6010 with id 255 and next node 0x6011 0x0000_00000000ff06011c
2023-05-03 06:18:27.965810 INFO  BF_MC Write LAG node at addr 0x6011 with id 255 and next node 0x6012 0x00ff_06012c00ff06011c
2023-05-03 06:18:27.965820 INFO  BF_MC Write LAG node at addr 0x6012 with id 255 and next node 0x6013 0x0000_00000000ff06013c
2023-05-03 06:18:27.965831 INFO  BF_MC Write LAG node at addr 0x6013 with id 255 and next node 0x6014 0x00ff_06014c00ff06013c
2023-05-03 06:18:27.965841 INFO  BF_MC Write LAG node at addr 0x6014 with id 255 and next node 0x6015 0x0000_00000000ff06015c
2023-05-03 06:18:27.965851 INFO  BF_MC Write LAG node at addr 0x6015 with id 255 and next node 0x6016 0x00ff_06016c00ff06015c
2023-05-03 06:18:27.965860 INFO  BF_MC Write LAG node at addr 0x6016 with id 255 and next node 0x6017 0x0000_00000000ff06017c
2023-05-03 06:18:27.965871 INFO  BF_MC Write LAG node at addr 0x6017 with id 255 and next node 0x6018 0x00ff_06018c00ff06017c
2023-05-03 06:18:27.965881 INFO  BF_MC Write LAG node at addr 0x6018 with id 255 and next node 0x6019 0x0000_00000000ff06019c
2023-05-03 06:18:27.965891 INFO  BF_MC Write LAG node at addr 0x6019 with id 255 and next node 0x601a 0x00ff_0601ac00ff06019c
2023-05-03 06:18:27.965901 INFO  BF_MC Write LAG node at addr 0x601a with id 255 and next node 0x601b 0x0000_00000000ff0601bc
2023-05-03 06:18:27.965911 INFO  BF_MC Write LAG node at addr 0x601b with id 255 and next node 0x601c 0x00ff_0601cc00ff0601bc
2023-05-03 06:18:27.965921 INFO  BF_MC Write LAG node at addr 0x601c with id 255 and next node 0x601d 0x0000_00000000ff0601dc
2023-05-03 06:18:27.965931 INFO  BF_MC Write LAG node at addr 0x601d with id 255 and next node 0x601e 0x00ff_0601ec00ff0601dc
2023-05-03 06:18:27.965941 INFO  BF_MC Write LAG node at addr 0x601e with id 255 and next node 0x601f 0x0000_00000000ff0601fc
2023-05-03 06:18:27.965951 INFO  BF_MC Write LAG node at addr 0x601f with id 255 and next node 0x6020 0x00ff_06020c00ff0601fc
2023-05-03 06:18:27.965964 INFO  BF_MC Write LAG node at addr 0x6020 with id 255 and next node 0x6021 0x0000_00000000ff06021c
2023-05-03 06:18:27.965978 INFO  BF_MC Write LAG node at addr 0x6021 with id 255 and next node 0x6022 0x00ff_06022c00ff06021c
2023-05-03 06:18:27.965989 INFO  BF_MC Write LAG node at addr 0x6022 with id 255 and next node 0x6023 0x0000_00000000ff06023c
2023-05-03 06:18:27.965999 INFO  BF_MC Write LAG node at addr 0x6023 with id 255 and next node 0x6024 0x00ff_06024c00ff06023c
2023-05-03 06:18:27.966009 INFO  BF_MC Write LAG node at addr 0x6024 with id 255 and next node 0x6025 0x0000_00000000ff06025c
2023-05-03 06:18:27.966019 INFO  BF_MC Write LAG node at addr 0x6025 with id 255 and next node 0x6026 0x00ff_06026c00ff06025c
2023-05-03 06:18:27.966029 INFO  BF_MC Write LAG node at addr 0x6026 with id 255 and next node 0x6027 0x0000_00000000ff06027c
2023-05-03 06:18:27.966039 INFO  BF_MC Write LAG node at addr 0x6027 with id 255 and next node 0x6028 0x00ff_06028c00ff06027c
2023-05-03 06:18:27.966049 INFO  BF_MC Write LAG node at addr 0x6028 with id 255 and next node 0x6029 0x0000_00000000ff06029c
2023-05-03 06:18:27.966059 INFO  BF_MC Write LAG node at addr 0x6029 with id 255 and next node 0x602a 0x00ff_0602ac00ff06029c
2023-05-03 06:18:27.966072 INFO  BF_MC Write LAG node at addr 0x602a with id 255 and next node 0x602b 0x0000_00000000ff0602bc
2023-05-03 06:18:27.966082 INFO  BF_MC Write LAG node at addr 0x602b with id 255 and next node 0x602c 0x00ff_0602cc00ff0602bc
2023-05-03 06:18:27.966093 INFO  BF_MC Write LAG node at addr 0x602c with id 255 and next node 0x602d 0x0000_00000000ff0602dc
2023-05-03 06:18:27.966103 INFO  BF_MC Write LAG node at addr 0x602d with id 255 and next node 0x602e 0x00ff_0602ec00ff0602dc
2023-05-03 06:18:27.966113 INFO  BF_MC Write LAG node at addr 0x602e with id 255 and next node 0x602f 0x0000_00000000ff0602fc
2023-05-03 06:18:27.966128 INFO  BF_MC Write LAG node at addr 0x602f with id 255 and next node 0x6030 0x00ff_06030c00ff0602fc
2023-05-03 06:18:27.966138 INFO  BF_MC Write LAG node at addr 0x6030 with id 255 and next node 0x6031 0x0000_00000000ff06031c
2023-05-03 06:18:27.966148 INFO  BF_MC Write LAG node at addr 0x6031 with id 255 and next node 0x6032 0x00ff_06032c00ff06031c
2023-05-03 06:18:27.966158 INFO  BF_MC Write LAG node at addr 0x6032 with id 255 and next node 0x6033 0x0000_00000000ff06033c
2023-05-03 06:18:27.966168 INFO  BF_MC Write LAG node at addr 0x6033 with id 255 and next node 0x6034 0x00ff_06034c00ff06033c
2023-05-03 06:18:27.966178 INFO  BF_MC Write LAG node at addr 0x6034 with id 255 and next node 0x6035 0x0000_00000000ff06035c
2023-05-03 06:18:27.966188 INFO  BF_MC Write LAG node at addr 0x6035 with id 255 and next node 0x6036 0x00ff_06036c00ff06035c
2023-05-03 06:18:27.966198 INFO  BF_MC Write LAG node at addr 0x6036 with id 255 and next node 0x6037 0x0000_00000000ff06037c
2023-05-03 06:18:27.966209 INFO  BF_MC Write LAG node at addr 0x6037 with id 255 and next node 0x6038 0x00ff_06038c00ff06037c
2023-05-03 06:18:27.966219 INFO  BF_MC Write LAG node at addr 0x6038 with id 255 and next node 0x6039 0x0000_00000000ff06039c
2023-05-03 06:18:27.966229 INFO  BF_MC Write LAG node at addr 0x6039 with id 255 and next node 0x603a 0x00ff_0603ac00ff06039c
2023-05-03 06:18:27.966239 INFO  BF_MC Write LAG node at addr 0x603a with id 255 and next node 0x603b 0x0000_00000000ff0603bc
2023-05-03 06:18:27.966249 INFO  BF_MC Write LAG node at addr 0x603b with id 255 and next node 0x603c 0x00ff_0603cc00ff0603bc
2023-05-03 06:18:27.966259 INFO  BF_MC Write LAG node at addr 0x603c with id 255 and next node 0x603d 0x0000_00000000ff0603dc
2023-05-03 06:18:27.966269 INFO  BF_MC Write LAG node at addr 0x603d with id 255 and next node 0x603e 0x00ff_0603ec00ff0603dc
2023-05-03 06:18:27.966279 INFO  BF_MC Write LAG node at addr 0x603e with id 255 and next node 0x603f 0x0000_00000000ff0603fc
2023-05-03 06:18:27.966289 INFO  BF_MC Write LAG node at addr 0x603f with id 255 and next node 0x6040 0x00ff_06040c00ff0603fc
2023-05-03 06:18:27.966299 INFO  BF_MC Write LAG node at addr 0x6040 with id 255 and next node 0x6041 0x0000_00000000ff06041c
2023-05-03 06:18:27.966310 INFO  BF_MC Write LAG node at addr 0x6041 with id 255 and next node 0x6042 0x00ff_06042c00ff06041c
2023-05-03 06:18:27.966323 INFO  BF_MC Write LAG node at addr 0x6042 with id 255 and next node 0x6043 0x0000_00000000ff06043c
2023-05-03 06:18:27.966337 INFO  BF_MC Write LAG node at addr 0x6043 with id 255 and next node 0x6044 0x00ff_06044c00ff06043c
2023-05-03 06:18:27.966348 INFO  BF_MC Write LAG node at addr 0x6044 with id 255 and next node 0x6045 0x0000_00000000ff06045c
2023-05-03 06:18:27.966358 INFO  BF_MC Write LAG node at addr 0x6045 with id 255 and next node 0x6046 0x00ff_06046c00ff06045c
2023-05-03 06:18:27.966368 INFO  BF_MC Write LAG node at addr 0x6046 with id 255 and next node 0x6047 0x0000_00000000ff06047c
2023-05-03 06:18:27.966378 INFO  BF_MC Write LAG node at addr 0x6047 with id 255 and next node 0x6048 0x00ff_06048c00ff06047c
2023-05-03 06:18:27.966388 INFO  BF_MC Write LAG node at addr 0x6048 with id 255 and next node 0x6049 0x0000_00000000ff06049c
2023-05-03 06:18:27.966398 INFO  BF_MC Write LAG node at addr 0x6049 with id 255 and next node 0x604a 0x00ff_0604ac00ff06049c
2023-05-03 06:18:27.966411 INFO  BF_MC Write LAG node at addr 0x604a with id 255 and next node 0x604b 0x0000_00000000ff0604bc
2023-05-03 06:18:27.966421 INFO  BF_MC Write LAG node at addr 0x604b with id 255 and next node 0x604c 0x00ff_0604cc00ff0604bc
2023-05-03 06:18:27.966431 INFO  BF_MC Write LAG node at addr 0x604c with id 255 and next node 0x604d 0x0000_00000000ff0604dc
2023-05-03 06:18:27.966441 INFO  BF_MC Write LAG node at addr 0x604d with id 255 and next node 0x604e 0x00ff_0604ec00ff0604dc
2023-05-03 06:18:27.966451 INFO  BF_MC Write LAG node at addr 0x604e with id 255 and next node 0x604f 0x0000_00000000ff0604fc
2023-05-03 06:18:27.966462 INFO  BF_MC Write LAG node at addr 0x604f with id 255 and next node 0x6050 0x00ff_06050c00ff0604fc
2023-05-03 06:18:27.966478 INFO  BF_MC Write LAG node at addr 0x6050 with id 255 and next node 0x6051 0x0000_00000000ff06051c
2023-05-03 06:18:27.966488 INFO  BF_MC Write LAG node at addr 0x6051 with id 255 and next node 0x6052 0x00ff_06052c00ff06051c
2023-05-03 06:18:27.966498 INFO  BF_MC Write LAG node at addr 0x6052 with id 255 and next node 0x6053 0x0000_00000000ff06053c
2023-05-03 06:18:27.966508 INFO  BF_MC Write LAG node at addr 0x6053 with id 255 and next node 0x6054 0x00ff_06054c00ff06053c
2023-05-03 06:18:27.966518 INFO  BF_MC Write LAG node at addr 0x6054 with id 255 and next node 0x6055 0x0000_00000000ff06055c
2023-05-03 06:18:27.966528 INFO  BF_MC Write LAG node at addr 0x6055 with id 255 and next node 0x6056 0x00ff_06056c00ff06055c
2023-05-03 06:18:27.966538 INFO  BF_MC Write LAG node at addr 0x6056 with id 255 and next node 0x6057 0x0000_00000000ff06057c
2023-05-03 06:18:27.966548 INFO  BF_MC Write LAG node at addr 0x6057 with id 255 and next node 0x6058 0x00ff_06058c00ff06057c
2023-05-03 06:18:27.966558 INFO  BF_MC Write LAG node at addr 0x6058 with id 255 and next node 0x6059 0x0000_00000000ff06059c
2023-05-03 06:18:27.966569 INFO  BF_MC Write LAG node at addr 0x6059 with id 255 and next node 0x605a 0x00ff_0605ac00ff06059c
2023-05-03 06:18:27.966579 INFO  BF_MC Write LAG node at addr 0x605a with id 255 and next node 0x605b 0x0000_00000000ff0605bc
2023-05-03 06:18:27.966589 INFO  BF_MC Write LAG node at addr 0x605b with id 255 and next node 0x605c 0x00ff_0605cc00ff0605bc
2023-05-03 06:18:27.966599 INFO  BF_MC Write LAG node at addr 0x605c with id 255 and next node 0x605d 0x0000_00000000ff0605dc
2023-05-03 06:18:27.966609 INFO  BF_MC Write LAG node at addr 0x605d with id 255 and next node 0x605e 0x00ff_0605ec00ff0605dc
2023-05-03 06:18:27.966619 INFO  BF_MC Write LAG node at addr 0x605e with id 255 and next node 0x605f 0x0000_00000000ff0605fc
2023-05-03 06:18:27.966629 INFO  BF_MC Write LAG node at addr 0x605f with id 255 and next node 0x6060 0x00ff_06060c00ff0605fc
2023-05-03 06:18:27.966639 INFO  BF_MC Write LAG node at addr 0x6060 with id 255 and next node 0x6061 0x0000_00000000ff06061c
2023-05-03 06:18:27.966649 INFO  BF_MC Write LAG node at addr 0x6061 with id 255 and next node 0x6062 0x00ff_06062c00ff06061c
2023-05-03 06:18:27.966659 INFO  BF_MC Write LAG node at addr 0x6062 with id 255 and next node 0x6063 0x0000_00000000ff06063c
2023-05-03 06:18:27.966669 INFO  BF_MC Write LAG node at addr 0x6063 with id 255 and next node 0x6064 0x00ff_06064c00ff06063c
2023-05-03 06:18:27.966681 INFO  BF_MC Write LAG node at addr 0x6064 with id 255 and next node 0x6065 0x0000_00000000ff06065c
2023-05-03 06:18:27.966696 INFO  BF_MC Write LAG node at addr 0x6065 with id 255 and next node 0x6066 0x00ff_06066c00ff06065c
2023-05-03 06:18:27.966707 INFO  BF_MC Write LAG node at addr 0x6066 with id 255 and next node 0x6067 0x0000_00000000ff06067c
2023-05-03 06:18:27.966717 INFO  BF_MC Write LAG node at addr 0x6067 with id 255 and next node 0x6068 0x00ff_06068c00ff06067c
2023-05-03 06:18:27.966727 INFO  BF_MC Write LAG node at addr 0x6068 with id 255 and next node 0x6069 0x0000_00000000ff06069c
2023-05-03 06:18:27.966737 INFO  BF_MC Write LAG node at addr 0x6069 with id 255 and next node 0x606a 0x00ff_0606ac00ff06069c
2023-05-03 06:18:27.966750 INFO  BF_MC Write LAG node at addr 0x606a with id 255 and next node 0x606b 0x0000_00000000ff0606bc
2023-05-03 06:18:27.966760 INFO  BF_MC Write LAG node at addr 0x606b with id 255 and next node 0x606c 0x00ff_0606cc00ff0606bc
2023-05-03 06:18:27.966770 INFO  BF_MC Write LAG node at addr 0x606c with id 255 and next node 0x606d 0x0000_00000000ff0606dc
2023-05-03 06:18:27.966780 INFO  BF_MC Write LAG node at addr 0x606d with id 255 and next node 0x606e 0x00ff_0606ec00ff0606dc
2023-05-03 06:18:27.966790 INFO  BF_MC Write LAG node at addr 0x606e with id 255 and next node 0x606f 0x0000_00000000ff0606fc
2023-05-03 06:18:27.966800 INFO  BF_MC Write LAG node at addr 0x606f with id 255 and next node 0x6070 0x00ff_06070c00ff0606fc
2023-05-03 06:18:27.966816 INFO  BF_MC Write LAG node at addr 0x6070 with id 255 and next node 0x6071 0x0000_00000000ff06071c
2023-05-03 06:18:27.966826 INFO  BF_MC Write LAG node at addr 0x6071 with id 255 and next node 0x6072 0x00ff_06072c00ff06071c
2023-05-03 06:18:27.966836 INFO  BF_MC Write LAG node at addr 0x6072 with id 255 and next node 0x6073 0x0000_00000000ff06073c
2023-05-03 06:18:27.966847 INFO  BF_MC Write LAG node at addr 0x6073 with id 255 and next node 0x6074 0x00ff_06074c00ff06073c
2023-05-03 06:18:27.966857 INFO  BF_MC Write LAG node at addr 0x6074 with id 255 and next node 0x6075 0x0000_00000000ff06075c
2023-05-03 06:18:27.971479 INFO  BF_MC Write LAG node at addr 0x6075 with id 255 and next node 0x6076 0x00ff_06076c00ff06075c
2023-05-03 06:18:27.971516 INFO  BF_MC Write LAG node at addr 0x6076 with id 255 and next node 0x6077 0x0000_00000000ff06077c
2023-05-03 06:18:27.971540 INFO  BF_MC Write LAG node at addr 0x6077 with id 255 and next node 0x6078 0x00ff_06078c00ff06077c
2023-05-03 06:18:27.971555 INFO  BF_MC Write LAG node at addr 0x6078 with id 255 and next node 0x6079 0x0000_00000000ff06079c
2023-05-03 06:18:27.971569 INFO  BF_MC Write LAG node at addr 0x6079 with id 255 and next node 0x607a 0x00ff_0607ac00ff06079c
2023-05-03 06:18:27.971584 INFO  BF_MC Write LAG node at addr 0x607a with id 255 and next node 0x607b 0x0000_00000000ff0607bc
2023-05-03 06:18:27.971598 INFO  BF_MC Write LAG node at addr 0x607b with id 255 and next node 0x607c 0x00ff_0607cc00ff0607bc
2023-05-03 06:18:27.971612 INFO  BF_MC Write LAG node at addr 0x607c with id 255 and next node 0x607d 0x0000_00000000ff0607dc
2023-05-03 06:18:27.971627 INFO  BF_MC Write LAG node at addr 0x607d with id 255 and next node 0x607e 0x00ff_0607ec00ff0607dc
2023-05-03 06:18:27.971641 INFO  BF_MC Write LAG node at addr 0x607e with id 255 and next node 0x607f 0x0000_00000000ff0607fc
2023-05-03 06:18:27.971656 INFO  BF_MC Write LAG node at addr 0x607f with id 255 and next node 0x6080 0x00ff_06080c00ff0607fc
2023-05-03 06:18:27.971670 INFO  BF_MC Write LAG node at addr 0x6080 with id 255 and next node 0x6081 0x0000_00000000ff06081c
2023-05-03 06:18:27.971684 INFO  BF_MC Write LAG node at addr 0x6081 with id 255 and next node 0x6082 0x00ff_06082c00ff06081c
2023-05-03 06:18:27.971699 INFO  BF_MC Write LAG node at addr 0x6082 with id 255 and next node 0x6083 0x0000_00000000ff06083c
2023-05-03 06:18:27.971713 INFO  BF_MC Write LAG node at addr 0x6083 with id 255 and next node 0x6084 0x00ff_06084c00ff06083c
2023-05-03 06:18:27.971727 INFO  BF_MC Write LAG node at addr 0x6084 with id 255 and next node 0x6085 0x0000_00000000ff06085c
2023-05-03 06:18:27.971742 INFO  BF_MC Write LAG node at addr 0x6085 with id 255 and next node 0x6086 0x00ff_06086c00ff06085c
2023-05-03 06:18:27.971756 INFO  BF_MC Write LAG node at addr 0x6086 with id 255 and next node 0x6087 0x0000_00000000ff06087c
2023-05-03 06:18:27.971771 INFO  BF_MC Write LAG node at addr 0x6087 with id 255 and next node 0x6088 0x00ff_06088c00ff06087c
2023-05-03 06:18:27.971785 INFO  BF_MC Write LAG node at addr 0x6088 with id 255 and next node 0x6089 0x0000_00000000ff06089c
2023-05-03 06:18:27.971808 INFO  BF_MC Write LAG node at addr 0x6089 with id 255 and next node 0x608a 0x00ff_0608ac00ff06089c
2023-05-03 06:18:27.971829 INFO  BF_MC Write LAG node at addr 0x608a with id 255 and next node 0x608b 0x0000_00000000ff0608bc
2023-05-03 06:18:27.971844 INFO  BF_MC Write LAG node at addr 0x608b with id 255 and next node 0x608c 0x00ff_0608cc00ff0608bc
2023-05-03 06:18:27.971858 INFO  BF_MC Write LAG node at addr 0x608c with id 255 and next node 0x608d 0x0000_00000000ff0608dc
2023-05-03 06:18:27.971872 INFO  BF_MC Write LAG node at addr 0x608d with id 255 and next node 0x608e 0x00ff_0608ec00ff0608dc
2023-05-03 06:18:27.971894 INFO  BF_MC Write LAG node at addr 0x608e with id 255 and next node 0x608f 0x0000_00000000ff0608fc
2023-05-03 06:18:27.971911 INFO  BF_MC Write LAG node at addr 0x608f with id 255 and next node 0x6090 0x00ff_06090c00ff0608fc
2023-05-03 06:18:27.971926 INFO  BF_MC Write LAG node at addr 0x6090 with id 255 and next node 0x6091 0x0000_00000000ff06091c
2023-05-03 06:18:27.971950 INFO  BF_MC Write LAG node at addr 0x6091 with id 255 and next node 0x6092 0x00ff_06092c00ff06091c
2023-05-03 06:18:27.971977 INFO  BF_MC Write LAG node at addr 0x6092 with id 255 and next node 0x6093 0x0000_00000000ff06093c
2023-05-03 06:18:27.971987 INFO  BF_MC Write LAG node at addr 0x6093 with id 255 and next node 0x6094 0x00ff_06094c00ff06093c
2023-05-03 06:18:27.971997 INFO  BF_MC Write LAG node at addr 0x6094 with id 255 and next node 0x6095 0x0000_00000000ff06095c
2023-05-03 06:18:27.972007 INFO  BF_MC Write LAG node at addr 0x6095 with id 255 and next node 0x6096 0x00ff_06096c00ff06095c
2023-05-03 06:18:27.972017 INFO  BF_MC Write LAG node at addr 0x6096 with id 255 and next node 0x6097 0x0000_00000000ff06097c
2023-05-03 06:18:27.972027 INFO  BF_MC Write LAG node at addr 0x6097 with id 255 and next node 0x6098 0x00ff_06098c00ff06097c
2023-05-03 06:18:27.972037 INFO  BF_MC Write LAG node at addr 0x6098 with id 255 and next node 0x6099 0x0000_00000000ff06099c
2023-05-03 06:18:27.972047 INFO  BF_MC Write LAG node at addr 0x6099 with id 255 and next node 0x609a 0x00ff_0609ac00ff06099c
2023-05-03 06:18:27.972057 INFO  BF_MC Write LAG node at addr 0x609a with id 255 and next node 0x609b 0x0000_00000000ff0609bc
2023-05-03 06:18:27.972067 INFO  BF_MC Write LAG node at addr 0x609b with id 255 and next node 0x609c 0x00ff_0609cc00ff0609bc
2023-05-03 06:18:27.972077 INFO  BF_MC Write LAG node at addr 0x609c with id 255 and next node 0x609d 0x0000_00000000ff0609dc
2023-05-03 06:18:27.972087 INFO  BF_MC Write LAG node at addr 0x609d with id 255 and next node 0x609e 0x00ff_0609ec00ff0609dc
2023-05-03 06:18:27.972097 INFO  BF_MC Write LAG node at addr 0x609e with id 255 and next node 0x609f 0x0000_00000000ff0609fc
2023-05-03 06:18:27.972108 INFO  BF_MC Write LAG node at addr 0x609f with id 255 and next node 0x60a0 0x00ff_060a0c00ff0609fc
2023-05-03 06:18:27.972118 INFO  BF_MC Write LAG node at addr 0x60a0 with id 255 and next node 0x60a1 0x0000_00000000ff060a1c
2023-05-03 06:18:27.972128 INFO  BF_MC Write LAG node at addr 0x60a1 with id 255 and next node 0x60a2 0x00ff_060a2c00ff060a1c
2023-05-03 06:18:27.972138 INFO  BF_MC Write LAG node at addr 0x60a2 with id 255 and next node 0x60a3 0x0000_00000000ff060a3c
2023-05-03 06:18:27.972216 INFO  BF_MC Write LAG node at addr 0x60a3 with id 255 and next node 0x60a4 0x00ff_060a4c00ff060a3c
2023-05-03 06:18:27.972232 INFO  BF_MC Write LAG node at addr 0x60a4 with id 255 and next node 0x60a5 0x0000_00000000ff060a5c
2023-05-03 06:18:27.972245 INFO  BF_MC Write LAG node at addr 0x60a5 with id 255 and next node 0x60a6 0x00ff_060a6c00ff060a5c
2023-05-03 06:18:27.972261 INFO  BF_MC Write LAG node at addr 0x60a6 with id 255 and next node 0x60a7 0x0000_00000000ff060a7c
2023-05-03 06:18:27.972271 INFO  BF_MC Write LAG node at addr 0x60a7 with id 255 and next node 0x60a8 0x00ff_060a8c00ff060a7c
2023-05-03 06:18:27.972281 INFO  BF_MC Write LAG node at addr 0x60a8 with id 255 and next node 0x60a9 0x0000_00000000ff060a9c
2023-05-03 06:18:27.972292 INFO  BF_MC Write LAG node at addr 0x60a9 with id 255 and next node 0x60aa 0x00ff_060aac00ff060a9c
2023-05-03 06:18:27.972302 INFO  BF_MC Write LAG node at addr 0x60aa with id 255 and next node 0x60ab 0x0000_00000000ff060abc
2023-05-03 06:18:27.972312 INFO  BF_MC Write LAG node at addr 0x60ab with id 255 and next node 0x60ac 0x00ff_060acc00ff060abc
2023-05-03 06:18:27.972322 INFO  BF_MC Write LAG node at addr 0x60ac with id 255 and next node 0x60ad 0x0000_00000000ff060adc
2023-05-03 06:18:27.972332 INFO  BF_MC Write LAG node at addr 0x60ad with id 255 and next node 0x60ae 0x00ff_060aec00ff060adc
2023-05-03 06:18:27.972342 INFO  BF_MC Write LAG node at addr 0x60ae with id 255 and next node 0x60af 0x0000_00000000ff060afc
2023-05-03 06:18:27.972352 INFO  BF_MC Write LAG node at addr 0x60af with id 255 and next node 0x60b0 0x00ff_060b0c00ff060afc
2023-05-03 06:18:27.972362 INFO  BF_MC Write LAG node at addr 0x60b0 with id 255 and next node 0x60b1 0x0000_00000000ff060b1c
2023-05-03 06:18:27.972379 INFO  BF_MC Write LAG node at addr 0x60b1 with id 255 and next node 0x60b2 0x00ff_060b2c00ff060b1c
2023-05-03 06:18:27.972390 INFO  BF_MC Write LAG node at addr 0x60b2 with id 255 and next node 0x60b3 0x0000_00000000ff060b3c
2023-05-03 06:18:27.972400 INFO  BF_MC Write LAG node at addr 0x60b3 with id 255 and next node 0x60b4 0x00ff_060b4c00ff060b3c
2023-05-03 06:18:27.972410 INFO  BF_MC Write LAG node at addr 0x60b4 with id 255 and next node 0x60b5 0x0000_00000000ff060b5c
2023-05-03 06:18:27.972420 INFO  BF_MC Write LAG node at addr 0x60b5 with id 255 and next node 0x60b6 0x00ff_060b6c00ff060b5c
2023-05-03 06:18:27.972430 INFO  BF_MC Write LAG node at addr 0x60b6 with id 255 and next node 0x60b7 0x0000_00000000ff060b7c
2023-05-03 06:18:27.972440 INFO  BF_MC Write LAG node at addr 0x60b7 with id 255 and next node 0x60b8 0x00ff_060b8c00ff060b7c
2023-05-03 06:18:27.972450 INFO  BF_MC Write LAG node at addr 0x60b8 with id 255 and next node 0x60b9 0x0000_00000000ff060b9c
2023-05-03 06:18:27.972460 INFO  BF_MC Write LAG node at addr 0x60b9 with id 255 and next node 0x60ba 0x00ff_060bac00ff060b9c
2023-05-03 06:18:27.972471 INFO  BF_MC Write LAG node at addr 0x60ba with id 255 and next node 0x60bb 0x0000_00000000ff060bbc
2023-05-03 06:18:27.972481 INFO  BF_MC Write LAG node at addr 0x60bb with id 255 and next node 0x60bc 0x00ff_060bcc00ff060bbc
2023-05-03 06:18:27.972491 INFO  BF_MC Write LAG node at addr 0x60bc with id 255 and next node 0x60bd 0x0000_00000000ff060bdc
2023-05-03 06:18:27.972501 INFO  BF_MC Write LAG node at addr 0x60bd with id 255 and next node 0x60be 0x00ff_060bec00ff060bdc
2023-05-03 06:18:27.972511 INFO  BF_MC Write LAG node at addr 0x60be with id 255 and next node 0x60bf 0x0000_00000000ff060bfc
2023-05-03 06:18:27.972521 INFO  BF_MC Write LAG node at addr 0x60bf with id 255 and next node 0x60c0 0x00ff_060c0c00ff060bfc
2023-05-03 06:18:27.972531 INFO  BF_MC Write LAG node at addr 0x60c0 with id 255 and next node 0x60c1 0x0000_00000000ff060c1c
2023-05-03 06:18:27.972541 INFO  BF_MC Write LAG node at addr 0x60c1 with id 255 and next node 0x60c2 0x00ff_060c2c00ff060c1c
2023-05-03 06:18:27.972551 INFO  BF_MC Write LAG node at addr 0x60c2 with id 255 and next node 0x60c3 0x0000_00000000ff060c3c
2023-05-03 06:18:27.972561 INFO  BF_MC Write LAG node at addr 0x60c3 with id 255 and next node 0x60c4 0x00ff_060c4c00ff060c3c
2023-05-03 06:18:27.972571 INFO  BF_MC Write LAG node at addr 0x60c4 with id 255 and next node 0x60c5 0x0000_00000000ff060c5c
2023-05-03 06:18:27.972582 INFO  BF_MC Write LAG node at addr 0x60c5 with id 255 and next node 0x60c6 0x00ff_060c6c00ff060c5c
2023-05-03 06:18:27.972592 INFO  BF_MC Write LAG node at addr 0x60c6 with id 255 and next node 0x60c7 0x0000_00000000ff060c7c
2023-05-03 06:18:27.972604 INFO  BF_MC Write LAG node at addr 0x60c7 with id 255 and next node 0x60c8 0x00ff_060c8c00ff060c7c
2023-05-03 06:18:27.972619 INFO  BF_MC Write LAG node at addr 0x60c8 with id 255 and next node 0x60c9 0x0000_00000000ff060c9c
2023-05-03 06:18:27.972630 INFO  BF_MC Write LAG node at addr 0x60c9 with id 255 and next node 0x60ca 0x00ff_060cac00ff060c9c
2023-05-03 06:18:27.972640 INFO  BF_MC Write LAG node at addr 0x60ca with id 255 and next node 0x60cb 0x0000_00000000ff060cbc
2023-05-03 06:18:27.972650 INFO  BF_MC Write LAG node at addr 0x60cb with id 255 and next node 0x60cc 0x00ff_060ccc00ff060cbc
2023-05-03 06:18:27.972660 INFO  BF_MC Write LAG node at addr 0x60cc with id 255 and next node 0x60cd 0x0000_00000000ff060cdc
2023-05-03 06:18:27.972670 INFO  BF_MC Write LAG node at addr 0x60cd with id 255 and next node 0x60ce 0x00ff_060cec00ff060cdc
2023-05-03 06:18:27.972680 INFO  BF_MC Write LAG node at addr 0x60ce with id 255 and next node 0x60cf 0x0000_00000000ff060cfc
2023-05-03 06:18:27.972690 INFO  BF_MC Write LAG node at addr 0x60cf with id 255 and next node 0x60d0 0x00ff_060d0c00ff060cfc
2023-05-03 06:18:27.972700 INFO  BF_MC Write LAG node at addr 0x60d0 with id 255 and next node 0x60d1 0x0000_00000000ff060d1c
2023-05-03 06:18:27.972710 INFO  BF_MC Write LAG node at addr 0x60d1 with id 255 and next node 0x60d2 0x00ff_060d2c00ff060d1c
2023-05-03 06:18:27.972725 INFO  BF_MC Write LAG node at addr 0x60d2 with id 255 and next node 0x60d3 0x0000_00000000ff060d3c
2023-05-03 06:18:27.972736 INFO  BF_MC Write LAG node at addr 0x60d3 with id 255 and next node 0x60d4 0x00ff_060d4c00ff060d3c
2023-05-03 06:18:27.972746 INFO  BF_MC Write LAG node at addr 0x60d4 with id 255 and next node 0x60d5 0x0000_00000000ff060d5c
2023-05-03 06:18:27.972756 INFO  BF_MC Write LAG node at addr 0x60d5 with id 255 and next node 0x60d6 0x00ff_060d6c00ff060d5c
2023-05-03 06:18:27.972766 INFO  BF_MC Write LAG node at addr 0x60d6 with id 255 and next node 0x60d7 0x0000_00000000ff060d7c
2023-05-03 06:18:27.972776 INFO  BF_MC Write LAG node at addr 0x60d7 with id 255 and next node 0x60d8 0x00ff_060d8c00ff060d7c
2023-05-03 06:18:27.972786 INFO  BF_MC Write LAG node at addr 0x60d8 with id 255 and next node 0x60d9 0x0000_00000000ff060d9c
2023-05-03 06:18:27.972796 INFO  BF_MC Write LAG node at addr 0x60d9 with id 255 and next node 0x60da 0x00ff_060dac00ff060d9c
2023-05-03 06:18:27.972806 INFO  BF_MC Write LAG node at addr 0x60da with id 255 and next node 0x60db 0x0000_00000000ff060dbc
2023-05-03 06:18:27.972816 INFO  BF_MC Write LAG node at addr 0x60db with id 255 and next node 0x60dc 0x00ff_060dcc00ff060dbc
2023-05-03 06:18:27.972826 INFO  BF_MC Write LAG node at addr 0x60dc with id 255 and next node 0x60dd 0x0000_00000000ff060ddc
2023-05-03 06:18:27.972836 INFO  BF_MC Write LAG node at addr 0x60dd with id 255 and next node 0x60de 0x00ff_060dec00ff060ddc
2023-05-03 06:18:27.972846 INFO  BF_MC Write LAG node at addr 0x60de with id 255 and next node 0x60df 0x0000_00000000ff060dfc
2023-05-03 06:18:27.972856 INFO  BF_MC Write LAG node at addr 0x60df with id 255 and next node 0x60e0 0x00ff_060e0c00ff060dfc
2023-05-03 06:18:27.972866 INFO  BF_MC Write LAG node at addr 0x60e0 with id 255 and next node 0x60e1 0x0000_00000000ff060e1c
2023-05-03 06:18:27.972876 INFO  BF_MC Write LAG node at addr 0x60e1 with id 255 and next node 0x60e2 0x00ff_060e2c00ff060e1c
2023-05-03 06:18:27.972886 INFO  BF_MC Write LAG node at addr 0x60e2 with id 255 and next node 0x60e3 0x0000_00000000ff060e3c
2023-05-03 06:18:27.972896 INFO  BF_MC Write LAG node at addr 0x60e3 with id 255 and next node 0x60e4 0x00ff_060e4c00ff060e3c
2023-05-03 06:18:27.972906 INFO  BF_MC Write LAG node at addr 0x60e4 with id 255 and next node 0x60e5 0x0000_00000000ff060e5c
2023-05-03 06:18:27.972916 INFO  BF_MC Write LAG node at addr 0x60e5 with id 255 and next node 0x60e6 0x00ff_060e6c00ff060e5c
2023-05-03 06:18:27.972926 INFO  BF_MC Write LAG node at addr 0x60e6 with id 255 and next node 0x60e7 0x0000_00000000ff060e7c
2023-05-03 06:18:27.972936 INFO  BF_MC Write LAG node at addr 0x60e7 with id 255 and next node 0x60e8 0x00ff_060e8c00ff060e7c
2023-05-03 06:18:27.972946 INFO  BF_MC Write LAG node at addr 0x60e8 with id 255 and next node 0x60e9 0x0000_00000000ff060e9c
2023-05-03 06:18:27.972956 INFO  BF_MC Write LAG node at addr 0x60e9 with id 255 and next node 0x60ea 0x00ff_060eac00ff060e9c
2023-05-03 06:18:27.972971 INFO  BF_MC Write LAG node at addr 0x60ea with id 255 and next node 0x60eb 0x0000_00000000ff060ebc
2023-05-03 06:18:27.972984 INFO  BF_MC Write LAG node at addr 0x60eb with id 255 and next node 0x60ec 0x00ff_060ecc00ff060ebc
2023-05-03 06:18:27.972994 INFO  BF_MC Write LAG node at addr 0x60ec with id 255 and next node 0x60ed 0x0000_00000000ff060edc
2023-05-03 06:18:27.973004 INFO  BF_MC Write LAG node at addr 0x60ed with id 255 and next node 0x60ee 0x00ff_060eec00ff060edc
2023-05-03 06:18:27.973014 INFO  BF_MC Write LAG node at addr 0x60ee with id 255 and next node 0x60ef 0x0000_00000000ff060efc
2023-05-03 06:18:27.973024 INFO  BF_MC Write LAG node at addr 0x60ef with id 255 and next node 0x60f0 0x00ff_060f0c00ff060efc
2023-05-03 06:18:27.973035 INFO  BF_MC Write LAG node at addr 0x60f0 with id 255 and next node 0x60f1 0x0000_00000000ff060f1c
2023-05-03 06:18:27.973045 INFO  BF_MC Write LAG node at addr 0x60f1 with id 255 and next node 0x60f2 0x00ff_060f2c00ff060f1c
2023-05-03 06:18:27.973060 INFO  BF_MC Write LAG node at addr 0x60f2 with id 255 and next node 0x60f3 0x0000_00000000ff060f3c
2023-05-03 06:18:27.973071 INFO  BF_MC Write LAG node at addr 0x60f3 with id 255 and next node 0x60f4 0x00ff_060f4c00ff060f3c
2023-05-03 06:18:27.973081 INFO  BF_MC Write LAG node at addr 0x60f4 with id 255 and next node 0x60f5 0x0000_00000000ff060f5c
2023-05-03 06:18:27.973091 INFO  BF_MC Write LAG node at addr 0x60f5 with id 255 and next node 0x60f6 0x00ff_060f6c00ff060f5c
2023-05-03 06:18:27.973101 INFO  BF_MC Write LAG node at addr 0x60f6 with id 255 and next node 0x60f7 0x0000_00000000ff060f7c
2023-05-03 06:18:27.973111 INFO  BF_MC Write LAG node at addr 0x60f7 with id 255 and next node 0x60f8 0x00ff_060f8c00ff060f7c
2023-05-03 06:18:27.973121 INFO  BF_MC Write LAG node at addr 0x60f8 with id 255 and next node 0x60f9 0x0000_00000000ff060f9c
2023-05-03 06:18:27.973131 INFO  BF_MC Write LAG node at addr 0x60f9 with id 255 and next node 0x60fa 0x00ff_060fac00ff060f9c
2023-05-03 06:18:27.973141 INFO  BF_MC Write LAG node at addr 0x60fa with id 255 and next node 0x60fb 0x0000_00000000ff060fbc
2023-05-03 06:18:27.973152 INFO  BF_MC Write LAG node at addr 0x60fb with id 255 and next node 0x60fc 0x00ff_060fcc00ff060fbc
2023-05-03 06:18:27.973162 INFO  BF_MC Write LAG node at addr 0x60fc with id 255 and next node 0x60fd 0x0000_00000000ff060fdc
2023-05-03 06:18:27.973172 INFO  BF_MC Write LAG node at addr 0x60fd with id 255 and next node 0x60fe 0x00ff_060fec00ff060fdc
2023-05-03 06:18:27.973182 INFO  BF_MC Write LAG node at addr 0x60fe with id 255 and next node 0x60ff 0x0000_00000000ff060ffc
2023-05-03 06:18:27.973192 INFO  BF_MC Write LAG node at addr 0x60ff with id 255 and next node 0x6100 0x00ff_06100c00ff060ffc
2023-05-03 06:18:27.973202 INFO  BF_MC Write LAG node at addr 0x6100 with id 255 and next node 0x6101 0x0000_00000000ff06101c
2023-05-03 06:18:27.973212 INFO  BF_MC Write LAG node at addr 0x6101 with id 255 and next node 0x6102 0x00ff_06102c00ff06101c
2023-05-03 06:18:27.973222 INFO  BF_MC Write LAG node at addr 0x6102 with id 255 and next node 0x6103 0x0000_00000000ff06103c
2023-05-03 06:18:27.973232 INFO  BF_MC Write LAG node at addr 0x6103 with id 255 and next node 0 0x00ff_00000c00ff06103c
2023-05-03 06:18:27.973248 INFO  BF_MC Allocated RDM addresses 0x71e0 - 0x71ff
2023-05-03 06:18:27.973259 INFO  BF_MC Write L1End node at addr 0x71e0, rid 0, l2 0x6101
2023-05-03 06:18:27.973269 INFO  BF_MC Write L1End node at addr 0x71e1, rid 0, l2 0x6100
2023-05-03 06:18:27.973279 INFO  BF_MC Write L1End node at addr 0x71e2, rid 0, l2 0x60ff
2023-05-03 06:18:27.973288 INFO  BF_MC Write L1End node at addr 0x71e3, rid 0, l2 0x60fe
2023-05-03 06:18:27.973298 INFO  BF_MC Write L1End node at addr 0x71e4, rid 0, l2 0x60fd
2023-05-03 06:18:27.973308 INFO  BF_MC Write L1End node at addr 0x71e5, rid 0, l2 0x60fc
2023-05-03 06:18:27.973317 INFO  BF_MC Write L1End node at addr 0x71e6, rid 0, l2 0x60fb
2023-05-03 06:18:27.973332 INFO  BF_MC Write L1End node at addr 0x71e7, rid 0, l2 0x60fa
2023-05-03 06:18:27.973344 INFO  BF_MC Write L1End node at addr 0x71e8, rid 0, l2 0x60f8
2023-05-03 06:18:27.973354 INFO  BF_MC Write L1End node at addr 0x71e9, rid 0, l2 0x60f6
2023-05-03 06:18:27.973364 INFO  BF_MC Write L1End node at addr 0x71ea, rid 0, l2 0x60f4
2023-05-03 06:18:27.973374 INFO  BF_MC Write L1End node at addr 0x71eb, rid 0, l2 0x60f2
2023-05-03 06:18:27.973384 INFO  BF_MC Write L1End node at addr 0x71ec, rid 0, l2 0x60f0
2023-05-03 06:18:27.973393 INFO  BF_MC Write L1End node at addr 0x71ed, rid 0, l2 0x60ee
2023-05-03 06:18:27.973403 INFO  BF_MC Write L1End node at addr 0x71ee, rid 0, l2 0x60ec
2023-05-03 06:18:27.973413 INFO  BF_MC Write L1End node at addr 0x71ef, rid 0, l2 0x60ea
2023-05-03 06:18:27.973423 INFO  BF_MC Write L1End node at addr 0x71f0, rid 0, l2 0x60e8
2023-05-03 06:18:27.973432 INFO  BF_MC Write L1End node at addr 0x71f1, rid 0, l2 0x60e6
2023-05-03 06:18:27.973442 INFO  BF_MC Write L1End node at addr 0x71f2, rid 0, l2 0x60e4
2023-05-03 06:18:27.973452 INFO  BF_MC Write L1End node at addr 0x71f3, rid 0, l2 0x60e0
2023-05-03 06:18:27.973467 INFO  BF_MC Write L1End node at addr 0x71f4, rid 0, l2 0x60dc
2023-05-03 06:18:27.973477 INFO  BF_MC Write L1End node at addr 0x71f5, rid 0, l2 0x60d8
2023-05-03 06:18:27.973487 INFO  BF_MC Write L1End node at addr 0x71f6, rid 0, l2 0x60d4
2023-05-03 06:18:27.973497 INFO  BF_MC Write L1End node at addr 0x71f7, rid 0, l2 0x60cc
2023-05-03 06:18:27.973506 INFO  BF_MC Write L1End node at addr 0x71f8, rid 0, l2 0x60c4
2023-05-03 06:18:27.973516 INFO  BF_MC Write L1End node at addr 0x71f9, rid 0, l2 0x60bc
2023-05-03 06:18:27.973526 INFO  BF_MC Write L1End node at addr 0x71fa, rid 0, l2 0x60a0
2023-05-03 06:18:27.973536 INFO  BF_MC Write L1End node at addr 0x71fb, rid 0, l2 0x6087
2023-05-03 06:18:27.973545 INFO  BF_MC Write L1End node at addr 0x71fc, rid 0, l2 0x606e
2023-05-03 06:18:27.973555 INFO  BF_MC Write L1End node at addr 0x71fd, rid 0, l2 0x6055
2023-05-03 06:18:27.973565 INFO  BF_MC Write L1End node at addr 0x71fe, rid 0, l2 0x603c
2023-05-03 06:18:27.973574 INFO  BF_MC Write L1End node at addr 0x71ff, rid 0, l2 0x6000
2023-05-03 06:18:28.056381 INFO  BF_MC mc_mgr_add_device: Device 0 add successful.
2023-05-03 06:18:28.057624 INFO  BF_TM New device discovered... start TM init
2023-05-03 06:18:28.057678 INFO  BF_TM bf_tm_tofino_cfg: Tofino SKU is 2
2023-05-03 06:18:28.057699 INFO  BF_TM bf_tm_tofino_cfg: Tofino TM total cells - 266240
2023-05-03 06:18:28.057734 INFO  BF_TM PPG Structures initialized
2023-05-03 06:18:28.058004 INFO  BF_TM TM on device 0 is ready for hw configurations
2023-05-03 06:18:28.058022 INFO  BF_TM TM: set clock speed to 1220000000 for dev 0
2023-05-03 06:18:28.058033 INFO  BF_TM TM: set chip part revision number, dev 0, part rev 1
2023-05-03 06:18:28.058045 INFO  BF_TM TM: device 0, device type set to ASIC
2023-05-03 06:18:28.058062 INFO  BF_TM TM: Configuring Tofino TM with default setting
2023-05-03 06:18:28.058078 INFO  BF_TM TM: Cells for 2 pkts - 40
2023-05-03 06:18:28.058088 INFO  BF_TM TM: Ingress Default PPG GMin limit - 40
2023-05-03 06:18:28.058097 INFO  BF_TM TM: Ingress PPG base limit in pool0 - 305
2023-05-03 06:18:28.058106 INFO  BF_TM TM: Ingress PPG GMin pool size - 11680
2023-05-03 06:18:28.058116 INFO  BF_TM TM: Ingress AP pool0 size - 89260
2023-05-03 06:18:28.058125 INFO  BF_TM TM: Ingress Skid pool size - 0
2023-05-03 06:18:28.058134 INFO  BF_TM TM: Ingress Mirror pool size - 1460
2023-05-03 06:18:28.058144 INFO  BF_TM TM: Egress Q GMin limit - 20
2023-05-03 06:18:28.058153 INFO  BF_TM TM: Egress Q base limit in AP pool0 - 13
2023-05-03 06:18:28.058163 INFO  BF_TM TM: Egress Q GMin pool size - 46080
2023-05-03 06:18:28.058172 INFO  BF_TM TM: Egress AP pool0 size - 30284
2023-05-03 06:18:28.058181 INFO  BF_TM TM: Egress AP pool3 size reserved for MC PRE FIFO - 12288
2023-05-03 06:18:28.058191 INFO  BF_TM TM: Egress Mirror pool size - 1460
2023-05-03 06:18:28.058200 INFO  BF_TM TM: Egress UC CT size  - 4096
2023-05-03 06:18:28.058209 INFO  BF_TM TM: Egress MC CT size  - 8192
2023-05-03 06:18:28.058237 INFO  BF_TM CAA block Ready Status = 0x3ffffff
2023-05-03 06:18:28.058247 INFO  BF_TM CAA block Ready
2023-05-03 06:18:28.058258 INFO  BF_TM CLC.CLM block Ready Status = 0xfffffff
2023-05-03 06:18:28.058267 INFO  BF_TM CLC.CLM block Ready
2023-05-03 06:18:28.058279 INFO  BF_TM QLC block[0] Ready Status = 0xffffffff
2023-05-03 06:18:28.058289 INFO  BF_TM QLC block[1] Ready Status = 0xf
2023-05-03 06:18:28.058299 INFO  BF_TM QLC block Ready
2023-05-03 06:18:28.058310 INFO  BF_TM PSC block Ready Status = 0xffffffff
2023-05-03 06:18:28.058321 INFO  BF_TM PSC block Ready
2023-05-03 06:18:28.058335 INFO  BF_TM Wac Mem init Done Status = 0x1
2023-05-03 06:18:28.058345 INFO  BF_TM Wac Mem init Complete 
2023-05-03 06:18:28.058355 INFO  BF_TM Qac Mem init Done Status = 0x1
2023-05-03 06:18:28.058365 INFO  BF_TM Qac Mem init Complete 
2023-05-03 06:18:28.058374 INFO  BF_TM SCH Mem init Complete 
2023-05-03 06:18:28.058384 INFO  BF_TM PRC Map Mem init done status = 0x1
2023-05-03 06:18:28.058394 INFO  BF_TM PRC Map Mem init Complete 
2023-05-03 06:18:28.058462 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ig_pool: Set default values for Ingress Pools
2023-05-03 06:18:28.058497 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058509 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058519 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058528 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058538 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058548 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058558 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058568 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-05-03 06:18:28.058586 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ppg: Set default values for PPGs
2023-05-03 06:18:28.058794 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[0]=0x4
2023-05-03 06:18:28.058811 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[1]=0x4
2023-05-03 06:18:28.058823 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[2]=0x4
2023-05-03 06:18:28.058834 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[3]=0x4
2023-05-03 06:18:28.058845 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[4]=0x4
2023-05-03 06:18:28.058856 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[5]=0x4
2023-05-03 06:18:28.058867 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[6]=0x4
2023-05-03 06:18:28.058878 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[7]=0x4
2023-05-03 06:18:28.058888 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[8]=0x4
2023-05-03 06:18:28.058899 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[9]=0x4
2023-05-03 06:18:28.058910 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[10]=0x4
2023-05-03 06:18:28.058921 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[11]=0x4
2023-05-03 06:18:28.058932 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[12]=0x4
2023-05-03 06:18:28.058943 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[13]=0x4
2023-05-03 06:18:28.058954 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[14]=0x4
2023-05-03 06:18:28.058965 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[15]=0x4
2023-05-03 06:18:28.058976 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[16]=0x4
2023-05-03 06:18:28.058987 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[17]=0x4
2023-05-03 06:18:28.058998 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[18]=0x4
2023-05-03 06:18:28.059009 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[19]=0x4
2023-05-03 06:18:28.059020 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[20]=0x4
2023-05-03 06:18:28.059031 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[21]=0x4
2023-05-03 06:18:28.059042 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[22]=0x4
2023-05-03 06:18:28.059053 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[23]=0x4
2023-05-03 06:18:28.059064 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[24]=0x4
2023-05-03 06:18:28.059074 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[25]=0x4
2023-05-03 06:18:28.059085 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[26]=0x4
2023-05-03 06:18:28.059096 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[27]=0x4
2023-05-03 06:18:28.059107 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[28]=0x4
2023-05-03 06:18:28.059118 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[29]=0x4
2023-05-03 06:18:28.059142 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[30]=0x4
2023-05-03 06:18:28.059154 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[31]=0x4
2023-05-03 06:18:28.059164 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 WAC 1 hyst items
2023-05-03 06:18:28.059175 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[0]=0x4
2023-05-03 06:18:28.059186 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[1]=0x4
2023-05-03 06:18:28.059197 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[2]=0x4
2023-05-03 06:18:28.059208 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[3]=0x4
2023-05-03 06:18:28.059219 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[4]=0x4
2023-05-03 06:18:28.059230 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[5]=0x4
2023-05-03 06:18:28.059241 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[6]=0x4
2023-05-03 06:18:28.059252 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[7]=0x4
2023-05-03 06:18:28.059263 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[8]=0x4
2023-05-03 06:18:28.059274 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[9]=0x4
2023-05-03 06:18:28.059285 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[10]=0x4
2023-05-03 06:18:28.059295 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[11]=0x4
2023-05-03 06:18:28.059306 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[12]=0x4
2023-05-03 06:18:28.059317 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[13]=0x4
2023-05-03 06:18:28.059328 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[14]=0x4
2023-05-03 06:18:28.059339 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[15]=0x4
2023-05-03 06:18:28.059350 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[16]=0x4
2023-05-03 06:18:28.059361 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[17]=0x4
2023-05-03 06:18:28.059372 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[18]=0x4
2023-05-03 06:18:28.059383 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[19]=0x4
2023-05-03 06:18:28.059394 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[20]=0x4
2023-05-03 06:18:28.059405 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[21]=0x4
2023-05-03 06:18:28.059416 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[22]=0x4
2023-05-03 06:18:28.059427 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[23]=0x4
2023-05-03 06:18:28.059437 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[24]=0x4
2023-05-03 06:18:28.059448 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[25]=0x4
2023-05-03 06:18:28.059459 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[26]=0x4
2023-05-03 06:18:28.059470 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[27]=0x4
2023-05-03 06:18:28.059482 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[28]=0x4
2023-05-03 06:18:28.059500 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[29]=0x4
2023-05-03 06:18:28.059511 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[30]=0x4
2023-05-03 06:18:28.059522 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[31]=0x4
2023-05-03 06:18:28.059531 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 WAC 1 hyst items
2023-05-03 06:18:28.061593 INFO  BF_TM TM: bf_tm_tofino_set_egress_tm_default: Set default values for egress TM
2023-05-03 06:18:28.061638 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[0]=0x4
2023-05-03 06:18:28.061651 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[1]=0x4
2023-05-03 06:18:28.061663 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[2]=0x4
2023-05-03 06:18:28.061674 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[3]=0x4
2023-05-03 06:18:28.061685 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[4]=0x4
2023-05-03 06:18:28.061696 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[5]=0x4
2023-05-03 06:18:28.061707 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[6]=0x4
2023-05-03 06:18:28.061717 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[7]=0x4
2023-05-03 06:18:28.061728 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[8]=0x4
2023-05-03 06:18:28.061739 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[9]=0x4
2023-05-03 06:18:28.061757 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[10]=0x4
2023-05-03 06:18:28.061769 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[11]=0x4
2023-05-03 06:18:28.061780 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[12]=0x4
2023-05-03 06:18:28.061791 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[13]=0x4
2023-05-03 06:18:28.061801 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[14]=0x4
2023-05-03 06:18:28.061812 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[15]=0x4
2023-05-03 06:18:28.061823 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[16]=0x4
2023-05-03 06:18:28.061834 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[17]=0x4
2023-05-03 06:18:28.061845 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[18]=0x4
2023-05-03 06:18:28.061856 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[19]=0x4
2023-05-03 06:18:28.061867 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[20]=0x4
2023-05-03 06:18:28.061878 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[21]=0x4
2023-05-03 06:18:28.061889 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[22]=0x4
2023-05-03 06:18:28.061900 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[23]=0x4
2023-05-03 06:18:28.061911 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[24]=0x4
2023-05-03 06:18:28.061922 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[25]=0x4
2023-05-03 06:18:28.061932 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[26]=0x4
2023-05-03 06:18:28.061943 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[27]=0x4
2023-05-03 06:18:28.061959 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[28]=0x4
2023-05-03 06:18:28.061973 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[29]=0x4
2023-05-03 06:18:28.061984 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[30]=0x4
2023-05-03 06:18:28.061995 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[31]=0x4
2023-05-03 06:18:28.062004 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 QAC 1 hyst items
2023-05-03 06:18:28.062016 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[0]=0x4
2023-05-03 06:18:28.062027 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[1]=0x4
2023-05-03 06:18:28.062038 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[2]=0x4
2023-05-03 06:18:28.062049 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[3]=0x4
2023-05-03 06:18:28.062060 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[4]=0x4
2023-05-03 06:18:28.062071 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[5]=0x4
2023-05-03 06:18:28.062081 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[6]=0x4
2023-05-03 06:18:28.062092 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[7]=0x4
2023-05-03 06:18:28.062103 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[8]=0x4
2023-05-03 06:18:28.062114 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[9]=0x4
2023-05-03 06:18:28.062125 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[10]=0x4
2023-05-03 06:18:28.062136 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[11]=0x4
2023-05-03 06:18:28.062147 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[12]=0x4
2023-05-03 06:18:28.062158 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[13]=0x4
2023-05-03 06:18:28.062169 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[14]=0x4
2023-05-03 06:18:28.062180 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[15]=0x4
2023-05-03 06:18:28.062191 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[16]=0x4
2023-05-03 06:18:28.062202 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[17]=0x4
2023-05-03 06:18:28.062212 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[18]=0x4
2023-05-03 06:18:28.062223 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[19]=0x4
2023-05-03 06:18:28.062234 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[20]=0x4
2023-05-03 06:18:28.062245 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[21]=0x4
2023-05-03 06:18:28.062256 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[22]=0x4
2023-05-03 06:18:28.062267 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[23]=0x4
2023-05-03 06:18:28.062286 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[24]=0x4
2023-05-03 06:18:28.062297 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[25]=0x4
2023-05-03 06:18:28.062309 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[26]=0x4
2023-05-03 06:18:28.062326 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[27]=0x4
2023-05-03 06:18:28.062338 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[28]=0x4
2023-05-03 06:18:28.062349 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[29]=0x4
2023-05-03 06:18:28.062359 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[30]=0x4
2023-05-03 06:18:28.062370 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[31]=0x4
2023-05-03 06:18:28.062380 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 QAC 1 hyst items
2023-05-03 06:18:28.063798 INFO  BF_TM TM: bf_tm_tofino_set_default_for_eg_pool: Set default values for egress Pools
2023-05-03 06:18:28.063821 INFO  BF_TM TM: bf_tm_tofino_set_default_for_q: Set default values for egress queues
2023-05-03 06:18:28.068684 INFO  BF_TM TM: bf_tm_tofino_set_default_for_port: Set default values for egress ports
2023-05-03 06:18:28.068710 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068724 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068735 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068745 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068756 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068770 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068786 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068797 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068808 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068818 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068829 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068840 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068850 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068861 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068872 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068882 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068893 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068903 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068914 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068924 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068935 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068953 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068963 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068974 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068985 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.068995 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069006 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069017 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069027 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069038 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069049 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069059 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069070 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069080 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069091 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069102 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069112 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069123 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069141 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069152 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069163 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069174 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069185 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069196 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069206 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069217 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069228 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069238 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069249 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069265 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069276 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069286 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069297 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069308 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069318 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069329 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069340 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069350 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069361 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069372 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069383 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069393 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069404 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069414 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069425 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069436 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069446 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069457 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069468 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069478 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069494 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069508 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069519 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069530 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069540 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069551 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069562 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069572 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069588 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069599 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069609 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069620 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069631 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069642 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069652 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069663 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069674 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069684 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069695 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069705 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069716 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069727 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069738 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069749 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069759 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069770 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069780 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069791 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069802 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069812 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069823 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069834 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069846 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069862 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069873 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069884 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069895 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069910 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069921 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069931 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069942 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069953 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069963 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069974 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069985 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.069995 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070006 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070017 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070027 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070039 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070049 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070060 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070071 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070081 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070092 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070102 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070113 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070124 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070134 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070145 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070156 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070167 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070177 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070188 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070199 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070220 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070232 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070243 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070254 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070265 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070275 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070286 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070297 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070307 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-05-03 06:18:28.070417 INFO  BF_TM TM on device 0 start interrupt processing
2023-05-03 06:18:28.070655 DEBUG BF_TM TM: tm_start_cached_counters_timer:711 counter TIMER_START running dev 0 timer state 1
2023-05-03 06:18:28.070678 INFO  BF_TM TM on device 0 successfully initialized and configured
2023-05-03 06:18:28.070744 DEBUG BF_PM pm_pltfm_port_info_get:1164 dev : 0 : port : 1/0 (d_p=132) added to bf_pm_port_map_db
2023-05-03 06:18:28.070758 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/0
2023-05-03 06:18:28.070795 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/0 (d_p=133) added to bf_pm_port_map_db
2023-05-03 06:18:28.070807 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/1
2023-05-03 06:18:28.070830 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/2 (d_p=134) added to bf_pm_port_map_db
2023-05-03 06:18:28.070840 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/2
2023-05-03 06:18:28.070863 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/3 (d_p=135) added to bf_pm_port_map_db
2023-05-03 06:18:28.070873 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/3
2023-05-03 06:18:28.070900 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/0 (d_p=140) added to bf_pm_port_map_db
2023-05-03 06:18:28.070911 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/0
2023-05-03 06:18:28.070938 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/1 (d_p=141) added to bf_pm_port_map_db
2023-05-03 06:18:28.070951 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/1
2023-05-03 06:18:28.070975 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/2 (d_p=142) added to bf_pm_port_map_db
2023-05-03 06:18:28.070985 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/2
2023-05-03 06:18:28.071008 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/3 (d_p=143) added to bf_pm_port_map_db
2023-05-03 06:18:28.071019 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/3
2023-05-03 06:18:28.071044 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/0 (d_p=148) added to bf_pm_port_map_db
2023-05-03 06:18:28.071055 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/0
2023-05-03 06:18:28.071078 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/1 (d_p=149) added to bf_pm_port_map_db
2023-05-03 06:18:28.071089 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/1
2023-05-03 06:18:28.071111 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/2 (d_p=150) added to bf_pm_port_map_db
2023-05-03 06:18:28.071127 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/2
2023-05-03 06:18:28.071159 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/3 (d_p=151) added to bf_pm_port_map_db
2023-05-03 06:18:28.071170 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/3
2023-05-03 06:18:28.071193 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/0 (d_p=156) added to bf_pm_port_map_db
2023-05-03 06:18:28.071203 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/0
2023-05-03 06:18:28.071226 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/1 (d_p=157) added to bf_pm_port_map_db
2023-05-03 06:18:28.071236 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/1
2023-05-03 06:18:28.071259 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/2 (d_p=158) added to bf_pm_port_map_db
2023-05-03 06:18:28.071269 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/2
2023-05-03 06:18:28.071309 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/3 (d_p=159) added to bf_pm_port_map_db
2023-05-03 06:18:28.071322 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/3
2023-05-03 06:18:28.071346 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/0 (d_p=164) added to bf_pm_port_map_db
2023-05-03 06:18:28.071357 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/0
2023-05-03 06:18:28.071380 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/1 (d_p=165) added to bf_pm_port_map_db
2023-05-03 06:18:28.071391 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/1
2023-05-03 06:18:28.071414 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/2 (d_p=166) added to bf_pm_port_map_db
2023-05-03 06:18:28.071425 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/2
2023-05-03 06:18:28.071449 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/3 (d_p=167) added to bf_pm_port_map_db
2023-05-03 06:18:28.071460 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/3
2023-05-03 06:18:28.071483 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/0 (d_p=172) added to bf_pm_port_map_db
2023-05-03 06:18:28.071494 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/0
2023-05-03 06:18:28.071517 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/1 (d_p=173) added to bf_pm_port_map_db
2023-05-03 06:18:28.071528 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/1
2023-05-03 06:18:28.071553 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/2 (d_p=174) added to bf_pm_port_map_db
2023-05-03 06:18:28.071564 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/2
2023-05-03 06:18:28.071587 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/3 (d_p=175) added to bf_pm_port_map_db
2023-05-03 06:18:28.071597 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/3
2023-05-03 06:18:28.071621 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/0 (d_p=180) added to bf_pm_port_map_db
2023-05-03 06:18:28.071632 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/0
2023-05-03 06:18:28.071659 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/1 (d_p=181) added to bf_pm_port_map_db
2023-05-03 06:18:28.071672 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/1
2023-05-03 06:18:28.071702 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/2 (d_p=182) added to bf_pm_port_map_db
2023-05-03 06:18:28.071713 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/2
2023-05-03 06:18:28.071741 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/3 (d_p=183) added to bf_pm_port_map_db
2023-05-03 06:18:28.071752 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/3
2023-05-03 06:18:28.071775 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/0 (d_p=188) added to bf_pm_port_map_db
2023-05-03 06:18:28.071786 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/0
2023-05-03 06:18:28.071809 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/1 (d_p=189) added to bf_pm_port_map_db
2023-05-03 06:18:28.071819 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/1
2023-05-03 06:18:28.071845 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/2 (d_p=190) added to bf_pm_port_map_db
2023-05-03 06:18:28.071856 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/2
2023-05-03 06:18:28.071890 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/3 (d_p=191) added to bf_pm_port_map_db
2023-05-03 06:18:28.071901 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/3
2023-05-03 06:18:28.071925 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/0 (d_p=56) added to bf_pm_port_map_db
2023-05-03 06:18:28.071936 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/0
2023-05-03 06:18:28.071961 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/1 (d_p=57) added to bf_pm_port_map_db
2023-05-03 06:18:28.071971 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/1
2023-05-03 06:18:28.072003 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/2 (d_p=58) added to bf_pm_port_map_db
2023-05-03 06:18:28.072018 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/2
2023-05-03 06:18:28.072046 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/3 (d_p=59) added to bf_pm_port_map_db
2023-05-03 06:18:28.072056 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/3
2023-05-03 06:18:28.072085 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/0 (d_p=48) added to bf_pm_port_map_db
2023-05-03 06:18:28.072096 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/0
2023-05-03 06:18:28.072123 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/1 (d_p=49) added to bf_pm_port_map_db
2023-05-03 06:18:28.072133 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/1
2023-05-03 06:18:28.072167 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/2 (d_p=50) added to bf_pm_port_map_db
2023-05-03 06:18:28.072180 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/2
2023-05-03 06:18:28.072209 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/3 (d_p=51) added to bf_pm_port_map_db
2023-05-03 06:18:28.072220 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/3
2023-05-03 06:18:28.072244 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/0 (d_p=40) added to bf_pm_port_map_db
2023-05-03 06:18:28.072254 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/0
2023-05-03 06:18:28.072280 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/1 (d_p=41) added to bf_pm_port_map_db
2023-05-03 06:18:28.072291 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/1
2023-05-03 06:18:28.072322 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/2 (d_p=42) added to bf_pm_port_map_db
2023-05-03 06:18:28.072333 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/2
2023-05-03 06:18:28.072357 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/3 (d_p=43) added to bf_pm_port_map_db
2023-05-03 06:18:28.072369 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/3
2023-05-03 06:18:28.072408 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/0 (d_p=32) added to bf_pm_port_map_db
2023-05-03 06:18:28.072419 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/0
2023-05-03 06:18:28.072443 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/1 (d_p=33) added to bf_pm_port_map_db
2023-05-03 06:18:28.072453 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/1
2023-05-03 06:18:28.072480 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/2 (d_p=34) added to bf_pm_port_map_db
2023-05-03 06:18:28.072491 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/2
2023-05-03 06:18:28.072514 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/3 (d_p=35) added to bf_pm_port_map_db
2023-05-03 06:18:28.072525 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/3
2023-05-03 06:18:28.072551 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/0 (d_p=24) added to bf_pm_port_map_db
2023-05-03 06:18:28.072562 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/0
2023-05-03 06:18:28.072585 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/1 (d_p=25) added to bf_pm_port_map_db
2023-05-03 06:18:28.072596 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/1
2023-05-03 06:18:28.072619 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/2 (d_p=26) added to bf_pm_port_map_db
2023-05-03 06:18:28.072630 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/2
2023-05-03 06:18:28.072659 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/3 (d_p=27) added to bf_pm_port_map_db
2023-05-03 06:18:28.072670 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/3
2023-05-03 06:18:28.072696 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/0 (d_p=16) added to bf_pm_port_map_db
2023-05-03 06:18:28.072706 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/0
2023-05-03 06:18:28.072731 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/1 (d_p=17) added to bf_pm_port_map_db
2023-05-03 06:18:28.072747 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/1
2023-05-03 06:18:28.072771 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/2 (d_p=18) added to bf_pm_port_map_db
2023-05-03 06:18:28.072782 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/2
2023-05-03 06:18:28.072808 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/3 (d_p=19) added to bf_pm_port_map_db
2023-05-03 06:18:28.072818 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/3
2023-05-03 06:18:28.072842 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/0 (d_p=8) added to bf_pm_port_map_db
2023-05-03 06:18:28.072853 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/0
2023-05-03 06:18:28.072880 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/1 (d_p=9) added to bf_pm_port_map_db
2023-05-03 06:18:28.072891 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/1
2023-05-03 06:18:28.072914 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/2 (d_p=10) added to bf_pm_port_map_db
2023-05-03 06:18:28.072924 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/2
2023-05-03 06:18:28.072949 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/3 (d_p=11) added to bf_pm_port_map_db
2023-05-03 06:18:28.072960 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/3
2023-05-03 06:18:28.072985 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/0 (d_p=0) added to bf_pm_port_map_db
2023-05-03 06:18:28.073001 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/0
2023-05-03 06:18:28.073025 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/1 (d_p=1) added to bf_pm_port_map_db
2023-05-03 06:18:28.073036 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/1
2023-05-03 06:18:28.073060 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/2 (d_p=2) added to bf_pm_port_map_db
2023-05-03 06:18:28.073070 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/2
2023-05-03 06:18:28.073099 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/3 (d_p=3) added to bf_pm_port_map_db
2023-05-03 06:18:28.073114 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/3
2023-05-03 06:18:28.073139 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/0 (d_p=4) added to bf_pm_port_map_db
2023-05-03 06:18:28.073150 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/0
2023-05-03 06:18:28.073173 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/1 (d_p=5) added to bf_pm_port_map_db
2023-05-03 06:18:28.073183 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/1
2023-05-03 06:18:28.073209 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/2 (d_p=6) added to bf_pm_port_map_db
2023-05-03 06:18:28.073219 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/2
2023-05-03 06:18:28.073244 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/3 (d_p=7) added to bf_pm_port_map_db
2023-05-03 06:18:28.073254 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/3
2023-05-03 06:18:28.073278 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/0 (d_p=12) added to bf_pm_port_map_db
2023-05-03 06:18:28.073289 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/0
2023-05-03 06:18:28.073313 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/1 (d_p=13) added to bf_pm_port_map_db
2023-05-03 06:18:28.073324 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/1
2023-05-03 06:18:28.073349 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/2 (d_p=14) added to bf_pm_port_map_db
2023-05-03 06:18:28.073360 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/2
2023-05-03 06:18:28.073383 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/3 (d_p=15) added to bf_pm_port_map_db
2023-05-03 06:18:28.073393 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/3
2023-05-03 06:18:28.073417 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/0 (d_p=20) added to bf_pm_port_map_db
2023-05-03 06:18:28.073427 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/0
2023-05-03 06:18:28.073459 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/1 (d_p=21) added to bf_pm_port_map_db
2023-05-03 06:18:28.073474 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/1
2023-05-03 06:18:28.073500 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/2 (d_p=22) added to bf_pm_port_map_db
2023-05-03 06:18:28.073511 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/2
2023-05-03 06:18:28.073534 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/3 (d_p=23) added to bf_pm_port_map_db
2023-05-03 06:18:28.073545 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/3
2023-05-03 06:18:28.073568 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/0 (d_p=28) added to bf_pm_port_map_db
2023-05-03 06:18:28.073579 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/0
2023-05-03 06:18:28.073609 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/1 (d_p=29) added to bf_pm_port_map_db
2023-05-03 06:18:28.073620 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/1
2023-05-03 06:18:28.073643 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/2 (d_p=30) added to bf_pm_port_map_db
2023-05-03 06:18:28.073653 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/2
2023-05-03 06:18:28.073683 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/3 (d_p=31) added to bf_pm_port_map_db
2023-05-03 06:18:28.073694 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/3
2023-05-03 06:18:28.073718 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/0 (d_p=36) added to bf_pm_port_map_db
2023-05-03 06:18:28.073729 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/0
2023-05-03 06:18:28.073756 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/1 (d_p=37) added to bf_pm_port_map_db
2023-05-03 06:18:28.073766 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/1
2023-05-03 06:18:28.073790 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/2 (d_p=38) added to bf_pm_port_map_db
2023-05-03 06:18:28.073800 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/2
2023-05-03 06:18:28.073830 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/3 (d_p=39) added to bf_pm_port_map_db
2023-05-03 06:18:28.073842 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/3
2023-05-03 06:18:28.073866 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/0 (d_p=44) added to bf_pm_port_map_db
2023-05-03 06:18:28.073877 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/0
2023-05-03 06:18:28.073903 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/1 (d_p=45) added to bf_pm_port_map_db
2023-05-03 06:18:28.073913 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/1
2023-05-03 06:18:28.073937 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/2 (d_p=46) added to bf_pm_port_map_db
2023-05-03 06:18:28.073947 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/2
2023-05-03 06:18:28.073972 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/3 (d_p=47) added to bf_pm_port_map_db
2023-05-03 06:18:28.073982 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/3
2023-05-03 06:18:28.074011 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/0 (d_p=52) added to bf_pm_port_map_db
2023-05-03 06:18:28.074021 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/0
2023-05-03 06:18:28.074047 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/1 (d_p=53) added to bf_pm_port_map_db
2023-05-03 06:18:28.074058 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/1
2023-05-03 06:18:28.074082 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/2 (d_p=54) added to bf_pm_port_map_db
2023-05-03 06:18:28.074092 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/2
2023-05-03 06:18:28.074117 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/3 (d_p=55) added to bf_pm_port_map_db
2023-05-03 06:18:28.074127 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/3
2023-05-03 06:18:28.074153 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/0 (d_p=60) added to bf_pm_port_map_db
2023-05-03 06:18:28.074164 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/0
2023-05-03 06:18:28.074194 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/1 (d_p=61) added to bf_pm_port_map_db
2023-05-03 06:18:28.074205 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/1
2023-05-03 06:18:28.074234 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/2 (d_p=62) added to bf_pm_port_map_db
2023-05-03 06:18:28.074245 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/2
2023-05-03 06:18:28.074269 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/3 (d_p=63) added to bf_pm_port_map_db
2023-05-03 06:18:28.074280 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/3
2023-05-03 06:18:28.074306 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/0 (d_p=184) added to bf_pm_port_map_db
2023-05-03 06:18:28.074317 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/0
2023-05-03 06:18:28.074340 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/1 (d_p=185) added to bf_pm_port_map_db
2023-05-03 06:18:28.074351 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/1
2023-05-03 06:18:28.074374 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/2 (d_p=186) added to bf_pm_port_map_db
2023-05-03 06:18:28.074385 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/2
2023-05-03 06:18:28.074408 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/3 (d_p=187) added to bf_pm_port_map_db
2023-05-03 06:18:28.074419 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/3
2023-05-03 06:18:28.074445 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/0 (d_p=176) added to bf_pm_port_map_db
2023-05-03 06:18:28.074455 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/0
2023-05-03 06:18:28.074479 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/1 (d_p=177) added to bf_pm_port_map_db
2023-05-03 06:18:28.074489 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/1
2023-05-03 06:18:28.074513 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/2 (d_p=178) added to bf_pm_port_map_db
2023-05-03 06:18:28.074524 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/2
2023-05-03 06:18:28.074556 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/3 (d_p=179) added to bf_pm_port_map_db
2023-05-03 06:18:28.074568 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/3
2023-05-03 06:18:28.074595 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/0 (d_p=168) added to bf_pm_port_map_db
2023-05-03 06:18:28.074606 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/0
2023-05-03 06:18:28.074630 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/1 (d_p=169) added to bf_pm_port_map_db
2023-05-03 06:18:28.074640 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/1
2023-05-03 06:18:28.074664 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/2 (d_p=170) added to bf_pm_port_map_db
2023-05-03 06:18:28.074674 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/2
2023-05-03 06:18:28.074700 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/3 (d_p=171) added to bf_pm_port_map_db
2023-05-03 06:18:28.074710 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/3
2023-05-03 06:18:28.074734 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/0 (d_p=160) added to bf_pm_port_map_db
2023-05-03 06:18:28.074745 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/0
2023-05-03 06:18:28.074768 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/1 (d_p=161) added to bf_pm_port_map_db
2023-05-03 06:18:28.074778 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/1
2023-05-03 06:18:28.074802 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/2 (d_p=162) added to bf_pm_port_map_db
2023-05-03 06:18:28.074817 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/2
2023-05-03 06:18:28.074844 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/3 (d_p=163) added to bf_pm_port_map_db
2023-05-03 06:18:28.074854 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/3
2023-05-03 06:18:28.074878 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/0 (d_p=144) added to bf_pm_port_map_db
2023-05-03 06:18:28.074888 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/0
2023-05-03 06:18:28.074918 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/1 (d_p=145) added to bf_pm_port_map_db
2023-05-03 06:18:28.074929 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/1
2023-05-03 06:18:28.074955 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/2 (d_p=146) added to bf_pm_port_map_db
2023-05-03 06:18:28.074966 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/2
2023-05-03 06:18:28.074990 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/3 (d_p=147) added to bf_pm_port_map_db
2023-05-03 06:18:28.075000 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/3
2023-05-03 06:18:28.075024 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/0 (d_p=152) added to bf_pm_port_map_db
2023-05-03 06:18:28.075035 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/0
2023-05-03 06:18:28.075058 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/1 (d_p=153) added to bf_pm_port_map_db
2023-05-03 06:18:28.075068 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/1
2023-05-03 06:18:28.075094 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/2 (d_p=154) added to bf_pm_port_map_db
2023-05-03 06:18:28.075104 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/2
2023-05-03 06:18:28.075135 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/3 (d_p=155) added to bf_pm_port_map_db
2023-05-03 06:18:28.075145 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/3
2023-05-03 06:18:28.075169 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/0 (d_p=128) added to bf_pm_port_map_db
2023-05-03 06:18:28.075179 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/0
2023-05-03 06:18:28.075202 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/1 (d_p=129) added to bf_pm_port_map_db
2023-05-03 06:18:28.075213 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/1
2023-05-03 06:18:28.075239 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/2 (d_p=130) added to bf_pm_port_map_db
2023-05-03 06:18:28.075249 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/2
2023-05-03 06:18:28.075280 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/3 (d_p=131) added to bf_pm_port_map_db
2023-05-03 06:18:28.075291 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/3
2023-05-03 06:18:28.075317 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/0 (d_p=136) added to bf_pm_port_map_db
2023-05-03 06:18:28.075327 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/0
2023-05-03 06:18:28.075353 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/1 (d_p=137) added to bf_pm_port_map_db
2023-05-03 06:18:28.075363 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/1
2023-05-03 06:18:28.075387 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/2 (d_p=138) added to bf_pm_port_map_db
2023-05-03 06:18:28.075398 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/2
2023-05-03 06:18:28.075426 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/3 (d_p=139) added to bf_pm_port_map_db
2023-05-03 06:18:28.075437 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/3
2023-05-03 06:18:28.075461 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/0 (d_p=64) added to bf_pm_port_map_db
2023-05-03 06:18:28.075471 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/0
2023-05-03 06:18:28.075497 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/1 (d_p=65) added to bf_pm_port_map_db
2023-05-03 06:18:28.075507 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/1
2023-05-03 06:18:28.075531 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/2 (d_p=66) added to bf_pm_port_map_db
2023-05-03 06:18:28.075541 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/2
2023-05-03 06:18:28.075565 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/3 (d_p=67) added to bf_pm_port_map_db
2023-05-03 06:18:28.075575 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/3
2023-05-03 06:18:28.075786 DEBUG BF_PORT SDS : 24/ 0 : 0: 3c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.075849 DEBUG BF_PORT SDS : 23/ 0 : 0: 34:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.075880 DEBUG BF_PORT SDS : 22/ 0 : 0: 2c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.075908 DEBUG BF_PORT SDS : 21/ 0 : 0: 24:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.075936 DEBUG BF_PORT SDS : 20/ 0 : 0: 1c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.075962 DEBUG BF_PORT SDS : 19/ 0 : 0: 14:-: Lane map: Rx: <3, 1, 2, 0> : Tx: <3, 1, 2, 0>
2023-05-03 06:18:28.075997 DEBUG BF_PORT SDS : 18/ 0 : 0:  c:-: Lane map: Rx: <3, 2, 0, 1> : Tx: <3, 2, 0, 1>
2023-05-03 06:18:28.076032 DEBUG BF_PORT SDS : 17/ 0 : 0:  4:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 06:18:28.076059 DEBUG BF_PORT SDS : 16/ 0 : 0:  0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076084 DEBUG BF_PORT SDS : 15/ 0 : 0:  8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076109 DEBUG BF_PORT SDS : 14/ 0 : 0: 10:-: Lane map: Rx: <0, 2, 1, 3> : Tx: <0, 2, 1, 3>
2023-05-03 06:18:28.076133 DEBUG BF_PORT SDS : 13/ 0 : 0: 18:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076171 DEBUG BF_PORT SDS : 12/ 0 : 0: 20:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076198 DEBUG BF_PORT SDS : 11/ 0 : 0: 28:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076222 DEBUG BF_PORT SDS : 10/ 0 : 0: 30:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076245 DEBUG BF_PORT SDS : 9/ 0 : 0: 38:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076267 DEBUG BF_PORT SDS : 8/ 0 : 0: bc:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076290 DEBUG BF_PORT SDS : 7/ 0 : 0: b4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076311 DEBUG BF_PORT SDS : 6/ 0 : 0: ac:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076333 DEBUG BF_PORT SDS : 5/ 0 : 0: a4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076362 DEBUG BF_PORT SDS : 4/ 0 : 0: 9c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076383 DEBUG BF_PORT SDS : 3/ 0 : 0: 94:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 06:18:28.076404 DEBUG BF_PORT SDS : 2/ 0 : 0: 8c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076424 DEBUG BF_PORT SDS : 1/ 0 : 0: 84:-: Lane map: Rx: <2, 0, 3, 1> : Tx: <2, 0, 3, 1>
2023-05-03 06:18:28.076455 DEBUG BF_PORT SDS : 31/ 0 : 0: 80:-: Lane map: Rx: <0, 3, 2, 1> : Tx: <0, 3, 2, 1>
2023-05-03 06:18:28.076487 DEBUG BF_PORT SDS : 32/ 0 : 0: 88:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076525 DEBUG BF_PORT SDS : 29/ 0 : 0: 90:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 06:18:28.076556 DEBUG BF_PORT SDS : 30/ 0 : 0: 98:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-05-03 06:18:28.076586 DEBUG BF_PORT SDS : 28/ 0 : 0: a0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076616 DEBUG BF_PORT SDS : 27/ 0 : 0: a8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076645 DEBUG BF_PORT SDS : 26/ 0 : 0: b0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076674 DEBUG BF_PORT SDS : 25/ 0 : 0: b8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-05-03 06:18:28.076714 DEBUG BF_PORT SDS : 33/ 0 : 0: 40:-: Lane map: Rx: <1, 2, 0, 3> : Tx: <1, 2, 0, 3>
2023-05-03 06:18:28.116857 WARN  BF_LLD gpio pin pair 0 configured as i2c type

2023-05-03 06:18:28.116892 WARN  BF_LLD gpio pin pair 2 configured as i2c type

2023-05-03 06:18:28.546002 DEBUG BF_PLTFM PM_INTF QSFP    15 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 06:18:28.560968 DEBUG BF_PLTFM QSFP    15 : PRESENT
2023-05-03 06:18:28.590953 DEBUG BF_PLTFM QSFP    15 : SFF-8636
2023-05-03 06:18:28.590994 DEBUG BF_PLTFM QSFP    15 : Paged
2023-05-03 06:18:28.591014 DEBUG BF_PLTFM QSFP    15 : Lane count = 4
2023-05-03 06:18:29.004970 DEBUG BF_PLTFM QSFP    15 : Passive copper
2023-05-03 06:18:29.005028 DEBUG BF_PLTFM QSFP    15 : Update cache complete
2023-05-03 06:18:29.005049 DEBUG BF_PLTFM PM_INTF QSFP    15 : detect-st : 0 is-present : 1
2023-05-03 06:18:29.005111 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 06:18:29.005135 DEBUG BF_PLTFM PM_INTF QSFP    16 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 06:18:29.019953 DEBUG BF_PLTFM QSFP    16 : PRESENT
2023-05-03 06:18:29.049955 DEBUG BF_PLTFM QSFP    16 : SFF-8636
2023-05-03 06:18:29.049995 DEBUG BF_PLTFM QSFP    16 : Flat
2023-05-03 06:18:29.050015 DEBUG BF_PLTFM QSFP    16 : Lane count = 4
2023-05-03 06:18:29.310979 DEBUG BF_PLTFM QSFP    16 : Passive copper
2023-05-03 06:18:29.311024 DEBUG BF_PLTFM QSFP    16 : Update cache complete
2023-05-03 06:18:29.311044 DEBUG BF_PLTFM PM_INTF QSFP    16 : detect-st : 0 is-present : 1
2023-05-03 06:18:29.311080 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 06:18:29.311101 DEBUG BF_PLTFM PM_INTF QSFP    17 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 06:18:29.325980 DEBUG BF_PLTFM QSFP    17 : PRESENT
2023-05-03 06:18:29.355959 DEBUG BF_PLTFM QSFP    17 : SFF-8636
2023-05-03 06:18:29.355997 DEBUG BF_PLTFM QSFP    17 : Flat
2023-05-03 06:18:29.356017 DEBUG BF_PLTFM QSFP    17 : Lane count = 4
2023-05-03 06:18:29.616978 DEBUG BF_PLTFM QSFP    17 : Passive copper
2023-05-03 06:18:29.617029 DEBUG BF_PLTFM QSFP    17 : Update cache complete
2023-05-03 06:18:29.617049 DEBUG BF_PLTFM PM_INTF QSFP    17 : detect-st : 0 is-present : 1
2023-05-03 06:18:29.617071 DEBUG BF_PLTFM QSFPMSM 17 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 06:18:29.617091 DEBUG BF_PLTFM PM_INTF QSFP    18 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 06:18:29.631990 DEBUG BF_PLTFM QSFP    18 : PRESENT
2023-05-03 06:18:29.661959 DEBUG BF_PLTFM QSFP    18 : SFF-8636
2023-05-03 06:18:29.661999 DEBUG BF_PLTFM QSFP    18 : Flat
2023-05-03 06:18:29.662018 DEBUG BF_PLTFM QSFP    18 : Lane count = 4
2023-05-03 06:18:29.922979 DEBUG BF_PLTFM QSFP    18 : Passive copper
2023-05-03 06:18:29.923023 DEBUG BF_PLTFM QSFP    18 : Update cache complete
2023-05-03 06:18:29.923043 DEBUG BF_PLTFM PM_INTF QSFP    18 : detect-st : 0 is-present : 1
2023-05-03 06:18:29.923067 DEBUG BF_PLTFM QSFPMSM 18 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 06:18:29.923087 DEBUG BF_PLTFM PM_INTF QSFP    21 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 06:18:29.937961 DEBUG BF_PLTFM QSFP    21 : PRESENT
2023-05-03 06:18:29.968002 DEBUG BF_PLTFM QSFP    21 : SFF-8636
2023-05-03 06:18:29.968042 DEBUG BF_PLTFM QSFP    21 : Paged
2023-05-03 06:18:29.968061 DEBUG BF_PLTFM QSFP    21 : Lane count = 4
2023-05-03 06:18:30.357965 DEBUG BF_PLTFM QSFP    21 : Active/Optical
2023-05-03 06:18:30.358021 DEBUG BF_PLTFM QSFP    21 : Update cache complete
2023-05-03 06:18:30.358042 DEBUG BF_PLTFM PM_INTF QSFP    21 : detect-st : 0 is-present : 1
2023-05-03 06:18:30.358079 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 06:18:30.358100 DEBUG BF_PLTFM PM_INTF QSFP    23 : curr-pres-st : 0 prev-pres-st : 1
2023-05-03 06:18:30.372963 DEBUG BF_PLTFM QSFP    23 : PRESENT
2023-05-03 06:18:30.402979 DEBUG BF_PLTFM QSFP    23 : SFF-8636
2023-05-03 06:18:30.403029 DEBUG BF_PLTFM QSFP    23 : Paged
2023-05-03 06:18:30.403050 DEBUG BF_PLTFM QSFP    23 : Lane count = 4
2023-05-03 06:18:30.816966 DEBUG BF_PLTFM QSFP    23 : Passive copper
2023-05-03 06:18:30.817019 DEBUG BF_PLTFM QSFP    23 : Update cache complete
2023-05-03 06:18:30.817040 DEBUG BF_PLTFM PM_INTF QSFP    23 : detect-st : 0 is-present : 1
2023-05-03 06:18:30.817078 DEBUG BF_PLTFM QSFPMSM 23 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-05-03 06:18:30.817110 DEBUG BF_PLTFM bf_pm_cold_init:813 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in default FSM
2023-05-03 06:18:30.817140 DEBUG BF_PLTFM bf_pm_cold_init:835 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in tx-mode FSM
2023-05-03 06:18:30.817859 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/0:1(an_eligibility)
2023-05-03 06:18:30.817934 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/0:1(ready)
2023-05-03 06:18:30.817958 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/1:1(an_eligibility)
2023-05-03 06:18:30.817979 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/1:1(ready)
2023-05-03 06:18:30.818000 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/2:1(an_eligibility)
2023-05-03 06:18:30.818020 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/2:1(ready)
2023-05-03 06:18:30.818040 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/3:1(an_eligibility)
2023-05-03 06:18:30.818060 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/3:1(ready)
2023-05-03 06:18:30.818081 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 06:18:30.818549 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/0:1(an_eligibility)
2023-05-03 06:18:30.818572 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/0:1(ready)
2023-05-03 06:18:30.818592 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/1:1(an_eligibility)
2023-05-03 06:18:30.818612 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/1:1(ready)
2023-05-03 06:18:30.818632 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/2:1(an_eligibility)
2023-05-03 06:18:30.818652 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/2:1(ready)
2023-05-03 06:18:30.818672 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/3:1(an_eligibility)
2023-05-03 06:18:30.818692 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/3:1(ready)
2023-05-03 06:18:30.818712 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 06:18:30.819173 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/0:1(an_eligibility)
2023-05-03 06:18:30.819194 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/0:1(ready)
2023-05-03 06:18:30.819214 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/1:1(an_eligibility)
2023-05-03 06:18:30.819234 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/1:1(ready)
2023-05-03 06:18:30.819254 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/2:1(an_eligibility)
2023-05-03 06:18:30.819274 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/2:1(ready)
2023-05-03 06:18:30.819294 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:17/3:1(an_eligibility)
2023-05-03 06:18:30.819313 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:17/3:1(ready)
2023-05-03 06:18:30.819353 DEBUG BF_PLTFM QSFPMSM 17 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 06:18:30.819816 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/0:1(an_eligibility)
2023-05-03 06:18:30.819838 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/0:1(ready)
2023-05-03 06:18:30.819858 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/1:1(an_eligibility)
2023-05-03 06:18:30.819878 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/1:1(ready)
2023-05-03 06:18:30.819897 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/2:1(an_eligibility)
2023-05-03 06:18:30.819917 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/2:1(ready)
2023-05-03 06:18:30.819937 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:18/3:1(an_eligibility)
2023-05-03 06:18:30.819957 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:18/3:1(ready)
2023-05-03 06:18:30.819977 DEBUG BF_PLTFM QSFPMSM 18 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 06:18:30.820009 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-05-03 06:18:30.820030 DEBUG BF_PLTFM QSFP    21 : True
2023-05-03 06:18:30.829011 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-05-03 06:18:30.841010 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_WAIT_T_RESET     (1ms)
2023-05-03 06:18:30.841555 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/0:1(an_eligibility)
2023-05-03 06:18:30.841583 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/0:1(ready)
2023-05-03 06:18:30.841605 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/1:1(an_eligibility)
2023-05-03 06:18:30.841626 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/1:1(ready)
2023-05-03 06:18:30.841646 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/2:1(an_eligibility)
2023-05-03 06:18:30.841665 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/2:1(ready)
2023-05-03 06:18:30.841685 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:23/3:1(an_eligibility)
2023-05-03 06:18:30.841705 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:23/3:1(ready)
2023-05-03 06:18:30.841726 DEBUG BF_PLTFM QSFPMSM 23 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-05-03 06:18:30.842912 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-05-03 06:18:30.842971 DEBUG BF_PLTFM QSFP    21 : False
2023-05-03 06:18:30.846408 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 68 add.
2023-05-03 06:18:30.846612 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 68
2023-05-03 06:18:30.846667 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:18:30.847492 INFO  BF_DVM Dev 0 port 68 added sts Success (0)
2023-05-03 06:18:30.847513 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:18:30.847526 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-05-03 06:18:30.847892 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 192 add.
2023-05-03 06:18:30.848069 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 192
2023-05-03 06:18:30.848109 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:18:30.848765 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:18:30.848784 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-05-03 06:18:30.848952 INFO  BF_DVM Dev 0 port 192 added sts Success (0)
2023-05-03 06:18:30.849339 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 196 add.
2023-05-03 06:18:30.849515 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 196
2023-05-03 06:18:30.849553 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:18:30.850418 INFO  BF_DVM Dev 0 port 196 added sts Success (0)
2023-05-03 06:18:30.850451 DEBUG BF_SWITCHD bf_switchd: dev_id 0 initialized
2023-05-03 06:18:30.850483 DEBUG BF_SWITCHD bf_switchd: initialized 1 devices
2023-05-03 06:18:30.850617 DEBUG BF_SWITCHD bf_switchd: thrift initialized for agent : 0
2023-05-03 06:18:30.850645 DEBUG BF_SWITCHD bf_switchd: spawning cli server thread
2023-05-03 06:18:30.850874 DEBUG BF_SWITCHD bf_switchd: spawning driver shell
2023-05-03 06:18:30.850978 DEBUG BF_SWITCHD bf_switchd: server started - listening on port 9999
2023-05-03 06:18:30.851963 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_T_RESET     --> QSFP_FSM_ST_WAIT_TON_TXDIS   (2000ms)
2023-05-03 06:18:32.071640 DEBUG BF_PLTFM PM_INTF QSFP Scan started..
2023-05-03 06:18:32.917883 DEBUG BF_PLTFM QSFP    21 : Clear existing alarms..
2023-05-03 06:18:32.933037 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 01 00 00 55 55 00 00 00 00
2023-05-03 06:18:32.933100 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 0 -> 9 : [3:0] Rx CDR LOL: 0 -> f
2023-05-03 06:18:32.933122 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 00 -> 01
2023-05-03 06:18:32.933142 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 00 -> 55
2023-05-03 06:18:32.933162 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 55
2023-05-03 06:18:32.933181 DEBUG BF_PLTFM QSFP    21 : Now check for current alarms..
2023-05-03 06:18:32.947997 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 00 00 00 00 00 00 00 00 00 00 00 00
2023-05-03 06:18:32.948061 DEBUG BF_PLTFM QSFP    21 : IntL : 0 -> 1
2023-05-03 06:18:32.948083 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> 0 : [3:0] Rx LOS: f -> 0
2023-05-03 06:18:32.948104 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 0 : [3:0] Rx CDR LOL: f -> 0
2023-05-03 06:18:32.948123 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 01 -> 00
2023-05-03 06:18:32.948143 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 55 -> 00
2023-05-03 06:18:32.948193 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 55 -> 00
2023-05-03 06:18:32.948229 DEBUG BF_PLTFM QSFP    21 : TX_DISABLE, mask=0xf, new value=1
2023-05-03 06:18:33.372052 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TON_TXDIS   --> QSFP_FSM_ST_WAIT_LOWPWR      (0ms)
2023-05-03 06:18:33.375708 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_LOWPWR      --> QSFP_FSM_ST_DP_DEACTIVATE    (0ms)
2023-05-03 06:18:33.376970 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_DP_DEACTIVATE    --> QSFP_FSM_ST_TOFF_LPMODE      (100ms)
2023-05-03 06:18:33.589044 DEBUG BF_PLTFM QSFP    21 : value read from qsfp Power Control byte : 0x0
2023-05-03 06:18:33.598005 DEBUG BF_PLTFM QSFP    21 : value Written to new Power Control byte : 0x1
2023-05-03 06:18:33.598547 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/0:0(an_eligibility)
2023-05-03 06:18:33.598577 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/0:1(ready)
2023-05-03 06:18:33.598599 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/1:0(an_eligibility)
2023-05-03 06:18:33.598619 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/1:1(ready)
2023-05-03 06:18:33.598640 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/2:0(an_eligibility)
2023-05-03 06:18:33.598659 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/2:1(ready)
2023-05-03 06:18:33.598680 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/3:0(an_eligibility)
2023-05-03 06:18:33.598699 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/3:1(ready)
2023-05-03 06:18:33.598720 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_TOFF_LPMODE      --> QSFP_FSM_ST_WAIT_TOFF_LPMODE (300ms)
2023-05-03 06:18:33.973246 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TOFF_LPMODE --> QSFP_FSM_ST_DETECTED         (300ms)
2023-05-03 06:18:34.289049 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 06:18:34.289136 DEBUG BF_PLTFM QSFP    21 : IntL : 1 -> 0
2023-05-03 06:18:34.289160 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: 0 -> f : [3:0] Rx LOS: 0 -> f
2023-05-03 06:18:34.289180 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 0 -> 9 : [3:0] Rx CDR LOL: 0 -> f
2023-05-03 06:18:34.289223 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 00 -> 55
2023-05-03 06:18:34.289243 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 55
2023-05-03 06:18:34.289262 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH1/2: 00 -> 11
2023-05-03 06:18:34.289281 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH3/4: 00 -> 11
2023-05-03 06:18:34.289300 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH1/2: 00 -> 55
2023-05-03 06:18:34.289319 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH3/4: 00 -> 55
2023-05-03 06:18:34.304028 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 06:18:34.304091 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 06:18:34.304113 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 06:18:34.304134 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 06:21:13.806025 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:21:13.806217 DEBUG BF_PORT 0:8: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:21:13.806251 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:8:64(speed):0(fec)
2023-05-03 06:21:13.806313 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:13.806442 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 06:21:13.806478 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:21:13.824182 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:21:13.824214 DEBUG BF_PORT MAC: DIS: 0:18:0 : ERROR! : ch0mode.ena = 0!
2023-05-03 06:21:13.824713 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 8 add.
2023-05-03 06:21:13.824943 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:21:13.824960 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:21:13.824972 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=8 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:21:13.825667 DEBUG BF_PORT 0:8: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:21:13.825712 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:8:64(speed):0(fec)
2023-05-03 06:21:13.825884 INFO  BF_DVM Dev 0 port 8 added sts Success (0)
2023-05-03 06:21:13.825909 INFO  BF_PM bf_pm_port_direction_clear:5226 0:15/0
2023-05-03 06:21:13.825937 DEBUG BF_PLTFM Extended Mac addr: 4:f8:f8:dd:20:e8 

2023-05-03 06:21:13.829028 DEBUG BF_PORT SDS :0:  8:0: MAP: Rx inv=1
2023-05-03 06:21:13.829192 DEBUG BF_PORT SDS :0:  8:0: MAP: Tx inv=1
2023-05-03 06:21:13.829331 DEBUG BF_PORT SDS :0:  8:1: MAP: Rx inv=1
2023-05-03 06:21:13.829462 DEBUG BF_PORT SDS :0:  8:1: MAP: Tx inv=1
2023-05-03 06:21:13.829589 DEBUG BF_PORT SDS :0:  8:2: MAP: Rx inv=0
2023-05-03 06:21:13.829709 DEBUG BF_PORT SDS :0:  8:2: MAP: Tx inv=1
2023-05-03 06:21:13.829828 DEBUG BF_PORT SDS :0:  8:3: MAP: Rx inv=0
2023-05-03 06:21:13.829945 DEBUG BF_PORT SDS :0:  8:3: MAP: Tx inv=1
2023-05-03 06:21:13.834890 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.0: AVDD
2023-05-03 06:21:13.835019 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.1: AVDD
2023-05-03 06:21:13.835146 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.2: AVDD
2023-05-03 06:21:13.835264 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.3: AVDD
2023-05-03 06:21:13.835305 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-05-03 06:21:13.835327 INFO  BF_PM bf_pm_port_direction_set:5407 0:15/0:0(port_dir)
2023-05-03 06:21:13.835339 INFO  BF_PM bf_pm_port_direction_configure:5276 0:15/0
2023-05-03 06:21:13.835356 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-05-03 06:21:13.835369 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:21:13.835394 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:21:13.835411 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:21:13.835437 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-05-03 06:21:13.835450 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-05-03 06:21:13.835462 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-05-03 06:21:13.835474 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:13.835558 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 06:21:13.835574 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:21:13.852271 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:21:13.852325 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-05-03 06:21:13.855465 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port=  8 : is COPPER
2023-05-03 06:21:13.855506 DEBUG BF_PORT port_mgr_port_enable:149:0:8:1(enb)
2023-05-03 06:21:13.855519 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:1(enb)
2023-05-03 06:21:13.855529 DEBUG BF_PORT PRT :0:  8:-: Enable
2023-05-03 06:21:13.855548 INFO  BF_TM Set dev:0 port:8 admin_state:1
2023-05-03 06:21:13.855560 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:21:13.855643 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:21:13.855683 DEBUG BF_PORT 0:0: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:21:13.855695 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:0:64(speed):0(fec)
2023-05-03 06:21:13.855713 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:13.855684 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:13.855799 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 06:21:13.855817 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:21:13.872868 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:21:13.887918 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:21:13.887966 DEBUG BF_PORT MAC: DIS: 0:16:0 : ERROR! : ch0mode.ena = 0!
2023-05-03 06:21:13.888346 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 0 add.
2023-05-03 06:21:13.888602 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:21:13.888633 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:21:13.888654 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=0 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-05-03 06:21:13.889328 DEBUG BF_PORT 0:0: 64(speed): 0(fec): 4(n_lanes)
2023-05-03 06:21:13.889345 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:0:64(speed):0(fec)
2023-05-03 06:21:13.889544 INFO  BF_DVM Dev 0 port 0 added sts Success (0)
2023-05-03 06:21:13.889559 INFO  BF_PM bf_pm_port_direction_clear:5226 0:16/0
2023-05-03 06:21:13.889573 DEBUG BF_PLTFM Extended Mac addr: 4:f8:f8:dd:20:ec 

2023-05-03 06:21:13.907083 DEBUG BF_PORT SDS :0:  0:0: MAP: Rx inv=0
2023-05-03 06:21:13.907283 DEBUG BF_PORT SDS :0:  0:0: MAP: Tx inv=1
2023-05-03 06:21:13.907423 DEBUG BF_PORT SDS :0:  0:1: MAP: Rx inv=0
2023-05-03 06:21:13.907554 DEBUG BF_PORT SDS :0:  0:1: MAP: Tx inv=1
2023-05-03 06:21:13.907685 DEBUG BF_PORT SDS :0:  0:2: MAP: Rx inv=1
2023-05-03 06:21:13.907814 DEBUG BF_PORT SDS :0:  0:2: MAP: Tx inv=1
2023-05-03 06:21:13.907944 DEBUG BF_PORT SDS :0:  0:3: MAP: Rx inv=1
2023-05-03 06:21:13.908073 DEBUG BF_PORT SDS :0:  0:3: MAP: Tx inv=1
2023-05-03 06:21:13.913183 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.0: AVDD
2023-05-03 06:21:13.913333 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.1: AVDD
2023-05-03 06:21:13.913464 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.2: AVDD
2023-05-03 06:21:13.913595 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.3: AVDD
2023-05-03 06:21:13.913644 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-05-03 06:21:13.913680 INFO  BF_PM bf_pm_port_direction_set:5407 0:16/0:0(port_dir)
2023-05-03 06:21:13.913701 INFO  BF_PM bf_pm_port_direction_configure:5276 0:16/0
2023-05-03 06:21:13.913725 INFO  BF_TM Set dev:0 port:0 admin_state:0
2023-05-03 06:21:13.913770 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:21:13.913813 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:21:13.913835 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:21:13.913856 DEBUG BF_PORT port_mgr_port_enable:149:0:0:0(enb)
2023-05-03 06:21:13.913877 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:0(enb)
2023-05-03 06:21:13.913899 DEBUG BF_PORT PRT :0:  0:-: Disable
2023-05-03 06:21:13.913922 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:13.914027 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 06:21:13.914058 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:21:13.931375 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:21:13.931419 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-05-03 06:21:13.931834 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:21:13.935467 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  0 : is COPPER
2023-05-03 06:21:13.935521 DEBUG BF_PORT port_mgr_port_enable:149:0:0:1(enb)
2023-05-03 06:21:13.935537 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:1(enb)
2023-05-03 06:21:13.935548 DEBUG BF_PORT PRT :0:  0:-: Enable
2023-05-03 06:21:13.935568 INFO  BF_TM Set dev:0 port:0 admin_state:1
2023-05-03 06:21:13.935580 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:21:13.935895 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:13.952413 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:21:13.954433 DEBUG BF_PORT FSM :0:0: 86: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:13.956162 DEBUG BF_PORT FSM :0:0: 87: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:13.957888 DEBUG BF_PORT FSM :0:0: 84: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:13.959607 DEBUG BF_PORT FSM :0:0: 85: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:13.959734 DEBUG BF_PORT FSM :0:  8:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:21:13.959749 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = false
2023-05-03 06:21:13.959761 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:21:13.959779 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:21:13.959798 DEBUG BF_PORT MAC: ENA: 0:18:0 : Enable channel
2023-05-03 06:21:13.960674 DEBUG BF_PORT FSM :0:  8:-: Serdes TX driver ON
2023-05-03 06:21:13.960689 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:21:13.960712 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port=  8 : is COPPER
2023-05-03 06:21:14.002998 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:21:14.015028 DEBUG BF_PORT FSM :0:0: 78: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:14.016823 DEBUG BF_PORT FSM :0:0: 79: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:14.018598 DEBUG BF_PORT FSM :0:0: 76: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:14.020390 DEBUG BF_PORT FSM :0:0: 77: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:14.020531 DEBUG BF_PORT FSM :0:  0:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:21:14.020566 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = false
2023-05-03 06:21:14.020599 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:21:14.020625 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:21:14.020656 DEBUG BF_PORT MAC: ENA: 0:16:0 : Enable channel
2023-05-03 06:21:14.021558 DEBUG BF_PORT FSM :0:  0:-: Serdes TX driver ON
2023-05-03 06:21:14.021581 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:21:14.021618 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  0 : is COPPER
2023-05-03 06:21:14.360997 DEBUG BF_PORT FSM :0:  8: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:21:14.361899 DEBUG BF_PORT FSM :0:  8:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.362709 DEBUG BF_PORT FSM :0:  8:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.363511 DEBUG BF_PORT FSM :0:  8:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.364315 DEBUG BF_PORT FSM :0:  8:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.364345 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:21:14.407186 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:21:14.421867 DEBUG BF_PORT FSM :0:  0: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:21:14.422702 DEBUG BF_PORT FSM :0:  0:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.423507 DEBUG BF_PORT FSM :0:  0:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.424311 DEBUG BF_PORT FSM :0:  0:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.425116 DEBUG BF_PORT FSM :0:  0:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:14.425141 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:21:14.468016 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:21:15.123511 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:21:15.123546 DEBUG BF_PORT FSM :0:  8:0: 1e06=320mV/ 40mV
2023-05-03 06:21:15.137196 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:21:15.137214 DEBUG BF_PORT FSM :0:  8:1: 1e06=340mV/ 40mV
2023-05-03 06:21:15.143488 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:21:15.143505 DEBUG BF_PORT FSM :0:  8:2: 1e06=300mV/ 40mV
2023-05-03 06:21:15.157157 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:21:15.157175 DEBUG BF_PORT FSM :0:  8:3: 1e06=340mV/ 40mV
2023-05-03 06:21:15.157185 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:21:15.157203 DEBUG BF_PORT FSM :0:  8:-: Enable MAC TX and RX for app logic
2023-05-03 06:21:15.157216 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = true
2023-05-03 06:21:15.157229 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = true
2023-05-03 06:21:15.157674 DEBUG BF_PORT 0:  8: ln:0 LOS=1 Port Dn
2023-05-03 06:21:15.158331 DEBUG BF_PORT 0:  8: ln:1 LOS=1 Port Dn
2023-05-03 06:21:15.159092 DEBUG BF_PORT 0:  8: ln:2 LOS=1 Port Dn
2023-05-03 06:21:15.159958 DEBUG BF_PORT 0:  8: ln:3 LOS=1 Port Dn
2023-05-03 06:21:15.160081 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:21:15.184073 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:21:15.184094 DEBUG BF_PORT FSM :0:  0:0: 1e06=320mV/ 40mV
2023-05-03 06:21:15.191402 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-05-03 06:21:15.191418 DEBUG BF_PORT FSM :0:  0:1: 1e06=280mV/ 40mV
2023-05-03 06:21:15.197723 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:21:15.197743 DEBUG BF_PORT FSM :0:  0:2: 1e06=300mV/ 40mV
2023-05-03 06:21:15.206086 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-05-03 06:21:15.206109 DEBUG BF_PORT FSM :0:  0:3: 1e06=260mV/ 40mV
2023-05-03 06:21:15.206119 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:21:15.206135 DEBUG BF_PORT FSM :0:  0:-: Enable MAC TX and RX for app logic
2023-05-03 06:21:15.206147 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = true
2023-05-03 06:21:15.206159 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = true
2023-05-03 06:21:15.206598 DEBUG BF_PORT 0:  0: ln:0 LOS=1 Port Dn
2023-05-03 06:21:15.207253 DEBUG BF_PORT 0:  0: ln:1 LOS=1 Port Dn
2023-05-03 06:21:15.208013 DEBUG BF_PORT 0:  0: ln:2 LOS=1 Port Dn
2023-05-03 06:21:15.208879 DEBUG BF_PORT 0:  0: ln:3 LOS=1 Port Dn
2023-05-03 06:21:15.209002 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:21:15.260354 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:15.309372 DEBUG BF_PORT FSM :0:  0:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:15.368402 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:15.417431 DEBUG BF_PORT FSM :0:  0:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:15.417935 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:21:15.468993 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:15.569753 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:15.570265 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:21:15.570293 DEBUG BF_PORT 0:  8: --- Up
2023-05-03 06:21:15.570338 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : UP
2023-05-03 06:21:15.574073 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:21:16.019438 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:16.019521 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:21:16.019547 DEBUG BF_PORT 0:  0: --- Up
2023-05-03 06:21:16.019592 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : UP
2023-05-03 06:21:16.023102 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:21:37.056270 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:21:37.056367 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 15/0 
2023-05-03 06:21:37.056411 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-05-03 06:21:37.056444 INFO  BF_PM bf_pm_port_direction_set:5407 0:15/0:0(port_dir)
2023-05-03 06:21:37.056465 INFO  BF_PM bf_pm_port_direction_configure:5276 0:15/0
2023-05-03 06:21:37.056491 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-05-03 06:21:37.056514 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:21:37.056559 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:21:37.056580 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:21:37.056599 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-05-03 06:21:37.056619 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-05-03 06:21:37.056641 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-05-03 06:21:37.056663 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:37.056767 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 06:21:37.056794 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:21:37.073717 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : DOWN
2023-05-03 06:21:37.073794 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (8) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:21:37.077200 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:21:37.077269 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:21:37.077282 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:21:37.077294 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:21:37.077325 DEBUG BF_PORT port_mgr_port_enable:149:0:8:1(enb)
2023-05-03 06:21:37.077337 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:1(enb)
2023-05-03 06:21:37.077348 DEBUG BF_PORT PRT :0:  8:-: Enable
2023-05-03 06:21:37.077370 INFO  BF_TM Set dev:0 port:8 admin_state:1
2023-05-03 06:21:37.077381 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:21:37.077415 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-05-03 06:21:37.077472 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:21:37.077488 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 16/0 
2023-05-03 06:21:37.077539 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-05-03 06:21:37.077559 INFO  BF_PM bf_pm_port_direction_set:5407 0:16/0:0(port_dir)
2023-05-03 06:21:37.077570 INFO  BF_PM bf_pm_port_direction_configure:5276 0:16/0
2023-05-03 06:21:37.077583 INFO  BF_TM Set dev:0 port:0 admin_state:0
2023-05-03 06:21:37.077594 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:21:37.077614 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:21:37.077625 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:21:37.077636 DEBUG BF_PORT port_mgr_port_enable:149:0:0:0(enb)
2023-05-03 06:21:37.077646 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:0(enb)
2023-05-03 06:21:37.077657 DEBUG BF_PORT PRT :0:  0:-: Disable
2023-05-03 06:21:37.077668 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:37.077693 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:37.077755 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 06:21:37.077776 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:21:37.093753 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:21:37.109670 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : DOWN
2023-05-03 06:21:37.109753 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (0) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:21:37.113204 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:21:37.113272 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:21:37.113286 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:21:37.113298 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:21:37.113328 DEBUG BF_PORT port_mgr_port_enable:149:0:0:1(enb)
2023-05-03 06:21:37.113341 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:1(enb)
2023-05-03 06:21:37.113351 DEBUG BF_PORT PRT :0:  0:-: Enable
2023-05-03 06:21:37.113372 INFO  BF_TM Set dev:0 port:0 admin_state:1
2023-05-03 06:21:37.113383 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:21:37.113417 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-05-03 06:21:37.113592 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:21:37.129982 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:21:37.144434 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:21:37.156350 DEBUG BF_PORT FSM :0:0: 86: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.158129 DEBUG BF_PORT FSM :0:0: 87: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.159902 DEBUG BF_PORT FSM :0:0: 84: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.161685 DEBUG BF_PORT FSM :0:0: 85: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.161825 DEBUG BF_PORT FSM :0:  8:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:21:37.161850 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = false
2023-05-03 06:21:37.161874 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:21:37.161899 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:21:37.161932 DEBUG BF_PORT MAC: ENA: 0:18:0 : Enable channel
2023-05-03 06:21:37.162827 DEBUG BF_PORT FSM :0:  8:-: Serdes TX driver ON
2023-05-03 06:21:37.162850 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:21:37.162890 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port=  8 : is COPPER
2023-05-03 06:21:37.180776 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:21:37.192727 DEBUG BF_PORT FSM :0:0: 78: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.194533 DEBUG BF_PORT FSM :0:0: 79: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.196308 DEBUG BF_PORT FSM :0:0: 76: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.198079 DEBUG BF_PORT FSM :0:0: 77: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:21:37.198215 DEBUG BF_PORT FSM :0:  0:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:21:37.198239 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = false
2023-05-03 06:21:37.198263 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:21:37.198286 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:21:37.198318 DEBUG BF_PORT MAC: ENA: 0:16:0 : Enable channel
2023-05-03 06:21:37.199213 DEBUG BF_PORT FSM :0:  0:-: Serdes TX driver ON
2023-05-03 06:21:37.199236 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:21:37.199273 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  0 : is COPPER
2023-05-03 06:21:37.562943 DEBUG BF_PORT FSM :0:  8: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:21:37.563823 DEBUG BF_PORT FSM :0:  8:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.564635 DEBUG BF_PORT FSM :0:  8:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.565447 DEBUG BF_PORT FSM :0:  8:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.566242 DEBUG BF_PORT FSM :0:  8:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.566268 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:21:37.609116 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:21:37.609534 DEBUG BF_PORT FSM :0:  0: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:21:37.610351 DEBUG BF_PORT FSM :0:  0:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.611153 DEBUG BF_PORT FSM :0:  0:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.611952 DEBUG BF_PORT FSM :0:  0:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.612773 DEBUG BF_PORT FSM :0:  0:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:21:37.612811 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:21:37.655689 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:21:38.316980 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:21:38.317048 DEBUG BF_PORT FSM :0:  8:0: 1e06=300mV/ 40mV
2023-05-03 06:21:38.330927 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:21:38.330955 DEBUG BF_PORT FSM :0:  8:1: 1e06=340mV/ 40mV
2023-05-03 06:21:38.346679 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:21:38.346696 DEBUG BF_PORT FSM :0:  8:2: 1e06=300mV/ 40mV
2023-05-03 06:21:38.360315 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:21:38.360331 DEBUG BF_PORT FSM :0:  8:3: 1e06=340mV/ 40mV
2023-05-03 06:21:38.360342 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:21:38.360359 DEBUG BF_PORT FSM :0:  8:-: Enable MAC TX and RX for app logic
2023-05-03 06:21:38.360371 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = true
2023-05-03 06:21:38.360384 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = true
2023-05-03 06:21:38.360827 DEBUG BF_PORT 0:  8: ln:0 LOS=1 Port Dn
2023-05-03 06:21:38.361478 DEBUG BF_PORT 0:  8: ln:1 LOS=1 Port Dn
2023-05-03 06:21:38.362233 DEBUG BF_PORT 0:  8: ln:2 LOS=1 Port Dn
2023-05-03 06:21:38.363097 DEBUG BF_PORT 0:  8: ln:3 LOS=1 Port Dn
2023-05-03 06:21:38.363217 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:21:38.378680 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:21:38.378697 DEBUG BF_PORT FSM :0:  0:0: 1e06=320mV/ 40mV
2023-05-03 06:21:38.386002 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-05-03 06:21:38.386017 DEBUG BF_PORT FSM :0:  0:1: 1e06=280mV/ 40mV
2023-05-03 06:21:38.393342 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-05-03 06:21:38.393358 DEBUG BF_PORT FSM :0:  0:2: 1e06=280mV/ 40mV
2023-05-03 06:21:38.399596 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:21:38.399611 DEBUG BF_PORT FSM :0:  0:3: 1e06=300mV/ 40mV
2023-05-03 06:21:38.399621 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:21:38.399636 DEBUG BF_PORT FSM :0:  0:-: Enable MAC TX and RX for app logic
2023-05-03 06:21:38.399648 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = true
2023-05-03 06:21:38.399660 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = true
2023-05-03 06:21:38.400104 DEBUG BF_PORT 0:  0: ln:0 LOS=1 Port Dn
2023-05-03 06:21:38.400756 DEBUG BF_PORT 0:  0: ln:1 LOS=1 Port Dn
2023-05-03 06:21:38.401514 DEBUG BF_PORT 0:  0: ln:2 LOS=1 Port Dn
2023-05-03 06:21:38.402376 DEBUG BF_PORT 0:  0: ln:3 LOS=1 Port Dn
2023-05-03 06:21:38.402495 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:21:38.463424 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.502655 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.571438 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.610678 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.672137 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.711397 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.772724 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.773212 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:21:38.773239 DEBUG BF_PORT 0:  8: --- Up
2023-05-03 06:21:38.773278 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : UP
2023-05-03 06:21:38.776244 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:21:38.812188 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:21:38.812689 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:21:38.812718 DEBUG BF_PORT 0:  0: --- Up
2023-05-03 06:21:38.812770 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : UP
2023-05-03 06:21:38.816174 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:22:31.589523 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 98 00 00 00 55 55 11 11 55 55
2023-05-03 06:22:31.589621 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 8
2023-05-03 06:22:31.604499 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 06:22:31.604543 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 06:22:31.604565 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 06:22:31.889543 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 06:22:31.889611 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 8 -> f
2023-05-03 06:22:31.904517 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 06:22:31.904563 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 06:22:31.904596 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 06:22:45.642417 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:22:45.642513 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 15/0 
2023-05-03 06:22:45.642563 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-05-03 06:22:45.642601 INFO  BF_PM bf_pm_port_direction_set:5407 0:15/0:0(port_dir)
2023-05-03 06:22:45.642625 INFO  BF_PM bf_pm_port_direction_configure:5276 0:15/0
2023-05-03 06:22:45.642656 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-05-03 06:22:45.642683 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:22:45.642747 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:22:45.642793 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:22:45.642813 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-05-03 06:22:45.642834 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-05-03 06:22:45.642856 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-05-03 06:22:45.642878 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:22:45.642986 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 06:22:45.643013 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:22:45.660011 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : DOWN
2023-05-03 06:22:45.660080 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (8) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:22:45.663585 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:22:45.663634 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:22:45.663648 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:22:45.663661 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:22:45.663692 DEBUG BF_PORT port_mgr_port_enable:149:0:8:1(enb)
2023-05-03 06:22:45.663705 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:1(enb)
2023-05-03 06:22:45.663717 DEBUG BF_PORT PRT :0:  8:-: Enable
2023-05-03 06:22:45.663740 INFO  BF_TM Set dev:0 port:8 admin_state:1
2023-05-03 06:22:45.663752 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:22:45.663780 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-05-03 06:22:45.663835 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:22:45.663852 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 16/0 
2023-05-03 06:22:45.663834 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:22:45.663874 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-05-03 06:22:45.663905 INFO  BF_PM bf_pm_port_direction_set:5407 0:16/0:0(port_dir)
2023-05-03 06:22:45.663918 INFO  BF_PM bf_pm_port_direction_configure:5276 0:16/0
2023-05-03 06:22:45.663931 INFO  BF_TM Set dev:0 port:0 admin_state:0
2023-05-03 06:22:45.663942 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:22:45.663961 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:22:45.663973 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:22:45.663984 DEBUG BF_PORT port_mgr_port_enable:149:0:0:0(enb)
2023-05-03 06:22:45.663995 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:0(enb)
2023-05-03 06:22:45.664007 DEBUG BF_PORT PRT :0:  0:-: Disable
2023-05-03 06:22:45.664019 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:22:45.664108 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 06:22:45.664127 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:22:45.679708 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:22:45.695574 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : DOWN
2023-05-03 06:22:45.695663 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (0) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:22:45.707614 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:22:45.707696 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:22:45.707721 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:22:45.707757 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:22:45.707809 DEBUG BF_PORT port_mgr_port_enable:149:0:0:1(enb)
2023-05-03 06:22:45.707826 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:1(enb)
2023-05-03 06:22:45.707840 DEBUG BF_PORT PRT :0:  0:-: Enable
2023-05-03 06:22:45.707866 INFO  BF_TM Set dev:0 port:0 admin_state:1
2023-05-03 06:22:45.707881 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:22:45.707914 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-05-03 06:22:45.708074 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:22:45.724580 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:22:45.730415 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:22:45.742398 DEBUG BF_PORT FSM :0:0: 86: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.744167 DEBUG BF_PORT FSM :0:0: 87: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.745921 DEBUG BF_PORT FSM :0:0: 84: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.747667 DEBUG BF_PORT FSM :0:0: 85: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.747796 DEBUG BF_PORT FSM :0:  8:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:22:45.747818 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = false
2023-05-03 06:22:45.747839 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:22:45.747862 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:22:45.747891 DEBUG BF_PORT MAC: ENA: 0:18:0 : Enable channel
2023-05-03 06:22:45.748778 DEBUG BF_PORT FSM :0:  8:-: Serdes TX driver ON
2023-05-03 06:22:45.748796 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:22:45.748828 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port=  8 : is COPPER
2023-05-03 06:22:45.775398 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:22:45.787412 DEBUG BF_PORT FSM :0:0: 78: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.789197 DEBUG BF_PORT FSM :0:0: 79: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.790960 DEBUG BF_PORT FSM :0:0: 76: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.792731 DEBUG BF_PORT FSM :0:0: 77: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:22:45.792858 DEBUG BF_PORT FSM :0:  0:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:22:45.792876 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = false
2023-05-03 06:22:45.792893 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:22:45.792911 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:22:45.792935 DEBUG BF_PORT MAC: ENA: 0:16:0 : Enable channel
2023-05-03 06:22:45.793810 DEBUG BF_PORT FSM :0:  0:-: Serdes TX driver ON
2023-05-03 06:22:45.793824 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:22:45.793851 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  0 : is COPPER
2023-05-03 06:22:46.148994 DEBUG BF_PORT FSM :0:  8: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:22:46.149889 DEBUG BF_PORT FSM :0:  8:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.150698 DEBUG BF_PORT FSM :0:  8:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.151501 DEBUG BF_PORT FSM :0:  8:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.152297 DEBUG BF_PORT FSM :0:  8:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.152327 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:22:46.195133 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:22:46.195544 DEBUG BF_PORT FSM :0:  0: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:22:46.196356 DEBUG BF_PORT FSM :0:  0:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.197162 DEBUG BF_PORT FSM :0:  0:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.197961 DEBUG BF_PORT FSM :0:  0:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.198764 DEBUG BF_PORT FSM :0:  0:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:22:46.198821 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:22:46.241630 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:22:46.910484 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:22:46.910522 DEBUG BF_PORT FSM :0:  8:0: 1e06=340mV/ 40mV
2023-05-03 06:22:46.925232 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:22:46.925250 DEBUG BF_PORT FSM :0:  8:1: 1e06=320mV/ 40mV
2023-05-03 06:22:46.935667 DEBUG BF_PORT Upper eye edge: +/- 110 mV (ht=220mV)
2023-05-03 06:22:46.935682 DEBUG BF_PORT FSM :0:  8:2: 1e06=220mV/ 40mV
2023-05-03 06:22:46.949319 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:22:46.949338 DEBUG BF_PORT FSM :0:  8:3: 1e06=340mV/ 40mV
2023-05-03 06:22:46.949348 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:22:46.949366 DEBUG BF_PORT FSM :0:  8:-: Enable MAC TX and RX for app logic
2023-05-03 06:22:46.949379 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = true
2023-05-03 06:22:46.949391 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = true
2023-05-03 06:22:46.949832 DEBUG BF_PORT 0:  8: ln:0 LOS=1 Port Dn
2023-05-03 06:22:46.950482 DEBUG BF_PORT 0:  8: ln:1 LOS=1 Port Dn
2023-05-03 06:22:46.951251 DEBUG BF_PORT 0:  8: ln:2 LOS=1 Port Dn
2023-05-03 06:22:46.952111 DEBUG BF_PORT 0:  8: ln:3 LOS=1 Port Dn
2023-05-03 06:22:46.952230 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:22:46.967649 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:22:46.967666 DEBUG BF_PORT FSM :0:  0:0: 1e06=320mV/ 40mV
2023-05-03 06:22:46.974949 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-05-03 06:22:46.974965 DEBUG BF_PORT FSM :0:  0:1: 1e06=280mV/ 40mV
2023-05-03 06:22:46.981190 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:22:46.981204 DEBUG BF_PORT FSM :0:  0:2: 1e06=300mV/ 40mV
2023-05-03 06:22:46.988481 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-05-03 06:22:46.988497 DEBUG BF_PORT FSM :0:  0:3: 1e06=280mV/ 40mV
2023-05-03 06:22:46.988507 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:22:46.988522 DEBUG BF_PORT FSM :0:  0:-: Enable MAC TX and RX for app logic
2023-05-03 06:22:46.988533 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = true
2023-05-03 06:22:46.988545 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = true
2023-05-03 06:22:46.988983 DEBUG BF_PORT 0:  0: ln:0 LOS=1 Port Dn
2023-05-03 06:22:46.989631 DEBUG BF_PORT 0:  0: ln:1 LOS=1 Port Dn
2023-05-03 06:22:46.990387 DEBUG BF_PORT 0:  0: ln:2 LOS=1 Port Dn
2023-05-03 06:22:46.991250 DEBUG BF_PORT 0:  0: ln:3 LOS=1 Port Dn
2023-05-03 06:22:46.991369 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:22:47.052310 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.091577 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.160271 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.199541 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.261154 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.300320 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.361762 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.362248 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:22:47.362273 DEBUG BF_PORT 0:  8: --- Up
2023-05-03 06:22:47.362311 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : UP
2023-05-03 06:22:47.365599 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:22:47.401036 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:22:47.401552 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:22:47.401578 DEBUG BF_PORT 0:  0: --- Up
2023-05-03 06:22:47.401615 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : UP
2023-05-03 06:22:47.404649 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:28:49.855809 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:28:49.855904 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 15/0 
2023-05-03 06:28:49.855950 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-05-03 06:28:49.855984 INFO  BF_PM bf_pm_port_direction_set:5407 0:15/0:0(port_dir)
2023-05-03 06:28:49.856007 INFO  BF_PM bf_pm_port_direction_configure:5276 0:15/0
2023-05-03 06:28:49.856034 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-05-03 06:28:49.856058 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:28:49.856105 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:28:49.856128 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:28:49.856166 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-05-03 06:28:49.856189 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-05-03 06:28:49.856215 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-05-03 06:28:49.856238 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:28:49.856345 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 06:28:49.856375 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:28:49.873462 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : DOWN
2023-05-03 06:28:49.873527 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (8) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:28:49.876926 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:28:49.877012 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:28:49.877038 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:28:49.877062 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:28:49.877117 DEBUG BF_PORT port_mgr_port_enable:149:0:8:1(enb)
2023-05-03 06:28:49.877143 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:1(enb)
2023-05-03 06:28:49.877165 DEBUG BF_PORT PRT :0:  8:-: Enable
2023-05-03 06:28:49.877206 INFO  BF_TM Set dev:0 port:8 admin_state:1
2023-05-03 06:28:49.877230 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:28:49.877283 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-05-03 06:28:49.877285 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:28:49.877337 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:28:49.877356 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 16/0 
2023-05-03 06:28:49.877379 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-05-03 06:28:49.877397 INFO  BF_PM bf_pm_port_direction_set:5407 0:16/0:0(port_dir)
2023-05-03 06:28:49.877409 INFO  BF_PM bf_pm_port_direction_configure:5276 0:16/0
2023-05-03 06:28:49.877422 INFO  BF_TM Set dev:0 port:0 admin_state:0
2023-05-03 06:28:49.877435 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:28:49.877455 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:28:49.877467 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:28:49.877478 DEBUG BF_PORT port_mgr_port_enable:149:0:0:0(enb)
2023-05-03 06:28:49.877489 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:0(enb)
2023-05-03 06:28:49.877501 DEBUG BF_PORT PRT :0:  0:-: Disable
2023-05-03 06:28:49.877528 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:28:49.877616 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 06:28:49.877633 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:28:49.893104 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:28:49.909021 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : DOWN
2023-05-03 06:28:49.909101 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (0) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:28:49.911886 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:28:49.911961 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:28:49.911983 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:28:49.912003 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:28:49.912062 DEBUG BF_PORT port_mgr_port_enable:149:0:0:1(enb)
2023-05-03 06:28:49.912087 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:1(enb)
2023-05-03 06:28:49.912105 DEBUG BF_PORT PRT :0:  0:-: Enable
2023-05-03 06:28:49.912138 INFO  BF_TM Set dev:0 port:0 admin_state:1
2023-05-03 06:28:49.912185 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:28:49.912240 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-05-03 06:28:49.912237 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:28:49.928676 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:28:49.929549 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:28:49.941609 DEBUG BF_PORT FSM :0:0: 78: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.943385 DEBUG BF_PORT FSM :0:0: 79: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.945148 DEBUG BF_PORT FSM :0:0: 76: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.946916 DEBUG BF_PORT FSM :0:0: 77: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.947053 DEBUG BF_PORT FSM :0:  0:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:28:49.947077 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = false
2023-05-03 06:28:49.947101 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:28:49.947126 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:28:49.947158 DEBUG BF_PORT MAC: ENA: 0:16:0 : Enable channel
2023-05-03 06:28:49.948052 DEBUG BF_PORT FSM :0:  0:-: Serdes TX driver ON
2023-05-03 06:28:49.948072 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:28:49.948110 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  0 : is COPPER
2023-05-03 06:28:49.948975 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:28:49.960640 DEBUG BF_PORT FSM :0:0: 86: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.962396 DEBUG BF_PORT FSM :0:0: 87: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.964134 DEBUG BF_PORT FSM :0:0: 84: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.965881 DEBUG BF_PORT FSM :0:0: 85: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:28:49.966011 DEBUG BF_PORT FSM :0:  8:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:28:49.966031 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = false
2023-05-03 06:28:49.966049 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:28:49.966068 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:28:49.966094 DEBUG BF_PORT MAC: ENA: 0:18:0 : Enable channel
2023-05-03 06:28:49.966976 DEBUG BF_PORT FSM :0:  8:-: Serdes TX driver ON
2023-05-03 06:28:49.966995 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:28:49.967023 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port=  8 : is COPPER
2023-05-03 06:28:49.978918 DEBUG BF_PORT FSM :0:  0: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:28:49.979710 DEBUG BF_PORT FSM :0:  0:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:49.980486 DEBUG BF_PORT FSM :0:  0:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:49.981256 DEBUG BF_PORT FSM :0:  0:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:49.982020 DEBUG BF_PORT FSM :0:  0:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:49.982034 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:28:50.025320 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:28:50.367409 DEBUG BF_PORT FSM :0:  8: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:28:50.368282 DEBUG BF_PORT FSM :0:  8:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:50.369085 DEBUG BF_PORT FSM :0:  8:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:50.369877 DEBUG BF_PORT FSM :0:  8:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:50.370667 DEBUG BF_PORT FSM :0:  8:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:28:50.370688 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:28:50.413975 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:28:50.564533 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:28:50.564568 DEBUG BF_PORT FSM :0:  0:0: 1e06=320mV/ 40mV
2023-05-03 06:28:50.570818 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:28:50.570833 DEBUG BF_PORT FSM :0:  0:1: 1e06=300mV/ 40mV
2023-05-03 06:28:50.577062 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:28:50.577077 DEBUG BF_PORT FSM :0:  0:2: 1e06=300mV/ 40mV
2023-05-03 06:28:50.584366 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-05-03 06:28:50.584381 DEBUG BF_PORT FSM :0:  0:3: 1e06=280mV/ 40mV
2023-05-03 06:28:50.584391 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:28:50.584408 DEBUG BF_PORT FSM :0:  0:-: Enable MAC TX and RX for app logic
2023-05-03 06:28:50.584420 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = true
2023-05-03 06:28:50.584433 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = true
2023-05-03 06:28:50.584874 DEBUG BF_PORT 0:  0: ln:0 LOS=1 Port Dn
2023-05-03 06:28:50.585524 DEBUG BF_PORT 0:  0: ln:1 LOS=1 Port Dn
2023-05-03 06:28:50.586276 DEBUG BF_PORT 0:  0: ln:2 LOS=1 Port Dn
2023-05-03 06:28:50.587138 DEBUG BF_PORT 0:  0: ln:3 LOS=1 Port Dn
2023-05-03 06:28:50.587255 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:28:50.687542 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:50.726374 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:50.795629 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:50.826903 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:50.827389 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:28:50.827413 DEBUG BF_PORT 0:  0: --- Up
2023-05-03 06:28:50.827453 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : UP
2023-05-03 06:28:50.830924 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:28:51.121894 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:28:51.121950 DEBUG BF_PORT FSM :0:  8:0: 1e06=300mV/ 40mV
2023-05-03 06:28:51.136733 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:28:51.136751 DEBUG BF_PORT FSM :0:  8:1: 1e06=320mV/ 40mV
2023-05-03 06:28:51.142988 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:28:51.143002 DEBUG BF_PORT FSM :0:  8:2: 1e06=300mV/ 40mV
2023-05-03 06:28:51.156578 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:28:51.156594 DEBUG BF_PORT FSM :0:  8:3: 1e06=340mV/ 40mV
2023-05-03 06:28:51.156604 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:28:51.156632 DEBUG BF_PORT FSM :0:  8:-: Enable MAC TX and RX for app logic
2023-05-03 06:28:51.156646 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = true
2023-05-03 06:28:51.156658 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = true
2023-05-03 06:28:51.157101 DEBUG BF_PORT 0:  8: ln:0 LOS=1 Port Dn
2023-05-03 06:28:51.157751 DEBUG BF_PORT 0:  8: ln:1 LOS=1 Port Dn
2023-05-03 06:28:51.158505 DEBUG BF_PORT 0:  8: ln:2 LOS=1 Port Dn
2023-05-03 06:28:51.159365 DEBUG BF_PORT 0:  8: ln:3 LOS=1 Port Dn
2023-05-03 06:28:51.159482 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:28:51.259542 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:51.367814 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:51.468420 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:51.569073 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:28:51.569567 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:28:51.569593 DEBUG BF_PORT 0:  8: --- Up
2023-05-03 06:28:51.569632 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : UP
2023-05-03 06:28:51.572925 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:29:17.438478 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:29:17.438574 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 15/0 
2023-05-03 06:29:17.438740 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-05-03 06:29:17.438776 INFO  BF_PM bf_pm_port_direction_set:5407 0:15/0:0(port_dir)
2023-05-03 06:29:17.438798 INFO  BF_PM bf_pm_port_direction_configure:5276 0:15/0
2023-05-03 06:29:17.438824 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-05-03 06:29:17.438861 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:29:17.438910 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:29:17.438933 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:29:17.438954 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-05-03 06:29:17.438976 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-05-03 06:29:17.439001 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-05-03 06:29:17.439025 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:29:17.439134 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 06:29:17.439165 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:29:17.456328 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : DOWN
2023-05-03 06:29:17.456394 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (8) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:29:17.460057 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:29:17.460139 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:29:17.460197 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:29:17.460221 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:29:17.460275 DEBUG BF_PORT port_mgr_port_enable:149:0:8:1(enb)
2023-05-03 06:29:17.460299 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:1(enb)
2023-05-03 06:29:17.460319 DEBUG BF_PORT PRT :0:  8:-: Enable
2023-05-03 06:29:17.460358 INFO  BF_TM Set dev:0 port:8 admin_state:1
2023-05-03 06:29:17.460380 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:29:17.460428 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-05-03 06:29:17.460500 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:29:17.460529 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 16/0 
2023-05-03 06:29:17.460512 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:29:17.460553 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-05-03 06:29:17.460572 INFO  BF_PM bf_pm_port_direction_set:5407 0:16/0:0(port_dir)
2023-05-03 06:29:17.460583 INFO  BF_PM bf_pm_port_direction_configure:5276 0:16/0
2023-05-03 06:29:17.460595 INFO  BF_TM Set dev:0 port:0 admin_state:0
2023-05-03 06:29:17.460606 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:29:17.460626 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:29:17.460637 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:29:17.460647 DEBUG BF_PORT port_mgr_port_enable:149:0:0:0(enb)
2023-05-03 06:29:17.460658 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:0(enb)
2023-05-03 06:29:17.460669 DEBUG BF_PORT PRT :0:  0:-: Disable
2023-05-03 06:29:17.460680 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:29:17.460767 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 06:29:17.460786 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:29:17.476223 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:29:17.492131 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : DOWN
2023-05-03 06:29:17.492220 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (0) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:29:17.507032 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:29:17.507097 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:29:17.507116 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:29:17.507132 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:29:17.507171 DEBUG BF_PORT port_mgr_port_enable:149:0:0:1(enb)
2023-05-03 06:29:17.507189 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:1(enb)
2023-05-03 06:29:17.507204 DEBUG BF_PORT PRT :0:  0:-: Enable
2023-05-03 06:29:17.507232 INFO  BF_TM Set dev:0 port:0 admin_state:1
2023-05-03 06:29:17.507248 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:29:17.507284 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-05-03 06:29:17.507406 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:29:17.523821 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:29:17.526969 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:29:17.538645 DEBUG BF_PORT FSM :0:0: 86: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.540374 DEBUG BF_PORT FSM :0:0: 87: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.542106 DEBUG BF_PORT FSM :0:0: 84: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.543842 DEBUG BF_PORT FSM :0:0: 85: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.543969 DEBUG BF_PORT FSM :0:  8:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:29:17.543989 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = false
2023-05-03 06:29:17.544009 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:29:17.544029 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:29:17.544056 DEBUG BF_PORT MAC: ENA: 0:18:0 : Enable channel
2023-05-03 06:29:17.544940 DEBUG BF_PORT FSM :0:  8:-: Serdes TX driver ON
2023-05-03 06:29:17.544961 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:29:17.544992 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port=  8 : is COPPER
2023-05-03 06:29:17.552802 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:29:17.564555 DEBUG BF_PORT FSM :0:0: 78: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.566335 DEBUG BF_PORT FSM :0:0: 79: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.568094 DEBUG BF_PORT FSM :0:0: 76: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.569852 DEBUG BF_PORT FSM :0:0: 77: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:29:17.569987 DEBUG BF_PORT FSM :0:  0:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:29:17.570011 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = false
2023-05-03 06:29:17.570034 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:29:17.570058 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:29:17.570090 DEBUG BF_PORT MAC: ENA: 0:16:0 : Enable channel
2023-05-03 06:29:17.570984 DEBUG BF_PORT FSM :0:  0:-: Serdes TX driver ON
2023-05-03 06:29:17.571004 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:29:17.571040 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  0 : is COPPER
2023-05-03 06:29:17.574119 DEBUG BF_PORT FSM :0:  0: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:29:17.574925 DEBUG BF_PORT FSM :0:  0:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.575690 DEBUG BF_PORT FSM :0:  0:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.576448 DEBUG BF_PORT FSM :0:  0:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.577207 DEBUG BF_PORT FSM :0:  0:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.577219 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:29:17.620507 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:29:17.945162 DEBUG BF_PORT FSM :0:  8: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:29:17.946027 DEBUG BF_PORT FSM :0:  8:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.946820 DEBUG BF_PORT FSM :0:  8:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.947608 DEBUG BF_PORT FSM :0:  8:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.948401 DEBUG BF_PORT FSM :0:  8:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:29:17.948430 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:29:17.991702 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:29:18.208430 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:29:18.208461 DEBUG BF_PORT FSM :0:  0:0: 1e06=320mV/ 40mV
2023-05-03 06:29:18.214689 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:29:18.214707 DEBUG BF_PORT FSM :0:  0:1: 1e06=300mV/ 40mV
2023-05-03 06:29:18.220940 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:29:18.220956 DEBUG BF_PORT FSM :0:  0:2: 1e06=300mV/ 40mV
2023-05-03 06:29:18.227187 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:29:18.227201 DEBUG BF_PORT FSM :0:  0:3: 1e06=300mV/ 40mV
2023-05-03 06:29:18.227212 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:29:18.227229 DEBUG BF_PORT FSM :0:  0:-: Enable MAC TX and RX for app logic
2023-05-03 06:29:18.227241 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = true
2023-05-03 06:29:18.227254 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = true
2023-05-03 06:29:18.227694 DEBUG BF_PORT 0:  0: ln:0 LOS=1 Port Dn
2023-05-03 06:29:18.228347 DEBUG BF_PORT 0:  0: ln:1 LOS=1 Port Dn
2023-05-03 06:29:18.229108 DEBUG BF_PORT 0:  0: ln:2 LOS=1 Port Dn
2023-05-03 06:29:18.229975 DEBUG BF_PORT 0:  0: ln:3 LOS=1 Port Dn
2023-05-03 06:29:18.230094 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:29:18.321591 DEBUG BF_PORT FSM :0:  0:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:29:18.330257 DEBUG BF_PORT FSM :0:  0:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:29:18.330741 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-05-03 06:29:18.631058 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:29:18.631103 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:29:18.631126 DEBUG BF_PORT 0:  0: --- Up
2023-05-03 06:29:18.631165 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : UP
2023-05-03 06:29:18.634068 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:29:18.707672 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:29:18.707701 DEBUG BF_PORT FSM :0:  8:0: 1e06=320mV/ 40mV
2023-05-03 06:29:18.721308 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:29:18.721326 DEBUG BF_PORT FSM :0:  8:1: 1e06=340mV/ 40mV
2023-05-03 06:29:18.737077 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:29:18.737093 DEBUG BF_PORT FSM :0:  8:2: 1e06=300mV/ 40mV
2023-05-03 06:29:18.751724 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:29:18.751742 DEBUG BF_PORT FSM :0:  8:3: 1e06=320mV/ 40mV
2023-05-03 06:29:18.751752 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:29:18.751769 DEBUG BF_PORT FSM :0:  8:-: Enable MAC TX and RX for app logic
2023-05-03 06:29:18.751781 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = true
2023-05-03 06:29:18.751794 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = true
2023-05-03 06:29:18.752236 DEBUG BF_PORT 0:  8: ln:0 LOS=1 Port Dn
2023-05-03 06:29:18.752888 DEBUG BF_PORT 0:  8: ln:1 LOS=1 Port Dn
2023-05-03 06:29:18.753642 DEBUG BF_PORT 0:  8: ln:2 LOS=1 Port Dn
2023-05-03 06:29:18.754501 DEBUG BF_PORT 0:  8: ln:3 LOS=1 Port Dn
2023-05-03 06:29:18.754618 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:29:18.854801 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:29:18.962679 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:29:19.063285 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:29:19.163872 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:29:19.164366 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:29:19.164397 DEBUG BF_PORT 0:  8: --- Up
2023-05-03 06:29:19.164438 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : UP
2023-05-03 06:29:19.168035 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:30:06.707369 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:30:06.707468 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 15/0 
2023-05-03 06:30:06.707517 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-05-03 06:30:06.707552 INFO  BF_PM bf_pm_port_direction_set:5407 0:15/0:0(port_dir)
2023-05-03 06:30:06.707573 INFO  BF_PM bf_pm_port_direction_configure:5276 0:15/0
2023-05-03 06:30:06.707600 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-05-03 06:30:06.707639 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:30:06.707691 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:30:06.707716 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:30:06.707739 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-05-03 06:30:06.707762 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-05-03 06:30:06.707789 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-05-03 06:30:06.707814 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:30:06.707927 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 06:30:06.707959 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:30:06.725036 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : DOWN
2023-05-03 06:30:06.725107 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (8) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:30:06.728305 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 06:30:06.728389 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 06:30:06.728414 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 06:30:06.728436 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:30:06.728490 DEBUG BF_PORT port_mgr_port_enable:149:0:8:1(enb)
2023-05-03 06:30:06.728514 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:1(enb)
2023-05-03 06:30:06.728535 DEBUG BF_PORT PRT :0:  8:-: Enable
2023-05-03 06:30:06.728574 INFO  BF_TM Set dev:0 port:8 admin_state:1
2023-05-03 06:30:06.728595 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:30:06.728643 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-05-03 06:30:06.728726 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-05-03 06:30:06.728743 DEBUG BF_PM bf_pm_port_add_with_lanes:5673 port already exists for dev : 0 : front port : 16/0 
2023-05-03 06:30:06.728765 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-05-03 06:30:06.728785 INFO  BF_PM bf_pm_port_direction_set:5407 0:16/0:0(port_dir)
2023-05-03 06:30:06.728796 INFO  BF_PM bf_pm_port_direction_configure:5276 0:16/0
2023-05-03 06:30:06.728809 INFO  BF_TM Set dev:0 port:0 admin_state:0
2023-05-03 06:30:06.728821 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:30:06.728840 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:30:06.728853 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:30:06.728864 DEBUG BF_PORT port_mgr_port_enable:149:0:0:0(enb)
2023-05-03 06:30:06.728875 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:0(enb)
2023-05-03 06:30:06.728887 DEBUG BF_PORT PRT :0:  0:-: Disable
2023-05-03 06:30:06.728898 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:30:06.728986 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 06:30:06.729004 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:30:06.728984 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:30:06.747917 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:30:06.760755 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : DOWN
2023-05-03 06:30:06.760884 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (0) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 06:30:06.764299 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 06:30:06.764378 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 06:30:06.764394 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 06:30:06.764407 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:30:06.764438 DEBUG BF_PORT port_mgr_port_enable:149:0:0:1(enb)
2023-05-03 06:30:06.764453 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:1(enb)
2023-05-03 06:30:06.764465 DEBUG BF_PORT PRT :0:  0:-: Enable
2023-05-03 06:30:06.764487 INFO  BF_TM Set dev:0 port:0 admin_state:1
2023-05-03 06:30:06.764499 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:30:06.764528 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-05-03 06:30:06.764587 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 06:30:06.780980 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-05-03 06:30:06.781845 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:30:06.793864 DEBUG BF_PORT FSM :0:0: 78: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.795669 DEBUG BF_PORT FSM :0:0: 79: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.797468 DEBUG BF_PORT FSM :0:0: 76: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.799248 DEBUG BF_PORT FSM :0:0: 77: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.799386 DEBUG BF_PORT FSM :0:  0:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:30:06.799413 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = false
2023-05-03 06:30:06.799435 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 06:30:06.799457 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 06:30:06.799487 DEBUG BF_PORT MAC: ENA: 0:16:0 : Enable channel
2023-05-03 06:30:06.800386 DEBUG BF_PORT FSM :0:  0:-: Serdes TX driver ON
2023-05-03 06:30:06.800411 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:30:06.800451 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  0 : is COPPER
2023-05-03 06:30:06.801316 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-05-03 06:30:06.813310 DEBUG BF_PORT FSM :0:0: 86: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.815085 DEBUG BF_PORT FSM :0:0: 87: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.816846 DEBUG BF_PORT FSM :0:0: 84: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.818612 DEBUG BF_PORT FSM :0:0: 85: Tx loop bandwidth setting: 503h <1283>
2023-05-03 06:30:06.818745 DEBUG BF_PORT FSM :0:  8:-: Disable MAC CH TX/RX, toggle swreset
2023-05-03 06:30:06.818767 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = false
2023-05-03 06:30:06.818792 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 06:30:06.818825 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 06:30:06.818856 DEBUG BF_PORT MAC: ENA: 0:18:0 : Enable channel
2023-05-03 06:30:06.819745 DEBUG BF_PORT FSM :0:  8:-: Serdes TX driver ON
2023-05-03 06:30:06.819766 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-05-03 06:30:06.819798 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port=  8 : is COPPER
2023-05-03 06:30:06.831382 DEBUG BF_PORT FSM :0:  0: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:30:06.832165 DEBUG BF_PORT FSM :0:  0:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:06.832940 DEBUG BF_PORT FSM :0:  0:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:06.833727 DEBUG BF_PORT FSM :0:  0:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:06.834511 DEBUG BF_PORT FSM :0:  0:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:06.834531 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:30:06.877359 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:30:07.219872 DEBUG BF_PORT FSM :0:  8: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-05-03 06:30:07.220732 DEBUG BF_PORT FSM :0:  8:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:07.221540 DEBUG BF_PORT FSM :0:  8:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:07.222342 DEBUG BF_PORT FSM :0:  8:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:07.223145 DEBUG BF_PORT FSM :0:  8:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-05-03 06:30:07.223170 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-05-03 06:30:07.266016 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-05-03 06:30:07.415387 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-05-03 06:30:07.415413 DEBUG BF_PORT FSM :0:  0:0: 1e06=340mV/ 40mV
2023-05-03 06:30:07.421633 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:30:07.421653 DEBUG BF_PORT FSM :0:  0:1: 1e06=300mV/ 40mV
2023-05-03 06:30:07.428967 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-05-03 06:30:07.428983 DEBUG BF_PORT FSM :0:  0:2: 1e06=280mV/ 40mV
2023-05-03 06:30:07.435248 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:30:07.435276 DEBUG BF_PORT FSM :0:  0:3: 1e06=300mV/ 40mV
2023-05-03 06:30:07.435287 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:30:07.435304 DEBUG BF_PORT FSM :0:  0:-: Enable MAC TX and RX for app logic
2023-05-03 06:30:07.435317 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = true
2023-05-03 06:30:07.435330 DEBUG BF_PORT MAC: 0:16:0 :  set tx enable = true
2023-05-03 06:30:07.435772 DEBUG BF_PORT 0:  0: ln:0 LOS=1 Port Dn
2023-05-03 06:30:07.436431 DEBUG BF_PORT 0:  0: ln:1 LOS=1 Port Dn
2023-05-03 06:30:07.437194 DEBUG BF_PORT 0:  0: ln:2 LOS=1 Port Dn
2023-05-03 06:30:07.438064 DEBUG BF_PORT 0:  0: ln:3 LOS=1 Port Dn
2023-05-03 06:30:07.438186 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:30:07.538433 DEBUG BF_PORT FSM :0:  0:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:07.578478 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:07.646533 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:07.679090 DEBUG BF_PORT FSM :0:  0:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:07.679586 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:30:07.679614 DEBUG BF_PORT 0:  0: --- Up
2023-05-03 06:30:07.679653 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : UP
2023-05-03 06:30:07.683318 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2023-05-03 06:30:07.982477 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:30:07.982505 DEBUG BF_PORT FSM :0:  8:0: 1e06=320mV/ 40mV
2023-05-03 06:30:07.995137 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-05-03 06:30:07.995154 DEBUG BF_PORT FSM :0:  8:1: 1e06=360mV/ 40mV
2023-05-03 06:30:08.001403 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-05-03 06:30:08.001425 DEBUG BF_PORT FSM :0:  8:2: 1e06=300mV/ 40mV
2023-05-03 06:30:08.016154 DEBUG BF_PORT Upper eye edge: +/- 160 mV (ht=320mV)
2023-05-03 06:30:08.016178 DEBUG BF_PORT FSM :0:  8:3: 1e06=320mV/ 40mV
2023-05-03 06:30:08.016190 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2023-05-03 06:30:08.016207 DEBUG BF_PORT FSM :0:  8:-: Enable MAC TX and RX for app logic
2023-05-03 06:30:08.016219 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = true
2023-05-03 06:30:08.016232 DEBUG BF_PORT MAC: 0:18:0 :  set tx enable = true
2023-05-03 06:30:08.016673 DEBUG BF_PORT 0:  8: ln:0 LOS=1 Port Dn
2023-05-03 06:30:08.017330 DEBUG BF_PORT 0:  8: ln:1 LOS=1 Port Dn
2023-05-03 06:30:08.018092 DEBUG BF_PORT 0:  8: ln:2 LOS=1 Port Dn
2023-05-03 06:30:08.018959 DEBUG BF_PORT 0:  8: ln:3 LOS=1 Port Dn
2023-05-03 06:30:08.019081 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-05-03 06:30:08.119373 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:08.227594 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:08.328509 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:08.429250 DEBUG BF_PORT FSM :0:  8:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-05-03 06:30:08.429755 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-05-03 06:30:08.429783 DEBUG BF_PORT 0:  8: --- Up
2023-05-03 06:30:08.429821 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : UP
2023-05-03 06:30:08.433307 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2023-05-03 06:43:41.789375 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 f8 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 06:43:41.789481 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: f -> 8
2023-05-03 06:43:41.804344 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 06:43:41.804407 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 06:43:41.804431 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 06:43:42.112338 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 06:43:42.112409 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: 8 -> f
2023-05-03 06:43:42.127383 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 06:43:42.127444 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 06:43:42.127466 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 06:51:10.288101 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 06:51:10.288230 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 06:51:10.303089 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 06:51:10.589083 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 06:51:10.589134 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 06:51:10.604108 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:33:06.111277 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 90 00 00 00 55 55 11 11 55 55
2023-05-03 07:33:06.111379 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 0
2023-05-03 07:33:06.126300 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 07:33:06.126367 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 07:33:06.126390 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 07:33:06.126411 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:33:06.389273 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 07:33:06.389339 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 0 -> f
2023-05-03 07:33:06.404267 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 07:33:06.404340 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 07:33:06.404375 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 07:33:06.404397 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:37:06.112737 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 07:37:06.112837 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 07:37:06.127744 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:37:06.388723 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 07:37:06.388789 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 07:37:06.403730 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:47:01.588424 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 07:47:01.588528 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 07:47:01.603478 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:47:01.889471 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 07:47:01.889536 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 07:47:01.904444 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:47:30.989653 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 07:47:30.989740 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 07:47:31.004657 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 07:47:31.288647 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 07:47:31.288713 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 07:47:31.303663 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 08:12:08.189920 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 f8 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 08:12:08.190018 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: f -> 8
2023-05-03 08:12:08.204922 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 08:12:08.204995 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 08:12:08.205028 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 08:12:08.488902 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 08:12:08.488968 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: 8 -> f
2023-05-03 08:12:08.503905 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 08:12:08.503946 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 08:12:08.503966 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 08:17:31.288864 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 08:17:31.288967 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 08:17:31.303855 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 08:17:31.588847 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 08:17:31.588903 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 08:17:31.603878 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 08:31:19.889243 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 08:31:19.889346 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 08:31:19.904275 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 08:31:20.188256 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 08:31:20.188317 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 08:31:20.203277 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 08:51:16.289727 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 90 00 00 00 55 55 11 11 55 55
2023-05-03 08:51:16.289844 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 0
2023-05-03 08:51:16.304715 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 08:51:16.304761 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 08:51:16.304782 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 08:51:16.304804 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 08:51:16.588723 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 08:51:16.588780 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 0 -> f
2023-05-03 08:51:16.603713 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 08:51:16.603755 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 08:51:16.603777 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 08:51:16.603798 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 08:59:41.188874 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 98 00 00 00 55 55 11 11 55 55
2023-05-03 08:59:41.188973 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 8
2023-05-03 08:59:41.203847 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 08:59:41.203911 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 08:59:41.203935 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 08:59:41.488873 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 08:59:41.488938 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 8 -> f
2023-05-03 08:59:41.503883 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 08:59:41.503946 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 08:59:41.503969 DEBUG BF_PLTFM QSFP    21 : dev_port=38 : LOS=1
2023-05-03 09:46:09.688926 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9c 00 00 00 55 55 11 11 55 55
2023-05-03 09:46:09.689034 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> c
2023-05-03 09:46:09.703900 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 09:46:09.703992 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 09:46:09.988893 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 09:46:09.988956 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: c -> f
2023-05-03 09:46:10.003904 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 09:46:10.003984 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 10:22:01.288934 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 10:22:01.289035 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 10:22:01.303946 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 10:22:01.588929 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 10:22:01.588994 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 10:22:01.603937 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 10:30:43.589068 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 fc 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 10:30:43.589171 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: f -> c
2023-05-03 10:30:43.604071 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 10:30:43.604115 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 10:30:43.889117 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 10:30:43.889185 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: c -> f
2023-05-03 10:30:43.904121 DEBUG BF_PLTFM QSFP    21 : dev_port=36 : LOS=1
2023-05-03 10:30:43.904219 DEBUG BF_PLTFM QSFP    21 : dev_port=37 : LOS=1
2023-05-03 10:46:44.188970 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 97 00 00 00 55 55 11 11 55 55
2023-05-03 10:46:44.189074 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: f -> 7
2023-05-03 10:46:44.203998 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 10:46:44.488970 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 00 ff 00 9f 00 00 00 55 55 11 11 55 55
2023-05-03 10:46:44.489022 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 9 -> 9 : [3:0] Rx CDR LOL: 7 -> f
2023-05-03 10:46:44.503997 DEBUG BF_PLTFM QSFP    21 : dev_port=39 : LOS=1
2023-05-03 10:52:24.973419 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:24.973508 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:24.973537 ERROR BF_PLTFM CP2112 id 0 error count 1

2023-05-03 10:52:24.973665 ERROR BF_PLTFM Error in select_qsfp port 20

2023-05-03 10:52:24.973749 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:24.973775 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:24.973796 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:24.973825 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:24.973847 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:24.973869 ERROR BF_PLTFM CP2112 id 0 error count 2

2023-05-03 10:52:24.973930 ERROR BF_PLTFM Error in unselect_qsfp port 20

2023-05-03 10:52:24.973992 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:24.974016 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:24.974037 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:24.974079 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:24.974124 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:24.974144 ERROR BF_PLTFM CP2112 id 0 error count 3

2023-05-03 10:52:24.974192 ERROR BF_PLTFM Error in select_qsfp port 20

2023-05-03 10:52:24.974261 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:24.974283 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:24.974301 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:24.974329 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:24.974349 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:24.974368 ERROR BF_PLTFM CP2112 id 0 error count 4

2023-05-03 10:52:24.974425 ERROR BF_PLTFM Error in unselect_qsfp port 20

2023-05-03 10:52:24.974470 DEBUG BF_PLTFM QSFP    21 : REMOVED
2023-05-03 10:52:24.974508 DEBUG BF_PLTFM QSFP    21 : Removal detected
2023-05-03 10:52:26.071353 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:26.071428 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:26.071452 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:26.071496 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:26.071518 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:26.071537 ERROR BF_PLTFM CP2112 id 0 error count 5

2023-05-03 10:52:26.071621 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:26.071682 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:26.071705 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:26.071724 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:26.071757 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:26.071786 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:26.071806 ERROR BF_PLTFM CP2112 id 0 error count 6

2023-05-03 10:52:26.071852 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:26.071918 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:28.071440 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:28.071521 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:28.071543 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:28.071575 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:28.071596 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:28.071616 ERROR BF_PLTFM CP2112 id 0 error count 7

2023-05-03 10:52:28.071727 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:28.071804 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:28.071826 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:28.071872 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:28.071902 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:28.071938 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:28.071958 ERROR BF_PLTFM CP2112 id 0 error count 8

2023-05-03 10:52:28.072006 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:28.072055 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:30.071741 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:30.071840 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:30.071863 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:30.071894 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:30.071915 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:30.071936 ERROR BF_PLTFM CP2112 id 0 error count 9

2023-05-03 10:52:30.072040 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:30.072136 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:30.072203 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:30.072228 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:30.072259 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:30.072280 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:30.072300 ERROR BF_PLTFM CP2112 id 0 error count 10

2023-05-03 10:52:30.072367 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:30.072451 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:32.071357 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:32.071435 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:32.071457 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:32.071498 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:32.071520 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:32.071540 ERROR BF_PLTFM CP2112 id 0 error count 11

2023-05-03 10:52:32.071638 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:32.071735 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:32.071774 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:32.071803 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:32.071842 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:32.071862 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:32.071882 ERROR BF_PLTFM CP2112 id 0 error count 12

2023-05-03 10:52:32.071949 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:32.072060 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:34.071455 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:34.071524 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:34.071545 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:34.071574 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:34.071595 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:34.071615 ERROR BF_PLTFM CP2112 id 0 error count 13

2023-05-03 10:52:34.071708 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:34.071805 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:34.071843 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:34.071871 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:34.071901 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:34.071921 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:34.071940 ERROR BF_PLTFM CP2112 id 0 error count 14

2023-05-03 10:52:34.071996 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:34.072073 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:36.071498 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:36.071569 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:36.071590 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:36.071620 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:36.071640 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:36.071660 ERROR BF_PLTFM CP2112 id 0 error count 15

2023-05-03 10:52:36.071762 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:36.071864 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:36.071901 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:36.071921 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:36.071950 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:36.071970 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:36.071989 ERROR BF_PLTFM CP2112 id 0 error count 16

2023-05-03 10:52:36.072060 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:36.072142 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:38.071979 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:38.072056 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:38.072078 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:38.072108 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:38.072182 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:38.072216 ERROR BF_PLTFM CP2112 id 0 error count 17

2023-05-03 10:52:38.072322 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:38.072423 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:38.072459 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:38.072478 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:38.072507 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:38.072527 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:38.072552 ERROR BF_PLTFM CP2112 id 0 error count 18

2023-05-03 10:52:38.072623 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:38.072674 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:40.071452 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:40.071522 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:40.071543 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:40.071573 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:40.071594 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:40.071614 ERROR BF_PLTFM CP2112 id 0 error count 19

2023-05-03 10:52:40.071696 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:40.071755 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:40.071776 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:40.071795 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:40.071822 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:40.071841 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:40.071860 ERROR BF_PLTFM CP2112 id 0 error count 20

2023-05-03 10:52:40.071905 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:40.071951 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:42.071625 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:42.071694 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:42.071715 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:42.071745 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:42.071765 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:42.071785 ERROR BF_PLTFM CP2112 id 0 error count 21

2023-05-03 10:52:42.071867 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:42.071925 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:42.071967 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:42.071987 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:42.072015 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:42.072034 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:42.072054 ERROR BF_PLTFM CP2112 id 0 error count 22

2023-05-03 10:52:42.072100 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:42.072147 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:44.071935 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:44.072013 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:44.072034 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:44.072065 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:44.072085 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:44.072105 ERROR BF_PLTFM CP2112 id 0 error count 23

2023-05-03 10:52:44.072251 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:44.072365 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:44.072394 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:44.072413 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:44.072441 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:44.072461 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:44.072481 ERROR BF_PLTFM CP2112 id 0 error count 24

2023-05-03 10:52:44.072548 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:44.072631 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:46.072369 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:46.072439 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:46.072460 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:46.072491 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:46.072512 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:46.072532 ERROR BF_PLTFM CP2112 id 0 error count 25

2023-05-03 10:52:46.072633 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:46.072735 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:46.072770 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:46.072799 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:46.072828 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:46.072848 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:46.072889 ERROR BF_PLTFM CP2112 id 0 error count 26

2023-05-03 10:52:46.072959 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:46.073041 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:48.072251 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:48.072320 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:48.072341 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:48.072370 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:48.072391 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:48.072411 ERROR BF_PLTFM CP2112 id 0 error count 27

2023-05-03 10:52:48.072492 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:48.072583 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:48.072616 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:48.072644 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:48.072685 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:48.072716 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:48.072745 ERROR BF_PLTFM CP2112 id 0 error count 28

2023-05-03 10:52:48.072805 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:48.072882 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:50.071625 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:50.071701 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:50.071722 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:50.071751 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:50.071772 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:50.071792 ERROR BF_PLTFM CP2112 id 0 error count 29

2023-05-03 10:52:50.071878 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:50.071974 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:50.072009 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:50.072036 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:50.072065 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:50.072085 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:50.072104 ERROR BF_PLTFM CP2112 id 0 error count 30

2023-05-03 10:52:50.072203 ERROR BF_PLTFM triggering BMC->CPLD 0 to generate 9 CLOCKs

2023-05-03 10:52:51.884390 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:51.884522 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:52.071513 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:52.071594 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:52.071616 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:52.071659 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:52.071684 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:52.071705 ERROR BF_PLTFM CP2112 id 0 error count 1

2023-05-03 10:52:52.071779 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:52.071844 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:52.071866 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:52.071885 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:52.071912 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:52.071932 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:52.071951 ERROR BF_PLTFM CP2112 id 0 error count 2

2023-05-03 10:52:52.071997 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:52.072060 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:54.071807 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:54.071881 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:54.071902 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:54.071932 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:54.071953 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:54.071973 ERROR BF_PLTFM CP2112 id 0 error count 3

2023-05-03 10:52:54.072061 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 2

2023-05-03 10:52:54.072186 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:54.072229 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:54.072260 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:54.072304 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:54.072338 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:54.072368 ERROR BF_PLTFM CP2112 id 0 error count 4

2023-05-03 10:52:54.072453 ERROR BF_PLTFM Error in opening the common PCA9548 for pca9535 3

2023-05-03 10:52:54.072581 ERROR BF_PLTFM PM_INTF QSFP Error Communication Failed with Hardware: in scanning qsfps at qsfp_scan_timer_cb:479

2023-05-03 10:52:54.930774 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=84h
2023-05-03 10:52:54.930844 INFO  BF_DVM Dev 0 port 132 removed sts Object not found (6)
2023-05-03 10:52:54.930873 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=85h
2023-05-03 10:52:54.930894 INFO  BF_DVM Dev 0 port 133 removed sts Object not found (6)
2023-05-03 10:52:54.930915 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=86h
2023-05-03 10:52:54.930934 INFO  BF_DVM Dev 0 port 134 removed sts Object not found (6)
2023-05-03 10:52:54.930954 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=87h
2023-05-03 10:52:54.930993 INFO  BF_DVM Dev 0 port 135 removed sts Object not found (6)
2023-05-03 10:52:54.931015 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ch
2023-05-03 10:52:54.931035 INFO  BF_DVM Dev 0 port 140 removed sts Object not found (6)
2023-05-03 10:52:54.931055 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8dh
2023-05-03 10:52:54.931074 INFO  BF_DVM Dev 0 port 141 removed sts Object not found (6)
2023-05-03 10:52:54.931094 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8eh
2023-05-03 10:52:54.931114 INFO  BF_DVM Dev 0 port 142 removed sts Object not found (6)
2023-05-03 10:52:54.931134 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8fh
2023-05-03 10:52:54.931153 INFO  BF_DVM Dev 0 port 143 removed sts Object not found (6)
2023-05-03 10:52:54.931174 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=94h
2023-05-03 10:52:54.931193 INFO  BF_DVM Dev 0 port 148 removed sts Object not found (6)
2023-05-03 10:52:54.931214 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=95h
2023-05-03 10:52:54.931233 INFO  BF_DVM Dev 0 port 149 removed sts Object not found (6)
2023-05-03 10:52:54.931253 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=96h
2023-05-03 10:52:54.931273 INFO  BF_DVM Dev 0 port 150 removed sts Object not found (6)
2023-05-03 10:52:54.931292 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=97h
2023-05-03 10:52:54.931312 INFO  BF_DVM Dev 0 port 151 removed sts Object not found (6)
2023-05-03 10:52:54.931332 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ch
2023-05-03 10:52:54.931352 INFO  BF_DVM Dev 0 port 156 removed sts Object not found (6)
2023-05-03 10:52:54.931372 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9dh
2023-05-03 10:52:54.931391 INFO  BF_DVM Dev 0 port 157 removed sts Object not found (6)
2023-05-03 10:52:54.931411 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9eh
2023-05-03 10:52:54.931431 INFO  BF_DVM Dev 0 port 158 removed sts Object not found (6)
2023-05-03 10:52:54.931451 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9fh
2023-05-03 10:52:54.931470 INFO  BF_DVM Dev 0 port 159 removed sts Object not found (6)
2023-05-03 10:52:54.931490 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a4h
2023-05-03 10:52:54.931511 INFO  BF_DVM Dev 0 port 164 removed sts Object not found (6)
2023-05-03 10:52:54.931531 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a5h
2023-05-03 10:52:54.931550 INFO  BF_DVM Dev 0 port 165 removed sts Object not found (6)
2023-05-03 10:52:54.931570 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a6h
2023-05-03 10:52:54.931590 INFO  BF_DVM Dev 0 port 166 removed sts Object not found (6)
2023-05-03 10:52:54.931610 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a7h
2023-05-03 10:52:54.931629 INFO  BF_DVM Dev 0 port 167 removed sts Object not found (6)
2023-05-03 10:52:54.931649 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ach
2023-05-03 10:52:54.931669 INFO  BF_DVM Dev 0 port 172 removed sts Object not found (6)
2023-05-03 10:52:54.931689 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=adh
2023-05-03 10:52:54.931708 INFO  BF_DVM Dev 0 port 173 removed sts Object not found (6)
2023-05-03 10:52:54.931737 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aeh
2023-05-03 10:52:54.931757 INFO  BF_DVM Dev 0 port 174 removed sts Object not found (6)
2023-05-03 10:52:54.931777 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=afh
2023-05-03 10:52:54.931797 INFO  BF_DVM Dev 0 port 175 removed sts Object not found (6)
2023-05-03 10:52:54.931817 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b4h
2023-05-03 10:52:54.931836 INFO  BF_DVM Dev 0 port 180 removed sts Object not found (6)
2023-05-03 10:52:54.931856 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b5h
2023-05-03 10:52:54.931876 INFO  BF_DVM Dev 0 port 181 removed sts Object not found (6)
2023-05-03 10:52:54.931896 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b6h
2023-05-03 10:52:54.931915 INFO  BF_DVM Dev 0 port 182 removed sts Object not found (6)
2023-05-03 10:52:54.931935 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b7h
2023-05-03 10:52:54.931955 INFO  BF_DVM Dev 0 port 183 removed sts Object not found (6)
2023-05-03 10:52:54.931975 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bch
2023-05-03 10:52:54.931994 INFO  BF_DVM Dev 0 port 188 removed sts Object not found (6)
2023-05-03 10:52:54.932014 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bdh
2023-05-03 10:52:54.932034 INFO  BF_DVM Dev 0 port 189 removed sts Object not found (6)
2023-05-03 10:52:54.932053 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=beh
2023-05-03 10:52:54.932073 INFO  BF_DVM Dev 0 port 190 removed sts Object not found (6)
2023-05-03 10:52:54.932093 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bfh
2023-05-03 10:52:54.932112 INFO  BF_DVM Dev 0 port 191 removed sts Object not found (6)
2023-05-03 10:52:54.932132 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=38h
2023-05-03 10:52:54.932179 INFO  BF_DVM Dev 0 port 56 removed sts Object not found (6)
2023-05-03 10:52:54.932213 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=39h
2023-05-03 10:52:54.932233 INFO  BF_DVM Dev 0 port 57 removed sts Object not found (6)
2023-05-03 10:52:54.932253 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ah
2023-05-03 10:52:54.932273 INFO  BF_DVM Dev 0 port 58 removed sts Object not found (6)
2023-05-03 10:52:54.932293 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3bh
2023-05-03 10:52:54.932312 INFO  BF_DVM Dev 0 port 59 removed sts Object not found (6)
2023-05-03 10:52:54.932332 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=30h
2023-05-03 10:52:54.932352 INFO  BF_DVM Dev 0 port 48 removed sts Object not found (6)
2023-05-03 10:52:54.932372 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=31h
2023-05-03 10:52:54.932391 INFO  BF_DVM Dev 0 port 49 removed sts Object not found (6)
2023-05-03 10:52:54.932411 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=32h
2023-05-03 10:52:54.932431 INFO  BF_DVM Dev 0 port 50 removed sts Object not found (6)
2023-05-03 10:52:54.932451 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=33h
2023-05-03 10:52:54.932470 INFO  BF_DVM Dev 0 port 51 removed sts Object not found (6)
2023-05-03 10:52:54.932490 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=28h
2023-05-03 10:52:54.932510 INFO  BF_DVM Dev 0 port 40 removed sts Object not found (6)
2023-05-03 10:52:54.932540 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=29h
2023-05-03 10:52:54.932560 INFO  BF_DVM Dev 0 port 41 removed sts Object not found (6)
2023-05-03 10:52:54.932580 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ah
2023-05-03 10:52:54.932599 INFO  BF_DVM Dev 0 port 42 removed sts Object not found (6)
2023-05-03 10:52:54.932619 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2bh
2023-05-03 10:52:54.932638 INFO  BF_DVM Dev 0 port 43 removed sts Object not found (6)
2023-05-03 10:52:54.932658 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=20h
2023-05-03 10:52:54.932678 INFO  BF_DVM Dev 0 port 32 removed sts Object not found (6)
2023-05-03 10:52:54.932698 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=21h
2023-05-03 10:52:54.932717 INFO  BF_DVM Dev 0 port 33 removed sts Object not found (6)
2023-05-03 10:52:54.932737 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=22h
2023-05-03 10:52:54.932756 INFO  BF_DVM Dev 0 port 34 removed sts Object not found (6)
2023-05-03 10:52:54.932776 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=23h
2023-05-03 10:52:54.932795 INFO  BF_DVM Dev 0 port 35 removed sts Object not found (6)
2023-05-03 10:52:54.932816 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=18h
2023-05-03 10:52:54.932837 INFO  BF_DVM Dev 0 port 24 removed sts Object not found (6)
2023-05-03 10:52:54.932857 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=19h
2023-05-03 10:52:54.932876 INFO  BF_DVM Dev 0 port 25 removed sts Object not found (6)
2023-05-03 10:52:54.932896 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ah
2023-05-03 10:52:54.932915 INFO  BF_DVM Dev 0 port 26 removed sts Object not found (6)
2023-05-03 10:52:54.932935 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1bh
2023-05-03 10:52:54.932954 INFO  BF_DVM Dev 0 port 27 removed sts Object not found (6)
2023-05-03 10:52:54.932975 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=10h
2023-05-03 10:52:54.932994 INFO  BF_DVM Dev 0 port 16 removed sts Object not found (6)
2023-05-03 10:52:54.933014 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=11h
2023-05-03 10:52:54.933033 INFO  BF_DVM Dev 0 port 17 removed sts Object not found (6)
2023-05-03 10:52:54.933053 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=12h
2023-05-03 10:52:54.933072 INFO  BF_DVM Dev 0 port 18 removed sts Object not found (6)
2023-05-03 10:52:54.933092 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=13h
2023-05-03 10:52:54.933111 INFO  BF_DVM Dev 0 port 19 removed sts Object not found (6)
2023-05-03 10:52:54.933135 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-05-03 10:52:54.933170 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 10:52:54.933218 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 10:52:54.933241 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 10:52:54.933262 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-05-03 10:52:54.933285 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-05-03 10:52:54.933310 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-05-03 10:52:54.933334 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-05-03 10:52:54.933446 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-05-03 10:52:54.933489 DEBUG BF_PORT MAC: 0:18:0 :  set rx enable = false
2023-05-03 10:52:54.950614 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (8) : DOWN
2023-05-03 10:52:54.950683 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (8) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 10:52:54.950721 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:54.950735 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:54.950745 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:54.950760 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:54.950770 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:54.950782 ERROR BF_PLTFM CP2112 id 0 error count 5

2023-05-03 10:52:54.950834 ERROR BF_PLTFM Unable to set led on port down event for dev : 0 : front port : 15/0 : Unknown error (-1)
2023-05-03 10:52:54.950908 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-05-03 10:52:54.950947 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 10:52:54.950967 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 10:52:54.950985 DEBUG BF_PORT MAC: DIS: 0:18:0 : Disable channel
2023-05-03 10:52:54.951027 DEBUG BF_PORT port_mgr_port_remove:106:0:8:0(direction)
2023-05-03 10:52:54.951075 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:8:0(direction)
2023-05-03 10:52:54.951613 INFO  BF_TM Remove dev:0 port:8 direction:0
2023-05-03 10:52:54.951813 INFO  BF_TM Remove dev:0 port:8 direction:1
2023-05-03 10:52:54.951839 INFO  BF_TM Delete dev:0 port:8
2023-05-03 10:52:54.951880 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-05-03 10:52:54.951902 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-05-03 10:52:54.951954 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=8 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-05-03 10:52:54.952143 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 8 remove.
2023-05-03 10:52:54.952533 DEBUG BF_PORT port_mgr_port_remove:106:0:8:1(direction)
2023-05-03 10:52:54.952550 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:8:1(direction)
2023-05-03 10:52:54.952734 INFO  BF_DVM Dev 0 port 8 removed sts Success (0)
2023-05-03 10:52:54.952751 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9h
2023-05-03 10:52:54.952762 INFO  BF_DVM Dev 0 port 9 removed sts Object not found (6)
2023-05-03 10:52:54.952773 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ah
2023-05-03 10:52:54.952783 INFO  BF_DVM Dev 0 port 10 removed sts Object not found (6)
2023-05-03 10:52:54.952793 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bh
2023-05-03 10:52:54.952803 INFO  BF_DVM Dev 0 port 11 removed sts Object not found (6)
2023-05-03 10:52:54.952815 INFO  BF_TM Set dev:0 port:0 admin_state:0
2023-05-03 10:52:54.952827 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 10:52:54.952850 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 10:52:54.952861 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 10:52:54.952872 DEBUG BF_PORT port_mgr_port_enable:149:0:0:0(enb)
2023-05-03 10:52:54.952883 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:0:0(enb)
2023-05-03 10:52:54.952894 DEBUG BF_PORT PRT :0:  0:-: Disable
2023-05-03 10:52:54.952905 DEBUG BF_PORT PRT :0:  0:-: MACs serdesmux.sig_ok=LOW
2023-05-03 10:52:54.953000 DEBUG BF_PORT PRT :0:  0:-: Disable MAC Rx
2023-05-03 10:52:54.953017 DEBUG BF_PORT MAC: 0:16:0 :  set rx enable = false
2023-05-03 10:52:54.969577 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (0) : DOWN
2023-05-03 10:52:54.969641 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (0) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-05-03 10:52:54.969676 DEBUG BF_PLTFM Error waiting for interrupt response with error code No such device (it may have been disconnected) at usb_intr_transfer_in;351

2023-05-03 10:52:54.969688 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-05-03 10:52:54.969697 DEBUG BF_PLTFM Error in flushing transfers at cp2112_flush_transfers:418

2023-05-03 10:52:54.969712 DEBUG BF_PLTFM Failed to send write request request with error code No such device (it may have been disconnected) at usb_intr_transfer_out:395

2023-05-03 10:52:54.969722 DEBUG BF_PLTFM Eror code : No such device (it may have been disconnected) at bf_pltfm_cp2112_write:1167

2023-05-03 10:52:54.969732 ERROR BF_PLTFM CP2112 id 0 error count 6

2023-05-03 10:52:54.969772 ERROR BF_PLTFM Unable to set led on port down event for dev : 0 : front port : 16/0 : Unknown error (-1)
2023-05-03 10:52:54.969820 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 0
2023-05-03 10:52:54.969857 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 10:52:54.969876 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 10:52:54.969894 DEBUG BF_PORT MAC: DIS: 0:16:0 : Disable channel
2023-05-03 10:52:54.969931 DEBUG BF_PORT port_mgr_port_remove:106:0:0:0(direction)
2023-05-03 10:52:54.969950 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:0:0(direction)
2023-05-03 10:52:54.970464 INFO  BF_TM Remove dev:0 port:0 direction:0
2023-05-03 10:52:54.970664 INFO  BF_TM Remove dev:0 port:0 direction:1
2023-05-03 10:52:54.970687 INFO  BF_TM Delete dev:0 port:0
2023-05-03 10:52:54.970727 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2023-05-03 10:52:54.970749 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2023-05-03 10:52:54.970796 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=0 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-05-03 10:52:54.970986 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 0 remove.
2023-05-03 10:52:54.971320 DEBUG BF_PORT port_mgr_port_remove:106:0:0:1(direction)
2023-05-03 10:52:54.971335 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:0:1(direction)
2023-05-03 10:52:54.971544 INFO  BF_DVM Dev 0 port 0 removed sts Success (0)
2023-05-03 10:52:54.971559 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1h
2023-05-03 10:52:54.971571 INFO  BF_DVM Dev 0 port 1 removed sts Object not found (6)
2023-05-03 10:52:54.971581 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2h
2023-05-03 10:52:54.971591 INFO  BF_DVM Dev 0 port 2 removed sts Object not found (6)
2023-05-03 10:52:54.971601 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3h
2023-05-03 10:52:54.971611 INFO  BF_DVM Dev 0 port 3 removed sts Object not found (6)
2023-05-03 10:52:54.971622 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=4h
2023-05-03 10:52:54.971632 INFO  BF_DVM Dev 0 port 4 removed sts Object not found (6)
2023-05-03 10:52:54.971642 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=5h
2023-05-03 10:52:54.971652 INFO  BF_DVM Dev 0 port 5 removed sts Object not found (6)
2023-05-03 10:52:54.971662 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=6h
2023-05-03 10:52:54.971695 INFO  BF_DVM Dev 0 port 6 removed sts Object not found (6)
2023-05-03 10:52:54.971706 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=7h
2023-05-03 10:52:54.971716 INFO  BF_DVM Dev 0 port 7 removed sts Object not found (6)
2023-05-03 10:52:54.971726 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ch
2023-05-03 10:52:54.971736 INFO  BF_DVM Dev 0 port 12 removed sts Object not found (6)
2023-05-03 10:52:54.971747 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=dh
2023-05-03 10:52:54.971756 INFO  BF_DVM Dev 0 port 13 removed sts Object not found (6)
2023-05-03 10:52:54.971767 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=eh
2023-05-03 10:52:54.971776 INFO  BF_DVM Dev 0 port 14 removed sts Object not found (6)
2023-05-03 10:52:54.971787 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=fh
2023-05-03 10:52:54.971796 INFO  BF_DVM Dev 0 port 15 removed sts Object not found (6)
2023-05-03 10:52:54.971807 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=14h
2023-05-03 10:52:54.971817 INFO  BF_DVM Dev 0 port 20 removed sts Object not found (6)
2023-05-03 10:52:54.971827 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=15h
2023-05-03 10:52:54.971836 INFO  BF_DVM Dev 0 port 21 removed sts Object not found (6)
2023-05-03 10:52:54.971847 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=16h
2023-05-03 10:52:54.971856 INFO  BF_DVM Dev 0 port 22 removed sts Object not found (6)
2023-05-03 10:52:54.971867 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=17h
2023-05-03 10:52:54.971876 INFO  BF_DVM Dev 0 port 23 removed sts Object not found (6)
2023-05-03 10:52:54.971887 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ch
2023-05-03 10:52:54.971897 INFO  BF_DVM Dev 0 port 28 removed sts Object not found (6)
2023-05-03 10:52:54.971907 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1dh
2023-05-03 10:52:54.971917 INFO  BF_DVM Dev 0 port 29 removed sts Object not found (6)
2023-05-03 10:52:54.971927 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1eh
2023-05-03 10:52:54.971937 INFO  BF_DVM Dev 0 port 30 removed sts Object not found (6)
2023-05-03 10:52:54.971948 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1fh
2023-05-03 10:52:54.971958 INFO  BF_DVM Dev 0 port 31 removed sts Object not found (6)
2023-05-03 10:52:54.971968 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=24h
2023-05-03 10:52:54.971978 INFO  BF_DVM Dev 0 port 36 removed sts Object not found (6)
2023-05-03 10:52:54.971988 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=25h
2023-05-03 10:52:54.971998 INFO  BF_DVM Dev 0 port 37 removed sts Object not found (6)
2023-05-03 10:52:54.972008 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=26h
2023-05-03 10:52:54.972018 INFO  BF_DVM Dev 0 port 38 removed sts Object not found (6)
2023-05-03 10:52:54.972028 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=27h
2023-05-03 10:52:54.972038 INFO  BF_DVM Dev 0 port 39 removed sts Object not found (6)
2023-05-03 10:52:54.972048 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ch
2023-05-03 10:52:54.972058 INFO  BF_DVM Dev 0 port 44 removed sts Object not found (6)
2023-05-03 10:52:54.972068 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2dh
2023-05-03 10:52:54.972083 INFO  BF_DVM Dev 0 port 45 removed sts Object not found (6)
2023-05-03 10:52:54.972093 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2eh
2023-05-03 10:52:54.972103 INFO  BF_DVM Dev 0 port 46 removed sts Object not found (6)
2023-05-03 10:52:54.972113 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2fh
2023-05-03 10:52:54.972123 INFO  BF_DVM Dev 0 port 47 removed sts Object not found (6)
2023-05-03 10:52:54.972134 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=34h
2023-05-03 10:52:54.972144 INFO  BF_DVM Dev 0 port 52 removed sts Object not found (6)
2023-05-03 10:52:54.972170 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=35h
2023-05-03 10:52:54.972188 INFO  BF_DVM Dev 0 port 53 removed sts Object not found (6)
2023-05-03 10:52:54.972203 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=36h
2023-05-03 10:52:54.972213 INFO  BF_DVM Dev 0 port 54 removed sts Object not found (6)
2023-05-03 10:52:54.972224 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=37h
2023-05-03 10:52:54.972233 INFO  BF_DVM Dev 0 port 55 removed sts Object not found (6)
2023-05-03 10:52:54.972244 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ch
2023-05-03 10:52:54.972254 INFO  BF_DVM Dev 0 port 60 removed sts Object not found (6)
2023-05-03 10:52:54.972264 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3dh
2023-05-03 10:52:54.972274 INFO  BF_DVM Dev 0 port 61 removed sts Object not found (6)
2023-05-03 10:52:54.972284 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3eh
2023-05-03 10:52:54.972294 INFO  BF_DVM Dev 0 port 62 removed sts Object not found (6)
2023-05-03 10:52:54.972304 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3fh
2023-05-03 10:52:54.972314 INFO  BF_DVM Dev 0 port 63 removed sts Object not found (6)
2023-05-03 10:52:54.972325 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b8h
2023-05-03 10:52:54.972334 INFO  BF_DVM Dev 0 port 184 removed sts Object not found (6)
2023-05-03 10:52:54.972345 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b9h
2023-05-03 10:52:54.972355 INFO  BF_DVM Dev 0 port 185 removed sts Object not found (6)
2023-05-03 10:52:54.972365 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bah
2023-05-03 10:52:54.972375 INFO  BF_DVM Dev 0 port 186 removed sts Object not found (6)
2023-05-03 10:52:54.972385 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bbh
2023-05-03 10:52:54.972395 INFO  BF_DVM Dev 0 port 187 removed sts Object not found (6)
2023-05-03 10:52:54.972405 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b0h
2023-05-03 10:52:54.972415 INFO  BF_DVM Dev 0 port 176 removed sts Object not found (6)
2023-05-03 10:52:54.972425 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b1h
2023-05-03 10:52:54.972435 INFO  BF_DVM Dev 0 port 177 removed sts Object not found (6)
2023-05-03 10:52:54.972445 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b2h
2023-05-03 10:52:54.972455 INFO  BF_DVM Dev 0 port 178 removed sts Object not found (6)
2023-05-03 10:52:54.972465 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b3h
2023-05-03 10:52:54.972475 INFO  BF_DVM Dev 0 port 179 removed sts Object not found (6)
2023-05-03 10:52:54.972486 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a8h
2023-05-03 10:52:54.972502 INFO  BF_DVM Dev 0 port 168 removed sts Object not found (6)
2023-05-03 10:52:54.972512 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a9h
2023-05-03 10:52:54.972522 INFO  BF_DVM Dev 0 port 169 removed sts Object not found (6)
2023-05-03 10:52:54.972533 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aah
2023-05-03 10:52:54.972542 INFO  BF_DVM Dev 0 port 170 removed sts Object not found (6)
2023-05-03 10:52:54.972553 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=abh
2023-05-03 10:52:54.972562 INFO  BF_DVM Dev 0 port 171 removed sts Object not found (6)
2023-05-03 10:52:54.972573 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a0h
2023-05-03 10:52:54.972583 INFO  BF_DVM Dev 0 port 160 removed sts Object not found (6)
2023-05-03 10:52:54.972594 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a1h
2023-05-03 10:52:54.972603 INFO  BF_DVM Dev 0 port 161 removed sts Object not found (6)
2023-05-03 10:52:54.972614 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a2h
2023-05-03 10:52:54.972623 INFO  BF_DVM Dev 0 port 162 removed sts Object not found (6)
2023-05-03 10:52:54.972634 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a3h
2023-05-03 10:52:54.972644 INFO  BF_DVM Dev 0 port 163 removed sts Object not found (6)
2023-05-03 10:52:54.972654 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=90h
2023-05-03 10:52:54.972664 INFO  BF_DVM Dev 0 port 144 removed sts Object not found (6)
2023-05-03 10:52:54.972674 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=91h
2023-05-03 10:52:54.972684 INFO  BF_DVM Dev 0 port 145 removed sts Object not found (6)
2023-05-03 10:52:54.972694 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=92h
2023-05-03 10:52:54.972704 INFO  BF_DVM Dev 0 port 146 removed sts Object not found (6)
2023-05-03 10:52:54.972714 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=93h
2023-05-03 10:52:54.972724 INFO  BF_DVM Dev 0 port 147 removed sts Object not found (6)
2023-05-03 10:52:54.972735 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=98h
2023-05-03 10:52:54.972744 INFO  BF_DVM Dev 0 port 152 removed sts Object not found (6)
2023-05-03 10:52:54.972755 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=99h
2023-05-03 10:52:54.972764 INFO  BF_DVM Dev 0 port 153 removed sts Object not found (6)
2023-05-03 10:52:54.972775 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ah
2023-05-03 10:52:54.972785 INFO  BF_DVM Dev 0 port 154 removed sts Object not found (6)
2023-05-03 10:52:54.972795 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9bh
2023-05-03 10:52:54.972805 INFO  BF_DVM Dev 0 port 155 removed sts Object not found (6)
2023-05-03 10:52:54.972815 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=80h
2023-05-03 10:52:54.972825 INFO  BF_DVM Dev 0 port 128 removed sts Object not found (6)
2023-05-03 10:52:54.972835 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=81h
2023-05-03 10:52:54.972845 INFO  BF_DVM Dev 0 port 129 removed sts Object not found (6)
2023-05-03 10:52:54.972856 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=82h
2023-05-03 10:52:54.972865 INFO  BF_DVM Dev 0 port 130 removed sts Object not found (6)
2023-05-03 10:52:54.972880 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=83h
2023-05-03 10:52:54.972891 INFO  BF_DVM Dev 0 port 131 removed sts Object not found (6)
2023-05-03 10:52:54.972902 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=88h
2023-05-03 10:52:54.972912 INFO  BF_DVM Dev 0 port 136 removed sts Object not found (6)
2023-05-03 10:52:54.972923 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=89h
2023-05-03 10:52:54.972932 INFO  BF_DVM Dev 0 port 137 removed sts Object not found (6)
2023-05-03 10:52:54.972943 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ah
2023-05-03 10:52:54.972953 INFO  BF_DVM Dev 0 port 138 removed sts Object not found (6)
2023-05-03 10:52:54.972963 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8bh
2023-05-03 10:52:54.972973 INFO  BF_DVM Dev 0 port 139 removed sts Object not found (6)
2023-05-03 10:52:54.972984 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=40h
2023-05-03 10:52:54.972993 INFO  BF_DVM Dev 0 port 64 removed sts Object not found (6)
2023-05-03 10:52:54.973004 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=41h
2023-05-03 10:52:54.973013 INFO  BF_DVM Dev 0 port 65 removed sts Object not found (6)
2023-05-03 10:52:54.973024 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=42h
2023-05-03 10:52:54.973034 INFO  BF_DVM Dev 0 port 66 removed sts Object not found (6)
2023-05-03 10:52:54.973044 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=43h
2023-05-03 10:52:54.973054 INFO  BF_DVM Dev 0 port 67 removed sts Object not found (6)
2023-05-03 10:52:54.973260 DEBUG BF_TM TM: tm_stop_cached_counters_timer:767 counter TIMER_STOP running dev 0 timer state 3
2023-05-03 10:52:54.973286 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f8707553000
2023-05-03 10:52:54.973298 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f870754c000
2023-05-03 10:52:54.973308 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f870754b000
2023-05-03 10:52:54.973318 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f870754e000
2023-05-03 10:52:54.973327 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f870754f000
2023-05-03 10:52:54.973337 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f8707550000
2023-05-03 10:52:54.973347 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f8707551000
2023-05-03 10:52:54.973356 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f8707552000
2023-05-03 10:52:54.973366 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f870754a000
2023-05-03 10:52:54.973979 INFO  BF_MC mc_mgr_rmv_device: Device 0 remove.
2023-05-03 10:52:54.975011 DEBUG BF_PORT port_mgr_dev_remove:99:0
2023-05-03 10:52:54.975036 DEBUG BF_PORT port_mgr_tof1_dev_remove:194:0
