// Seed: 653394793
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wand id_3
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output tri0 id_2,
    input wire id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    output supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input wire id_14
);
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  module_0(
      id_2, id_1, id_8, id_4
  );
endmodule
