
;; Function GPIO_DeInit (GPIO_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 35 count 25 (    1)


GPIO_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={45d,24u} r1={45d,22u} r2={23d} r3={23d} r7={1d,24u} r12={22d} r13={1d,46u} r14={12d,1u} r15={22d} r16={22d} r17={22d} r18={22d} r19={22d} r20={22d} r21={22d} r22={22d} r23={22d} r24={33d,11u} r25={1d,24u} r26={1d,23u} r27={22d} r28={22d} r29={22d} r30={22d} r31={22d} r32={22d} r33={22d} r34={22d} r35={22d} r36={22d} r37={22d} r38={22d} r39={22d} r40={22d} r41={22d} r42={22d} r43={22d} r44={22d} r45={22d} r46={22d} r47={22d} r48={22d} r49={22d} r50={22d} r51={22d} r52={22d} r53={22d} r54={22d} r55={22d} r56={22d} r57={22d} r58={22d} r59={22d} r60={22d} r61={22d} r62={22d} r63={22d} r64={22d} r65={22d} r66={22d} r67={22d} r68={22d} r69={22d} r70={22d} r71={22d} r72={22d} r73={22d} r74={22d} r75={22d} r76={22d} r77={22d} r78={22d} r79={22d} r80={22d} r81={22d} r82={22d} r83={22d} r84={22d} r85={22d} r86={22d} r87={22d} r88={22d} r89={22d} r90={22d} r91={22d} r92={22d} r93={22d} r94={22d} r95={22d} r96={22d} r97={22d} r98={22d} r99={22d} r100={22d} r101={22d} r102={22d} r103={22d} r104={22d} r105={22d} r106={22d} r107={22d} r108={22d} r109={22d} r110={22d} r111={22d} r112={22d} r113={22d} r114={22d} r115={22d} r116={22d} r117={22d} r118={22d} r119={22d} r120={22d} r121={22d} r122={22d} r123={22d} r124={22d} r125={22d} r126={22d} r127={22d} r134={1d,11u,11e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 2847{2639d,197u,11e} in 100{78 regular + 22 call} insns.
;; Reaching defs:

  sparse invalidated 	0, 1, 24
  dense invalidated 	90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626
0[0,45] 1[45,45] 2[90,23] 3[113,23] 7[136,1] 12[137,22] 13[159,1] 14[160,12] 15[172,22] 16[194,22] 17[216,22] 18[238,22] 19[260,22] 20[282,22] 21[304,22] 22[326,22] 23[348,22] 24[370,33] 25[403,1] 26[404,1] 27[405,22] 28[427,22] 29[449,22] 30[471,22] 31[493,22] 32[515,22] 33[537,22] 34[559,22] 35[581,22] 36[603,22] 37[625,22] 38[647,22] 39[669,22] 40[691,22] 41[713,22] 42[735,22] 43[757,22] 44[779,22] 45[801,22] 46[823,22] 47[845,22] 48[867,22] 49[889,22] 50[911,22] 51[933,22] 52[955,22] 53[977,22] 54[999,22] 55[1021,22] 56[1043,22] 57[1065,22] 58[1087,22] 59[1109,22] 60[1131,22] 61[1153,22] 62[1175,22] 63[1197,22] 64[1219,22] 65[1241,22] 66[1263,22] 67[1285,22] 68[1307,22] 69[1329,22] 70[1351,22] 71[1373,22] 72[1395,22] 73[1417,22] 74[1439,22] 75[1461,22] 76[1483,22] 77[1505,22] 78[1527,22] 79[1549,22] 80[1571,22] 81[1593,22] 82[1615,22] 83[1637,22] 84[1659,22] 85[1681,22] 86[1703,22] 87[1725,22] 88[1747,22] 89[1769,22] 90[1791,22] 91[1813,22] 92[1835,22] 93[1857,22] 94[1879,22] 95[1901,22] 96[1923,22] 97[1945,22] 98[1967,22] 99[1989,22] 100[2011,22] 101[2033,22] 102[2055,22] 103[2077,22] 104[2099,22] 105[2121,22] 106[2143,22] 107[2165,22] 108[2187,22] 109[2209,22] 110[2231,22] 111[2253,22] 112[2275,22] 113[2297,22] 114[2319,22] 115[2341,22] 116[2363,22] 117[2385,22] 118[2407,22] 119[2429,22] 120[2451,22] 121[2473,22] 122[2495,22] 123[2517,22] 124[2539,22] 125[2561,22] 126[2583,22] 127[2605,22] 134[2627,1] 135[2628,1] 136[2629,1] 137[2630,1] 138[2631,1] 139[2632,1] 140[2633,1] 141[2634,1] 142[2635,1] 143[2636,1] 144[2637,1] 145[2638,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d44(0){ }d89(1){ }d112(2){ }d135(3){ }d136(7){ }d159(13){ }d171(14){ }d403(25){ }d404(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
44, 89, 112, 135, 136, 159, 171, 403, 404
;; rd  kill	(62)
90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 403, 404
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
44, 89, 112, 135, 136, 159, 171, 403, 404

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d136(bb 0 insn -1) }u1(13){ d159(bb 0 insn -1) }u2(25){ d403(bb 0 insn -1) }u3(26){ d404(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135
;; live  kill	
;; rd  in  	(9)
44, 89, 112, 135, 136, 159, 171, 403, 404
;; rd  gen 	(3)
402, 2627, 2628
;; rd  kill	(2)
2627, 2628
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(12)
44, 89, 112, 135, 136, 159, 171, 402, 403, 404, 2627, 2628
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d44(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 135 { d2628(bb 2 insn 7) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 24 { d402(bb 2 insn 8) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d136(bb 0 insn -1) }u10(13){ d159(bb 0 insn -1) }u11(25){ d403(bb 0 insn -1) }u12(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(12)
44, 89, 112, 135, 136, 159, 171, 402, 403, 404, 2627, 2628
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(11)
44, 89, 112, 135, 136, 159, 402, 403, 404, 2627, 2628
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 12
;;      reg 0 { d43(bb 3 insn 11) }
;;   UD chains for insn luid 2 uid 13
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d43(bb 3 insn 11) }
;;      reg 1 { d45(bb 3 insn 12) }
;;   UD chains for insn luid 5 uid 16
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d41(bb 3 insn 14) }
;;      reg 1 { d87(bb 3 insn 15) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d136(bb 0 insn -1) }u21(13){ d159(bb 0 insn -1) }u22(25){ d403(bb 0 insn -1) }u23(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 136
;; live  kill	
;; rd  in  	(12)
44, 89, 112, 135, 136, 159, 171, 402, 403, 404, 2627, 2628
;; rd  gen 	(2)
399, 2629
;; rd  kill	(1)
2629
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(13)
44, 89, 112, 135, 136, 159, 171, 399, 403, 404, 2627, 2628, 2629
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 22
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 136 { d2629(bb 4 insn 21) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 23
;;      reg 24 { d399(bb 4 insn 22) }

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d136(bb 0 insn -1) }u29(13){ d159(bb 0 insn -1) }u30(25){ d403(bb 0 insn -1) }u31(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(13)
44, 89, 112, 135, 136, 159, 171, 399, 403, 404, 2627, 2628, 2629
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(12)
44, 89, 112, 135, 136, 159, 399, 403, 404, 2627, 2628, 2629
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 27
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d39(bb 5 insn 25) }
;;      reg 1 { d85(bb 5 insn 26) }
;;   UD chains for insn luid 5 uid 30
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d37(bb 5 insn 28) }
;;      reg 1 { d83(bb 5 insn 29) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ d136(bb 0 insn -1) }u39(13){ d159(bb 0 insn -1) }u40(25){ d403(bb 0 insn -1) }u41(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(13)
44, 89, 112, 135, 136, 159, 171, 399, 403, 404, 2627, 2628, 2629
;; rd  gen 	(2)
396, 2630
;; rd  kill	(1)
2630
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(14)
44, 89, 112, 135, 136, 159, 171, 396, 403, 404, 2627, 2628, 2629, 2630
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 36
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 137 { d2630(bb 6 insn 35) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 37
;;      reg 24 { d396(bb 6 insn 36) }

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ d136(bb 0 insn -1) }u47(13){ d159(bb 0 insn -1) }u48(25){ d403(bb 0 insn -1) }u49(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(14)
44, 89, 112, 135, 136, 159, 171, 396, 403, 404, 2627, 2628, 2629, 2630
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(13)
44, 89, 112, 135, 136, 159, 396, 403, 404, 2627, 2628, 2629, 2630
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 41
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d35(bb 7 insn 39) }
;;      reg 1 { d81(bb 7 insn 40) }
;;   UD chains for insn luid 5 uid 44
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d33(bb 7 insn 42) }
;;      reg 1 { d79(bb 7 insn 43) }

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u56(7){ d136(bb 0 insn -1) }u57(13){ d159(bb 0 insn -1) }u58(25){ d403(bb 0 insn -1) }u59(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(14)
44, 89, 112, 135, 136, 159, 171, 396, 403, 404, 2627, 2628, 2629, 2630
;; rd  gen 	(2)
393, 2631
;; rd  kill	(1)
2631
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(15)
44, 89, 112, 135, 136, 159, 171, 393, 403, 404, 2627, 2628, 2629, 2630, 2631
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 50
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 138 { d2631(bb 8 insn 49) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d393(bb 8 insn 50) }

( 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(7){ d136(bb 0 insn -1) }u65(13){ d159(bb 0 insn -1) }u66(25){ d403(bb 0 insn -1) }u67(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(15)
44, 89, 112, 135, 136, 159, 171, 393, 403, 404, 2627, 2628, 2629, 2630, 2631
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(14)
44, 89, 112, 135, 136, 159, 393, 403, 404, 2627, 2628, 2629, 2630, 2631
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 55
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d31(bb 9 insn 53) }
;;      reg 1 { d77(bb 9 insn 54) }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d29(bb 9 insn 56) }
;;      reg 1 { d75(bb 9 insn 57) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u74(7){ d136(bb 0 insn -1) }u75(13){ d159(bb 0 insn -1) }u76(25){ d403(bb 0 insn -1) }u77(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 139
;; live  kill	
;; rd  in  	(15)
44, 89, 112, 135, 136, 159, 171, 393, 403, 404, 2627, 2628, 2629, 2630, 2631
;; rd  gen 	(2)
390, 2632
;; rd  kill	(1)
2632
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(16)
44, 89, 112, 135, 136, 159, 171, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 64
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 139 { d2632(bb 10 insn 63) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 65
;;      reg 24 { d390(bb 10 insn 64) }

( 10 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(7){ d136(bb 0 insn -1) }u83(13){ d159(bb 0 insn -1) }u84(25){ d403(bb 0 insn -1) }u85(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(16)
44, 89, 112, 135, 136, 159, 171, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(15)
44, 89, 112, 135, 136, 159, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 69
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d27(bb 11 insn 67) }
;;      reg 1 { d73(bb 11 insn 68) }
;;   UD chains for insn luid 5 uid 72
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d25(bb 11 insn 70) }
;;      reg 1 { d71(bb 11 insn 71) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(7){ d136(bb 0 insn -1) }u93(13){ d159(bb 0 insn -1) }u94(25){ d403(bb 0 insn -1) }u95(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 140
;; live  kill	
;; rd  in  	(16)
44, 89, 112, 135, 136, 159, 171, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632
;; rd  gen 	(2)
387, 2633
;; rd  kill	(1)
2633
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(17)
44, 89, 112, 135, 136, 159, 171, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 78
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 140 { d2633(bb 12 insn 77) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 79
;;      reg 24 { d387(bb 12 insn 78) }

( 12 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u100(7){ d136(bb 0 insn -1) }u101(13){ d159(bb 0 insn -1) }u102(25){ d403(bb 0 insn -1) }u103(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(17)
44, 89, 112, 135, 136, 159, 171, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
44, 89, 112, 135, 136, 159, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 83
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d23(bb 13 insn 81) }
;;      reg 1 { d69(bb 13 insn 82) }
;;   UD chains for insn luid 5 uid 86
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d21(bb 13 insn 84) }
;;      reg 1 { d67(bb 13 insn 85) }

( 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u110(7){ d136(bb 0 insn -1) }u111(13){ d159(bb 0 insn -1) }u112(25){ d403(bb 0 insn -1) }u113(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 141
;; live  kill	
;; rd  in  	(17)
44, 89, 112, 135, 136, 159, 171, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633
;; rd  gen 	(2)
384, 2634
;; rd  kill	(1)
2634
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(18)
44, 89, 112, 135, 136, 159, 171, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 92
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 141 { d2634(bb 14 insn 91) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 93
;;      reg 24 { d384(bb 14 insn 92) }

( 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(7){ d136(bb 0 insn -1) }u119(13){ d159(bb 0 insn -1) }u120(25){ d403(bb 0 insn -1) }u121(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(18)
44, 89, 112, 135, 136, 159, 171, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
44, 89, 112, 135, 136, 159, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 97
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d19(bb 15 insn 95) }
;;      reg 1 { d65(bb 15 insn 96) }
;;   UD chains for insn luid 5 uid 100
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d17(bb 15 insn 98) }
;;      reg 1 { d63(bb 15 insn 99) }

( 14 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u128(7){ d136(bb 0 insn -1) }u129(13){ d159(bb 0 insn -1) }u130(25){ d403(bb 0 insn -1) }u131(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 142
;; live  kill	
;; rd  in  	(18)
44, 89, 112, 135, 136, 159, 171, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634
;; rd  gen 	(2)
381, 2635
;; rd  kill	(1)
2635
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(19)
44, 89, 112, 135, 136, 159, 171, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 106
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 142 { d2635(bb 16 insn 105) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 24 { d381(bb 16 insn 106) }

( 16 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u136(7){ d136(bb 0 insn -1) }u137(13){ d159(bb 0 insn -1) }u138(25){ d403(bb 0 insn -1) }u139(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(19)
44, 89, 112, 135, 136, 159, 171, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
44, 89, 112, 135, 136, 159, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 111
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d15(bb 17 insn 109) }
;;      reg 1 { d61(bb 17 insn 110) }
;;   UD chains for insn luid 5 uid 114
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d13(bb 17 insn 112) }
;;      reg 1 { d59(bb 17 insn 113) }

( 16 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u146(7){ d136(bb 0 insn -1) }u147(13){ d159(bb 0 insn -1) }u148(25){ d403(bb 0 insn -1) }u149(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 143
;; live  kill	
;; rd  in  	(19)
44, 89, 112, 135, 136, 159, 171, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635
;; rd  gen 	(2)
378, 2636
;; rd  kill	(1)
2636
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(20)
44, 89, 112, 135, 136, 159, 171, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 120
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 143 { d2636(bb 18 insn 119) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 121
;;      reg 24 { d378(bb 18 insn 120) }

( 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u154(7){ d136(bb 0 insn -1) }u155(13){ d159(bb 0 insn -1) }u156(25){ d403(bb 0 insn -1) }u157(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(20)
44, 89, 112, 135, 136, 159, 171, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(19)
44, 89, 112, 135, 136, 159, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 125
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d11(bb 19 insn 123) }
;;      reg 1 { d57(bb 19 insn 124) }
;;   UD chains for insn luid 5 uid 128
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d9(bb 19 insn 126) }
;;      reg 1 { d55(bb 19 insn 127) }

( 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u164(7){ d136(bb 0 insn -1) }u165(13){ d159(bb 0 insn -1) }u166(25){ d403(bb 0 insn -1) }u167(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 144
;; live  kill	
;; rd  in  	(20)
44, 89, 112, 135, 136, 159, 171, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636
;; rd  gen 	(2)
375, 2637
;; rd  kill	(1)
2637
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(21)
44, 89, 112, 135, 136, 159, 171, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 134
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 144 { d2637(bb 20 insn 133) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 135
;;      reg 24 { d375(bb 20 insn 134) }

( 20 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u172(7){ d136(bb 0 insn -1) }u173(13){ d159(bb 0 insn -1) }u174(25){ d403(bb 0 insn -1) }u175(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(21)
44, 89, 112, 135, 136, 159, 171, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
44, 89, 112, 135, 136, 159, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 139
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d7(bb 21 insn 137) }
;;      reg 1 { d53(bb 21 insn 138) }
;;   UD chains for insn luid 5 uid 142
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d5(bb 21 insn 140) }
;;      reg 1 { d51(bb 21 insn 141) }

( 20 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u182(7){ d136(bb 0 insn -1) }u183(13){ d159(bb 0 insn -1) }u184(25){ d403(bb 0 insn -1) }u185(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 145
;; live  kill	
;; rd  in  	(21)
44, 89, 112, 135, 136, 159, 171, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637
;; rd  gen 	(2)
372, 2638
;; rd  kill	(1)
2638
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 148
;;      reg 134 { d2627(bb 2 insn 2) }
;;      reg 145 { d2638(bb 22 insn 147) }
;;   eq_note reg 134 { }
;;   UD chains for insn luid 2 uid 149
;;      reg 24 { d372(bb 22 insn 148) }

( 22 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(7){ d136(bb 0 insn -1) }u191(13){ d159(bb 0 insn -1) }u192(25){ d403(bb 0 insn -1) }u193(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(21)
44, 89, 112, 135, 136, 159, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 153
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d3(bb 23 insn 151) }
;;      reg 1 { d49(bb 23 insn 152) }
;;   UD chains for insn luid 5 uid 156
;;      reg 13 { d159(bb 0 insn -1) }
;;      reg 0 { d1(bb 23 insn 154) }
;;      reg 1 { d47(bb 23 insn 155) }

( 22 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u200(7){ d136(bb 0 insn -1) }u201(13){ d159(bb 0 insn -1) }u202(25){ d403(bb 0 insn -1) }u203(26){ d404(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }
;;   reg 26 { d404(bb 0 insn -1) }

( 23 3 5 7 9 11 13 15 17 19 21 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u204(7){ d136(bb 0 insn -1) }u205(13){ d159(bb 0 insn -1) }u206(14){ d171(bb 0 insn -1) }u207(25){ d403(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(32)
44, 89, 112, 135, 136, 159, 171, 372, 375, 378, 381, 384, 387, 390, 393, 396, 399, 402, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(32)
44, 89, 112, 135, 136, 159, 171, 372, 375, 378, 381, 384, 387, 390, 393, 396, 399, 402, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;;  UD chains for artificial uses
;;   reg 7 { d136(bb 0 insn -1) }
;;   reg 13 { d159(bb 0 insn -1) }
;;   reg 14 { d171(bb 0 insn -1) }
;;   reg 25 { d403(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 23 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 37 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 51 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 65 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 79 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 93 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 107 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 121 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 135 to worklist
  Adding insn 142 to worklist
  Adding insn 139 to worklist
  Adding insn 149 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 153:
Processing use of (reg 0 r0) in insn 153:
  Adding insn 151 to worklist
Processing use of (reg 1 r1) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 13 sp) in insn 156:
Processing use of (reg 0 r0) in insn 156:
  Adding insn 154 to worklist
Processing use of (reg 1 r1) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 24 cc) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 148:
  Adding insn 2 to worklist
Processing use of (reg 145) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 139:
Processing use of (reg 0 r0) in insn 139:
  Adding insn 137 to worklist
Processing use of (reg 1 r1) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 13 sp) in insn 142:
Processing use of (reg 0 r0) in insn 142:
  Adding insn 140 to worklist
Processing use of (reg 1 r1) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 24 cc) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 134:
Processing use of (reg 144) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 13 sp) in insn 125:
Processing use of (reg 0 r0) in insn 125:
  Adding insn 123 to worklist
Processing use of (reg 1 r1) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 13 sp) in insn 128:
Processing use of (reg 0 r0) in insn 128:
  Adding insn 126 to worklist
Processing use of (reg 1 r1) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 24 cc) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 120:
Processing use of (reg 143) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 13 sp) in insn 111:
Processing use of (reg 0 r0) in insn 111:
  Adding insn 109 to worklist
Processing use of (reg 1 r1) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 13 sp) in insn 114:
Processing use of (reg 0 r0) in insn 114:
  Adding insn 112 to worklist
Processing use of (reg 1 r1) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 24 cc) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 106:
Processing use of (reg 142) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 13 sp) in insn 97:
Processing use of (reg 0 r0) in insn 97:
  Adding insn 95 to worklist
Processing use of (reg 1 r1) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 13 sp) in insn 100:
Processing use of (reg 0 r0) in insn 100:
  Adding insn 98 to worklist
Processing use of (reg 1 r1) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 24 cc) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 92:
Processing use of (reg 141) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 13 sp) in insn 83:
Processing use of (reg 0 r0) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 1 r1) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 13 sp) in insn 86:
Processing use of (reg 0 r0) in insn 86:
  Adding insn 84 to worklist
Processing use of (reg 1 r1) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 24 cc) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 78:
Processing use of (reg 140) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 13 sp) in insn 69:
Processing use of (reg 0 r0) in insn 69:
  Adding insn 67 to worklist
Processing use of (reg 1 r1) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 13 sp) in insn 72:
Processing use of (reg 0 r0) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 1 r1) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 24 cc) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 64:
Processing use of (reg 139) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 13 sp) in insn 55:
Processing use of (reg 0 r0) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 1 r1) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 13 sp) in insn 58:
Processing use of (reg 0 r0) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 1 r1) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 24 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 50:
Processing use of (reg 138) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 13 sp) in insn 41:
Processing use of (reg 0 r0) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 1 r1) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 13 sp) in insn 44:
Processing use of (reg 0 r0) in insn 44:
  Adding insn 42 to worklist
Processing use of (reg 1 r1) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 24 cc) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 36:
Processing use of (reg 137) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 13 sp) in insn 27:
Processing use of (reg 0 r0) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 1 r1) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 13 sp) in insn 30:
Processing use of (reg 0 r0) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 1 r1) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 24 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 22:
Processing use of (reg 136) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 0 r0) in insn 13:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 0 r0) in insn 12:
Processing use of (reg 13 sp) in insn 16:
Processing use of (reg 0 r0) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 1 r1) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 24 cc) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 134 [ GPIOx ]) in insn 8:
Processing use of (reg 135) in insn 8:
  Adding insn 7 to worklist


GPIO_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={45d,24u} r1={45d,22u} r2={23d} r3={23d} r7={1d,24u} r12={22d} r13={1d,46u} r14={12d,1u} r15={22d} r16={22d} r17={22d} r18={22d} r19={22d} r20={22d} r21={22d} r22={22d} r23={22d} r24={33d,11u} r25={1d,24u} r26={1d,23u} r27={22d} r28={22d} r29={22d} r30={22d} r31={22d} r32={22d} r33={22d} r34={22d} r35={22d} r36={22d} r37={22d} r38={22d} r39={22d} r40={22d} r41={22d} r42={22d} r43={22d} r44={22d} r45={22d} r46={22d} r47={22d} r48={22d} r49={22d} r50={22d} r51={22d} r52={22d} r53={22d} r54={22d} r55={22d} r56={22d} r57={22d} r58={22d} r59={22d} r60={22d} r61={22d} r62={22d} r63={22d} r64={22d} r65={22d} r66={22d} r67={22d} r68={22d} r69={22d} r70={22d} r71={22d} r72={22d} r73={22d} r74={22d} r75={22d} r76={22d} r77={22d} r78={22d} r79={22d} r80={22d} r81={22d} r82={22d} r83={22d} r84={22d} r85={22d} r86={22d} r87={22d} r88={22d} r89={22d} r90={22d} r91={22d} r92={22d} r93={22d} r94={22d} r95={22d} r96={22d} r97={22d} r98={22d} r99={22d} r100={22d} r101={22d} r102={22d} r103={22d} r104={22d} r105={22d} r106={22d} r107={22d} r108={22d} r109={22d} r110={22d} r111={22d} r112={22d} r113={22d} r114={22d} r115={22d} r116={22d} r117={22d} r118={22d} r119={22d} r120={22d} r121={22d} r122={22d} r123={22d} r124={22d} r125={22d} r126={22d} r127={22d} r134={1d,11u,11e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 2847{2639d,197u,11e} in 100{78 regular + 22 call} insns.
;; Reaching defs:

  sparse invalidated 	0, 1, 24
  dense invalidated 	90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626
0[0,45] 1[45,45] 2[90,23] 3[113,23] 7[136,1] 12[137,22] 13[159,1] 14[160,12] 15[172,22] 16[194,22] 17[216,22] 18[238,22] 19[260,22] 20[282,22] 21[304,22] 22[326,22] 23[348,22] 24[370,33] 25[403,1] 26[404,1] 27[405,22] 28[427,22] 29[449,22] 30[471,22] 31[493,22] 32[515,22] 33[537,22] 34[559,22] 35[581,22] 36[603,22] 37[625,22] 38[647,22] 39[669,22] 40[691,22] 41[713,22] 42[735,22] 43[757,22] 44[779,22] 45[801,22] 46[823,22] 47[845,22] 48[867,22] 49[889,22] 50[911,22] 51[933,22] 52[955,22] 53[977,22] 54[999,22] 55[1021,22] 56[1043,22] 57[1065,22] 58[1087,22] 59[1109,22] 60[1131,22] 61[1153,22] 62[1175,22] 63[1197,22] 64[1219,22] 65[1241,22] 66[1263,22] 67[1285,22] 68[1307,22] 69[1329,22] 70[1351,22] 71[1373,22] 72[1395,22] 73[1417,22] 74[1439,22] 75[1461,22] 76[1483,22] 77[1505,22] 78[1527,22] 79[1549,22] 80[1571,22] 81[1593,22] 82[1615,22] 83[1637,22] 84[1659,22] 85[1681,22] 86[1703,22] 87[1725,22] 88[1747,22] 89[1769,22] 90[1791,22] 91[1813,22] 92[1835,22] 93[1857,22] 94[1879,22] 95[1901,22] 96[1923,22] 97[1945,22] 98[1967,22] 99[1989,22] 100[2011,22] 101[2033,22] 102[2055,22] 103[2077,22] 104[2099,22] 105[2121,22] 106[2143,22] 107[2165,22] 108[2187,22] 109[2209,22] 110[2231,22] 111[2253,22] 112[2275,22] 113[2297,22] 114[2319,22] 115[2341,22] 116[2363,22] 117[2385,22] 118[2407,22] 119[2429,22] 120[2451,22] 121[2473,22] 122[2495,22] 123[2517,22] 124[2539,22] 125[2561,22] 126[2583,22] 127[2605,22] 134[2627,1] 135[2628,1] 136[2629,1] 137[2630,1] 138[2631,1] 139[2632,1] 140[2633,1] 141[2634,1] 142[2635,1] 143[2636,1] 144[2637,1] 145[2638,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135
;; live  kill	
;; rd  in  	(9)
44, 89, 112, 135, 136, 159, 171, 403, 404
;; rd  gen 	(3)
402, 2627, 2628
;; rd  kill	(2)
2627, 2628

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:128 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg:SI 135)
        (const_int 1073872896 [0x40020000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 135))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073872896 [0x40020000]))
            (nil))))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(12)
44, 89, 112, 135, 136, 159, 171, 402, 403, 404, 2627, 2628


;; Succ edge  3 [4.4%]  (fallthru)
;; Succ edge  4 [95.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(12)
44, 89, 112, 135, 136, 159, 171, 402, 403, 404, 2627, 2628
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  2 [4.4%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 1 r1)
        (reg:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 3 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 3 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 16 15 18 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(11)
44, 89, 112, 135, 136, 159, 402, 403, 404, 2627, 2628


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 136
;; live  kill	
;; rd  in  	(12)
44, 89, 112, 135, 136, 159, 171, 402, 403, 404, 2627, 2628
;; rd  gen 	(2)
399, 2629
;; rd  kill	(1)
2629

;; Pred edge  2 [95.6%] 
(code_label 18 16 19 4 2 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 4 (set (reg:SI 136)
        (const_int 1073873920 [0x40020400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 709 {*thumb2_movsi_insn}
     (nil))

(insn 22 21 23 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 136))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073873920 [0x40020400]))
            (nil))))

(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 32)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(13)
44, 89, 112, 135, 136, 159, 171, 399, 403, 404, 2627, 2628, 2629


;; Succ edge  5 [4.4%]  (fallthru)
;; Succ edge  6 [95.6%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(13)
44, 89, 112, 135, 136, 159, 171, 399, 403, 404, 2627, 2628, 2629
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  4 [4.4%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 709 {*thumb2_movsi_insn}
     (nil))

(insn 26 25 27 5 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 27 26 28 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 709 {*thumb2_movsi_insn}
     (nil))

(insn 29 28 30 5 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 30 29 32 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(12)
44, 89, 112, 135, 136, 159, 399, 403, 404, 2627, 2628, 2629


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(13)
44, 89, 112, 135, 136, 159, 171, 399, 403, 404, 2627, 2628, 2629
;; rd  gen 	(2)
396, 2630
;; rd  kill	(1)
2630

;; Pred edge  4 [95.6%] 
(code_label 32 30 33 6 3 "" [1 uses])

(note 33 32 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 6 (set (reg:SI 137)
        (const_int 1073874944 [0x40020800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 709 {*thumb2_movsi_insn}
     (nil))

(insn 36 35 37 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 137))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073874944 [0x40020800]))
            (nil))))

(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 46)
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(14)
44, 89, 112, 135, 136, 159, 171, 396, 403, 404, 2627, 2628, 2629, 2630


;; Succ edge  7 [4.4%]  (fallthru)
;; Succ edge  8 [95.6%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(14)
44, 89, 112, 135, 136, 159, 171, 396, 403, 404, 2627, 2628, 2629, 2630
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  6 [4.4%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 (set (reg:SI 0 r0)
        (const_int 4 [0x4])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 709 {*thumb2_movsi_insn}
     (nil))

(insn 40 39 41 7 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 41 40 42 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 43 7 (set (reg:SI 0 r0)
        (const_int 4 [0x4])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 709 {*thumb2_movsi_insn}
     (nil))

(insn 43 42 44 7 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 44 43 46 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(13)
44, 89, 112, 135, 136, 159, 396, 403, 404, 2627, 2628, 2629, 2630


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u56(7){ }u57(13){ }u58(25){ }u59(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(14)
44, 89, 112, 135, 136, 159, 171, 396, 403, 404, 2627, 2628, 2629, 2630
;; rd  gen 	(2)
393, 2631
;; rd  kill	(1)
2631

;; Pred edge  6 [95.6%] 
(code_label 46 44 47 8 4 "" [1 uses])

(note 47 46 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 47 50 8 (set (reg:SI 138)
        (const_int 1073875968 [0x40020c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 709 {*thumb2_movsi_insn}
     (nil))

(insn 50 49 51 8 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 138))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073875968 [0x40020c00]))
            (nil))))

(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 60)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(15)
44, 89, 112, 135, 136, 159, 171, 393, 403, 404, 2627, 2628, 2629, 2630, 2631


;; Succ edge  9 [4.4%]  (fallthru)
;; Succ edge  10 [95.6%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(7){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(15)
44, 89, 112, 135, 136, 159, 171, 393, 403, 404, 2627, 2628, 2629, 2630, 2631
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  8 [4.4%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 (set (reg:SI 0 r0)
        (const_int 8 [0x8])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 709 {*thumb2_movsi_insn}
     (nil))

(insn 54 53 55 9 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 55 54 56 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 57 9 (set (reg:SI 0 r0)
        (const_int 8 [0x8])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 709 {*thumb2_movsi_insn}
     (nil))

(insn 57 56 58 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 58 57 60 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(14)
44, 89, 112, 135, 136, 159, 393, 403, 404, 2627, 2628, 2629, 2630, 2631


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u74(7){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 139
;; live  kill	
;; rd  in  	(15)
44, 89, 112, 135, 136, 159, 171, 393, 403, 404, 2627, 2628, 2629, 2630, 2631
;; rd  gen 	(2)
390, 2632
;; rd  kill	(1)
2632

;; Pred edge  8 [95.6%] 
(code_label 60 58 61 10 5 "" [1 uses])

(note 61 60 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 63 61 64 10 (set (reg:SI 139)
        (const_int 1073876992 [0x40021000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 709 {*thumb2_movsi_insn}
     (nil))

(insn 64 63 65 10 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 139))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073876992 [0x40021000]))
            (nil))))

(jump_insn 65 64 66 10 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 74)
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(16)
44, 89, 112, 135, 136, 159, 171, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632


;; Succ edge  11 [4.4%]  (fallthru)
;; Succ edge  12 [95.6%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(7){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(16)
44, 89, 112, 135, 136, 159, 171, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  10 [4.4%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 11 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 709 {*thumb2_movsi_insn}
     (nil))

(insn 68 67 69 11 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 69 68 70 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 70 69 71 11 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 709 {*thumb2_movsi_insn}
     (nil))

(insn 71 70 72 11 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 72 71 74 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(15)
44, 89, 112, 135, 136, 159, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(7){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 140
;; live  kill	
;; rd  in  	(16)
44, 89, 112, 135, 136, 159, 171, 390, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632
;; rd  gen 	(2)
387, 2633
;; rd  kill	(1)
2633

;; Pred edge  10 [95.6%] 
(code_label 74 72 75 12 6 "" [1 uses])

(note 75 74 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 77 75 78 12 (set (reg:SI 140)
        (const_int 1073878016 [0x40021400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 709 {*thumb2_movsi_insn}
     (nil))

(insn 78 77 79 12 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 140))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073878016 [0x40021400]))
            (nil))))

(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 88)
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(17)
44, 89, 112, 135, 136, 159, 171, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633


;; Succ edge  13 [4.4%]  (fallthru)
;; Succ edge  14 [95.6%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u100(7){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(17)
44, 89, 112, 135, 136, 159, 171, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  12 [4.4%]  (fallthru)
(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 709 {*thumb2_movsi_insn}
     (nil))

(insn 82 81 83 13 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 83 82 84 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 84 83 85 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 709 {*thumb2_movsi_insn}
     (nil))

(insn 85 84 86 13 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 86 85 88 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
44, 89, 112, 135, 136, 159, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u110(7){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 141
;; live  kill	
;; rd  in  	(17)
44, 89, 112, 135, 136, 159, 171, 387, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633
;; rd  gen 	(2)
384, 2634
;; rd  kill	(1)
2634

;; Pred edge  12 [95.6%] 
(code_label 88 86 89 14 7 "" [1 uses])

(note 89 88 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 14 (set (reg:SI 141)
        (const_int 1073879040 [0x40021800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 709 {*thumb2_movsi_insn}
     (nil))

(insn 92 91 93 14 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073879040 [0x40021800]))
            (nil))))

(jump_insn 93 92 94 14 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 102)
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(18)
44, 89, 112, 135, 136, 159, 171, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634


;; Succ edge  15 [4.4%]  (fallthru)
;; Succ edge  16 [95.6%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(7){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(18)
44, 89, 112, 135, 136, 159, 171, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  14 [4.4%]  (fallthru)
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 15 (set (reg:SI 0 r0)
        (const_int 64 [0x40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 709 {*thumb2_movsi_insn}
     (nil))

(insn 96 95 97 15 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 97 96 98 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 98 97 99 15 (set (reg:SI 0 r0)
        (const_int 64 [0x40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 709 {*thumb2_movsi_insn}
     (nil))

(insn 99 98 100 15 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 100 99 102 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
44, 89, 112, 135, 136, 159, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u128(7){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 142
;; live  kill	
;; rd  in  	(18)
44, 89, 112, 135, 136, 159, 171, 384, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634
;; rd  gen 	(2)
381, 2635
;; rd  kill	(1)
2635

;; Pred edge  14 [95.6%] 
(code_label 102 100 103 16 8 "" [1 uses])

(note 103 102 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 16 (set (reg:SI 142)
        (const_int 1073880064 [0x40021c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 709 {*thumb2_movsi_insn}
     (nil))

(insn 106 105 107 16 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 142))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073880064 [0x40021c00]))
            (nil))))

(jump_insn 107 106 108 16 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 116)
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(19)
44, 89, 112, 135, 136, 159, 171, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635


;; Succ edge  17 [4.4%]  (fallthru)
;; Succ edge  18 [95.6%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u136(7){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(19)
44, 89, 112, 135, 136, 159, 171, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  16 [4.4%]  (fallthru)
(note 108 107 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 17 (set (reg:SI 0 r0)
        (const_int 128 [0x80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 709 {*thumb2_movsi_insn}
     (nil))

(insn 110 109 111 17 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 111 110 112 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 112 111 113 17 (set (reg:SI 0 r0)
        (const_int 128 [0x80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 709 {*thumb2_movsi_insn}
     (nil))

(insn 113 112 114 17 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 114 113 116 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 17 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
44, 89, 112, 135, 136, 159, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u146(7){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 143
;; live  kill	
;; rd  in  	(19)
44, 89, 112, 135, 136, 159, 171, 381, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635
;; rd  gen 	(2)
378, 2636
;; rd  kill	(1)
2636

;; Pred edge  16 [95.6%] 
(code_label 116 114 117 18 9 "" [1 uses])

(note 117 116 119 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 119 117 120 18 (set (reg:SI 143)
        (const_int 1073881088 [0x40022000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 709 {*thumb2_movsi_insn}
     (nil))

(insn 120 119 121 18 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 143))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073881088 [0x40022000]))
            (nil))))

(jump_insn 121 120 122 18 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 130)
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(20)
44, 89, 112, 135, 136, 159, 171, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636


;; Succ edge  19 [4.4%]  (fallthru)
;; Succ edge  20 [95.6%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u154(7){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(20)
44, 89, 112, 135, 136, 159, 171, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  18 [4.4%]  (fallthru)
(note 122 121 123 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 19 (set (reg:SI 0 r0)
        (const_int 256 [0x100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 709 {*thumb2_movsi_insn}
     (nil))

(insn 124 123 125 19 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 125 124 126 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 126 125 127 19 (set (reg:SI 0 r0)
        (const_int 256 [0x100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 709 {*thumb2_movsi_insn}
     (nil))

(insn 127 126 128 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 128 127 130 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 19 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(19)
44, 89, 112, 135, 136, 159, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u164(7){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 144
;; live  kill	
;; rd  in  	(20)
44, 89, 112, 135, 136, 159, 171, 378, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636
;; rd  gen 	(2)
375, 2637
;; rd  kill	(1)
2637

;; Pred edge  18 [95.6%] 
(code_label 130 128 131 20 10 "" [1 uses])

(note 131 130 133 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 133 131 134 20 (set (reg:SI 144)
        (const_int 1073882112 [0x40022400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 709 {*thumb2_movsi_insn}
     (nil))

(insn 134 133 135 20 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 144))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                (const_int 1073882112 [0x40022400]))
            (nil))))

(jump_insn 135 134 136 20 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 144)
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(21)
44, 89, 112, 135, 136, 159, 171, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637


;; Succ edge  21 [4.4%]  (fallthru)
;; Succ edge  22 [95.6%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u172(7){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(21)
44, 89, 112, 135, 136, 159, 171, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  20 [4.4%]  (fallthru)
(note 136 135 137 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 21 (set (reg:SI 0 r0)
        (const_int 512 [0x200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 709 {*thumb2_movsi_insn}
     (nil))

(insn 138 137 139 21 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 139 138 140 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 140 139 141 21 (set (reg:SI 0 r0)
        (const_int 512 [0x200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 709 {*thumb2_movsi_insn}
     (nil))

(insn 141 140 142 21 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 142 141 144 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 21 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(20)
44, 89, 112, 135, 136, 159, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u182(7){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 145
;; live  kill	
;; rd  in  	(21)
44, 89, 112, 135, 136, 159, 171, 375, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637
;; rd  gen 	(2)
372, 2638
;; rd  kill	(1)
2638

;; Pred edge  20 [95.6%] 
(code_label 144 142 145 22 11 "" [1 uses])

(note 145 144 147 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 147 145 148 22 (set (reg:SI 145)
        (const_int 1073883136 [0x40022800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 709 {*thumb2_movsi_insn}
     (nil))

(insn 148 147 149 22 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 145))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
                    (const_int 1073883136 [0x40022800]))
                (nil)))))

(jump_insn 149 148 150 22 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 160)
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638


;; Succ edge  23 [10.1%]  (fallthru)
;; Succ edge  24 [89.9%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(7){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;; rd  gen 	(0)

;; rd  kill	(12)
160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171

;; Pred edge  22 [10.1%]  (fallthru)
(note 150 149 151 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 152 23 (set (reg:SI 0 r0)
        (const_int 1024 [0x400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 709 {*thumb2_movsi_insn}
     (nil))

(insn 152 151 153 23 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 153 152 154 23 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 154 153 155 23 (set (reg:SI 0 r0)
        (const_int 1024 [0x400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 709 {*thumb2_movsi_insn}
     (nil))

(insn 155 154 156 23 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 156 155 160 23 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 23 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(21)
44, 89, 112, 135, 136, 159, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u200(7){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  22 [89.9%] 
(code_label 160 156 161 24 1 "" [1 uses])

(note 161 160 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 24 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(22)
44, 89, 112, 135, 136, 159, 171, 372, 403, 404, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_Init (GPIO_Init)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 41 (    2)


GPIO_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d,1u} r24={9d,9u} r25={1d,20u} r26={1d,19u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r148={1d,3u} r149={1d,1u} r150={1d,1u} r151={1d,2u} r156={1d,1u} r159={1d,1u} r161={2d,4u,1e} r162={1d,1u} r163={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r180={1d,1u} r181={1d,1u} r182={2d,6u,1e} r183={1d,1u} r184={1d,1u} r187={1d,4u} r189={1d,1u} r194={1d,64u} r195={1d,17u} r197={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,4u} r211={1d,4u} r212={1d,5u,1e} r213={1d,7u,1e} r217={1d,2u} r218={1d,2u} r219={1d,1u} r221={1d,1u} r222={1d,3u} r223={1d,1u} r224={1d,1u} r225={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,2u,1e} r251={1d,4u,1e} r253={1d,2u} r254={1d,2u} r255={1d,1u} r257={1d,1u} r258={1d,3u} r259={1d,1u} r260={1d,1u} r261={1d,2u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,2u,1e} r287={1d,4u,1e} r289={1d,2u} r290={1d,2u} r291={1d,1u} r293={1d,1u} r294={1d,3u} r295={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} 
;;    total ref usage 535{161d,366u,8e} in 193{193 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 24[7,9] 25[16,1] 26[17,1] 143[18,1] 144[19,1] 145[20,1] 148[21,1] 149[22,1] 150[23,1] 151[24,1] 156[25,1] 159[26,1] 161[27,2] 162[29,1] 163[30,1] 168[31,1] 169[32,1] 171[33,1] 172[34,1] 180[35,1] 181[36,1] 182[37,2] 183[39,1] 184[40,1] 187[41,1] 189[42,1] 194[43,1] 195[44,1] 197[45,1] 199[46,1] 200[47,1] 201[48,1] 202[49,1] 203[50,1] 204[51,1] 205[52,1] 206[53,1] 207[54,1] 208[55,1] 209[56,1] 210[57,1] 211[58,1] 212[59,1] 213[60,1] 217[61,1] 218[62,1] 219[63,1] 221[64,1] 222[65,1] 223[66,1] 224[67,1] 225[68,1] 226[69,1] 227[70,1] 228[71,1] 229[72,1] 230[73,1] 231[74,1] 232[75,1] 233[76,1] 234[77,1] 235[78,1] 236[79,1] 237[80,1] 238[81,1] 239[82,1] 240[83,1] 241[84,1] 242[85,1] 243[86,1] 244[87,1] 245[88,1] 246[89,1] 247[90,1] 248[91,1] 249[92,1] 250[93,1] 251[94,1] 253[95,1] 254[96,1] 255[97,1] 257[98,1] 258[99,1] 259[100,1] 260[101,1] 261[102,1] 262[103,1] 263[104,1] 264[105,1] 265[106,1] 266[107,1] 267[108,1] 268[109,1] 269[110,1] 270[111,1] 271[112,1] 272[113,1] 273[114,1] 274[115,1] 275[116,1] 276[117,1] 277[118,1] 278[119,1] 279[120,1] 280[121,1] 281[122,1] 282[123,1] 283[124,1] 284[125,1] 285[126,1] 286[127,1] 287[128,1] 289[129,1] 290[130,1] 291[131,1] 293[132,1] 294[133,1] 295[134,1] 296[135,1] 297[136,1] 298[137,1] 299[138,1] 300[139,1] 301[140,1] 302[141,1] 303[142,1] 304[143,1] 305[144,1] 306[145,1] 307[146,1] 308[147,1] 309[148,1] 310[149,1] 311[150,1] 312[151,1] 313[152,1] 314[153,1] 315[154,1] 316[155,1] 317[156,1] 318[157,1] 319[158,1] 320[159,1] 321[160,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d16(25){ }d17(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 16, 17
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 16, 17
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 16, 17

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d16(bb 0 insn -1) }u3(26){ d17(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 161 182 187 194 195 210 211
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 161 182 187 194 195 210 211
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 16, 17
;; rd  gen 	(7)
27, 38, 41, 43, 44, 57, 58
;; rd  kill	(9)
27, 28, 37, 38, 41, 43, 44, 57, 58
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(16)
0, 1, 2, 3, 4, 5, 6, 16, 17, 27, 38, 41, 43, 44, 57, 58
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 10
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 11
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 17
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 4 uid 14
;;      reg 182 { d38(bb 2 insn 13) }

( 2 20 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(25){ d16(bb 0 insn -1) }u11(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 161 187 210
;; lr  def 	 24 [cc] 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 143 144
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(3)
15, 18, 19
;; rd  kill	(11)
7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 21
;;      reg 161 { d28(bb 20 insn 271) d27(bb 2 insn 14) }
;;      reg 210 { d57(bb 2 insn 20) }
;;   eq_note reg 161 { }
;;   UD chains for insn luid 1 uid 22
;;      reg 143 { d18(bb 3 insn 21) }
;;      reg 187 { d41(bb 2 insn 17) }
;;   UD chains for insn luid 2 uid 23
;;      reg 143 { d18(bb 3 insn 21) }
;;      reg 144 { d19(bb 3 insn 22) }
;;   UD chains for insn luid 3 uid 24
;;      reg 24 { d15(bb 3 insn 23) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d4(bb 0 insn -1) }u21(13){ d5(bb 0 insn -1) }u22(25){ d16(bb 0 insn -1) }u23(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 182 194 195 211
;; lr  def 	 24 [cc] 145 148 149 150 151 156 197 199 200 201
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 145 148 149 150 151 156 197 199 200 201
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
14, 20, 21, 22, 23, 24, 25, 45, 46, 47, 48
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 20, 21, 22, 23, 24, 25, 45, 46, 47, 48
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 26
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 29
;;      reg 182 { d38(bb 2 insn 13) d37(bb 20 insn 272) }
;;      reg 211 { d58(bb 2 insn 28) }
;;   eq_note reg 182 { }
;;   UD chains for insn luid 2 uid 30
;;      reg 197 { d45(bb 4 insn 29) }
;;   UD chains for insn luid 3 uid 31
;;      reg 145 { d20(bb 4 insn 26) }
;;      reg 148 { d21(bb 4 insn 30) }
;;   UD chains for insn luid 4 uid 32
;;      reg 149 { d22(bb 4 insn 31) }
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 5 uid 33
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 34
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 35
;;      reg 151 { d24(bb 4 insn 34) }
;;      reg 182 { d38(bb 2 insn 13) d37(bb 20 insn 272) }
;;   UD chains for insn luid 8 uid 36
;;      reg 150 { d23(bb 4 insn 33) }
;;      reg 199 { d46(bb 4 insn 35) }
;;   UD chains for insn luid 9 uid 37
;;      reg 156 { d25(bb 4 insn 36) }
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 10 uid 38
;;      reg 151 { d24(bb 4 insn 34) }
;;   UD chains for insn luid 11 uid 39
;;      reg 200 { d47(bb 4 insn 38) }
;;   UD chains for insn luid 12 uid 40
;;      reg 201 { d48(bb 4 insn 39) }
;;   UD chains for insn luid 13 uid 41
;;      reg 24 { d14(bb 4 insn 40) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ d4(bb 0 insn -1) }u46(13){ d5(bb 0 insn -1) }u47(25){ d16(bb 0 insn -1) }u48(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 144 148 161 182 194 195
;; lr  def 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; live  gen 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
26, 29, 30, 31, 32, 33, 34, 35, 49, 50, 51, 52, 53, 54
;; rd  kill	(14)
26, 29, 30, 31, 32, 33, 34, 35, 49, 50, 51, 52, 53, 54
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 43
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 44
;;      reg 148 { d21(bb 4 insn 30) }
;;      reg 159 { d26(bb 5 insn 43) }
;;   UD chains for insn luid 2 uid 45
;;      reg 162 { d29(bb 5 insn 44) }
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 46
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 47
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 48
;;      reg 182 { d38(bb 2 insn 13) d37(bb 20 insn 272) }
;;      reg 202 { d49(bb 5 insn 47) }
;;   UD chains for insn luid 6 uid 49
;;      reg 163 { d30(bb 5 insn 46) }
;;      reg 203 { d50(bb 5 insn 48) }
;;   UD chains for insn luid 7 uid 50
;;      reg 168 { d31(bb 5 insn 49) }
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 8 uid 51
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 52
;;      reg 144 { d19(bb 3 insn 22) }
;;   UD chains for insn luid 10 uid 53
;;      reg 169 { d32(bb 5 insn 51) }
;;      reg 204 { d51(bb 5 insn 52) }
;;   UD chains for insn luid 11 uid 54
;;      reg 171 { d33(bb 5 insn 53) }
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 12 uid 55
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 56
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 57
;;      reg 161 { d28(bb 20 insn 271) d27(bb 2 insn 14) }
;;      reg 205 { d52(bb 5 insn 56) }
;;   UD chains for insn luid 15 uid 58
;;      reg 206 { d53(bb 5 insn 57) }
;;   UD chains for insn luid 16 uid 59
;;      reg 172 { d34(bb 5 insn 55) }
;;      reg 207 { d54(bb 5 insn 58) }
;;   UD chains for insn luid 17 uid 60
;;      reg 180 { d35(bb 5 insn 59) }
;;      reg 194 { d43(bb 2 insn 10) }

( 4 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u77(7){ d4(bb 0 insn -1) }u78(13){ d5(bb 0 insn -1) }u79(25){ d16(bb 0 insn -1) }u80(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 148 182 194 195
;; lr  def 	 181 183 184 189 208 209
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; live  gen 	 181 183 184 189 208 209
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
36, 39, 40, 42, 55, 56
;; rd  kill	(6)
36, 39, 40, 42, 55, 56
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 63
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 64
;;      reg 148 { d21(bb 4 insn 30) }
;;      reg 181 { d36(bb 6 insn 63) }
;;   UD chains for insn luid 2 uid 65
;;      reg 183 { d39(bb 6 insn 64) }
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 66
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 67
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 68
;;      reg 182 { d38(bb 2 insn 13) d37(bb 20 insn 272) }
;;      reg 208 { d55(bb 6 insn 67) }
;;   UD chains for insn luid 6 uid 69
;;      reg 184 { d40(bb 6 insn 66) }
;;      reg 209 { d56(bb 6 insn 68) }
;;   UD chains for insn luid 7 uid 70
;;      reg 189 { d42(bb 6 insn 69) }
;;      reg 194 { d43(bb 2 insn 10) }

( 3 6 )->[7]->( 9 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u94(7){ d4(bb 0 insn -1) }u95(13){ d5(bb 0 insn -1) }u96(25){ d16(bb 0 insn -1) }u97(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 161 182 187 210
;; lr  def 	 24 [cc] 212 213 217 218
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 212 213 217 218
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(5)
12, 59, 60, 61, 62
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 59, 60, 61, 62
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 12, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 281
;;      reg 161 { d28(bb 20 insn 271) d27(bb 2 insn 14) }
;;   UD chains for insn luid 1 uid 282
;;      reg 182 { d38(bb 2 insn 13) d37(bb 20 insn 272) }
;;   UD chains for insn luid 2 uid 88
;;      reg 210 { d57(bb 2 insn 20) }
;;      reg 212 { d59(bb 7 insn 281) }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 3 uid 89
;;      reg 187 { d41(bb 2 insn 17) }
;;      reg 217 { d61(bb 7 insn 88) }
;;   UD chains for insn luid 4 uid 90
;;      reg 217 { d61(bb 7 insn 88) }
;;      reg 218 { d62(bb 7 insn 89) }
;;   UD chains for insn luid 5 uid 91
;;      reg 24 { d12(bb 7 insn 90) }

( 20 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u108(7){ d4(bb 0 insn -1) }u109(13){ d5(bb 0 insn -1) }u110(25){ d16(bb 0 insn -1) }u111(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }

( 7 )->[9]->( 11 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u112(7){ d4(bb 0 insn -1) }u113(13){ d5(bb 0 insn -1) }u114(25){ d16(bb 0 insn -1) }u115(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 211 213
;; lr  def 	 24 [cc] 219 221 222 223 224 225 226 227 228 229
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; live  gen 	 24 [cc] 219 221 222 223 224 225 226 227 228 229
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 12, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
11, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 94
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 96
;;      reg 211 { d58(bb 2 insn 28) }
;;      reg 213 { d60(bb 7 insn 282) }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 2 uid 97
;;      reg 221 { d64(bb 9 insn 96) }
;;   UD chains for insn luid 3 uid 98
;;      reg 219 { d63(bb 9 insn 94) }
;;      reg 222 { d65(bb 9 insn 97) }
;;   UD chains for insn luid 4 uid 99
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 223 { d66(bb 9 insn 98) }
;;   UD chains for insn luid 5 uid 100
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 101
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 102
;;      reg 213 { d60(bb 7 insn 282) }
;;      reg 225 { d68(bb 9 insn 101) }
;;   UD chains for insn luid 8 uid 103
;;      reg 224 { d67(bb 9 insn 100) }
;;      reg 226 { d69(bb 9 insn 102) }
;;   UD chains for insn luid 9 uid 104
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 227 { d70(bb 9 insn 103) }
;;   UD chains for insn luid 10 uid 105
;;      reg 225 { d68(bb 9 insn 101) }
;;   UD chains for insn luid 11 uid 106
;;      reg 228 { d71(bb 9 insn 105) }
;;   UD chains for insn luid 12 uid 107
;;      reg 229 { d72(bb 9 insn 106) }
;;   UD chains for insn luid 13 uid 108
;;      reg 24 { d11(bb 9 insn 107) }

( 9 11 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u137(7){ d4(bb 0 insn -1) }u138(13){ d5(bb 0 insn -1) }u139(25){ d16(bb 0 insn -1) }u140(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 213 222
;; lr  def 	 230 231 232 233 234 235
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; live  gen 	 230 231 232 233 234 235
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
73, 74, 75, 76, 77, 78
;; rd  kill	(6)
73, 74, 75, 76, 77, 78
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 111
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 112
;;      reg 222 { d65(bb 9 insn 97) }
;;      reg 230 { d73(bb 10 insn 111) }
;;   UD chains for insn luid 2 uid 113
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 231 { d74(bb 10 insn 112) }
;;   UD chains for insn luid 3 uid 114
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 115
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 116
;;      reg 213 { d60(bb 7 insn 282) }
;;      reg 233 { d76(bb 10 insn 115) }
;;   UD chains for insn luid 6 uid 117
;;      reg 232 { d75(bb 10 insn 114) }
;;      reg 234 { d77(bb 10 insn 116) }
;;   UD chains for insn luid 7 uid 118
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 235 { d78(bb 10 insn 117) }

( 9 )->[11]->( 10 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u154(7){ d4(bb 0 insn -1) }u155(13){ d5(bb 0 insn -1) }u156(25){ d16(bb 0 insn -1) }u157(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 212 213 218 222
;; lr  def 	 236 237 238 239 240 241 242 243 244 245 246 247 248 249
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; live  gen 	 236 237 238 239 240 241 242 243 244 245 246 247 248 249
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92
;; rd  kill	(14)
79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 121
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 122
;;      reg 222 { d65(bb 9 insn 97) }
;;      reg 236 { d79(bb 11 insn 121) }
;;   UD chains for insn luid 2 uid 123
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 237 { d80(bb 11 insn 122) }
;;   UD chains for insn luid 3 uid 124
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 125
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 126
;;      reg 213 { d60(bb 7 insn 282) }
;;      reg 239 { d82(bb 11 insn 125) }
;;   UD chains for insn luid 6 uid 127
;;      reg 238 { d81(bb 11 insn 124) }
;;      reg 240 { d83(bb 11 insn 126) }
;;   UD chains for insn luid 7 uid 128
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 241 { d84(bb 11 insn 127) }
;;   UD chains for insn luid 8 uid 129
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 130
;;      reg 218 { d62(bb 7 insn 89) }
;;   UD chains for insn luid 10 uid 131
;;      reg 242 { d85(bb 11 insn 129) }
;;      reg 243 { d86(bb 11 insn 130) }
;;   UD chains for insn luid 11 uid 132
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 244 { d87(bb 11 insn 131) }
;;   UD chains for insn luid 12 uid 133
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 134
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 135
;;      reg 212 { d59(bb 7 insn 281) }
;;      reg 246 { d89(bb 11 insn 134) }
;;   UD chains for insn luid 15 uid 136
;;      reg 247 { d90(bb 11 insn 135) }
;;   UD chains for insn luid 16 uid 137
;;      reg 245 { d88(bb 11 insn 133) }
;;      reg 248 { d91(bb 11 insn 136) }
;;   UD chains for insn luid 17 uid 138
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 249 { d92(bb 11 insn 137) }

( 7 10 )->[12]->( 13 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u186(7){ d4(bb 0 insn -1) }u187(13){ d5(bb 0 insn -1) }u188(25){ d16(bb 0 insn -1) }u189(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 187 210 212 213
;; lr  def 	 24 [cc] 250 251 253 254
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 250 251 253 254
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 11, 12, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(5)
10, 93, 94, 95, 96
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 93, 94, 95, 96
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 141
;;      reg 212 { d59(bb 7 insn 281) }
;;   UD chains for insn luid 1 uid 142
;;      reg 213 { d60(bb 7 insn 282) }
;;   UD chains for insn luid 2 uid 153
;;      reg 210 { d57(bb 2 insn 20) }
;;      reg 250 { d93(bb 12 insn 141) }
;;   eq_note reg 250 { }
;;   UD chains for insn luid 3 uid 154
;;      reg 187 { d41(bb 2 insn 17) }
;;      reg 253 { d95(bb 12 insn 153) }
;;   UD chains for insn luid 4 uid 155
;;      reg 253 { d95(bb 12 insn 153) }
;;      reg 254 { d96(bb 12 insn 154) }
;;   UD chains for insn luid 5 uid 156
;;      reg 24 { d10(bb 12 insn 155) }

( 12 )->[13]->( 15 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u200(7){ d4(bb 0 insn -1) }u201(13){ d5(bb 0 insn -1) }u202(25){ d16(bb 0 insn -1) }u203(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 211 251
;; lr  def 	 24 [cc] 255 257 258 259 260 261 262 263 264 265
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; live  gen 	 24 [cc] 255 257 258 259 260 261 262 263 264 265
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
9, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 159
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 161
;;      reg 211 { d58(bb 2 insn 28) }
;;      reg 251 { d94(bb 12 insn 142) }
;;   eq_note reg 251 { }
;;   UD chains for insn luid 2 uid 162
;;      reg 257 { d98(bb 13 insn 161) }
;;   UD chains for insn luid 3 uid 163
;;      reg 255 { d97(bb 13 insn 159) }
;;      reg 258 { d99(bb 13 insn 162) }
;;   UD chains for insn luid 4 uid 164
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 259 { d100(bb 13 insn 163) }
;;   UD chains for insn luid 5 uid 165
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 166
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 167
;;      reg 251 { d94(bb 12 insn 142) }
;;      reg 261 { d102(bb 13 insn 166) }
;;   UD chains for insn luid 8 uid 168
;;      reg 260 { d101(bb 13 insn 165) }
;;      reg 262 { d103(bb 13 insn 167) }
;;   UD chains for insn luid 9 uid 169
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 263 { d104(bb 13 insn 168) }
;;   UD chains for insn luid 10 uid 170
;;      reg 261 { d102(bb 13 insn 166) }
;;   UD chains for insn luid 11 uid 171
;;      reg 264 { d105(bb 13 insn 170) }
;;   UD chains for insn luid 12 uid 172
;;      reg 265 { d106(bb 13 insn 171) }
;;   UD chains for insn luid 13 uid 173
;;      reg 24 { d9(bb 13 insn 172) }

( 13 15 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u225(7){ d4(bb 0 insn -1) }u226(13){ d5(bb 0 insn -1) }u227(25){ d16(bb 0 insn -1) }u228(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 251 258
;; lr  def 	 266 267 268 269 270 271
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; live  gen 	 266 267 268 269 270 271
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
107, 108, 109, 110, 111, 112
;; rd  kill	(6)
107, 108, 109, 110, 111, 112
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 176
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 177
;;      reg 258 { d99(bb 13 insn 162) }
;;      reg 266 { d107(bb 14 insn 176) }
;;   UD chains for insn luid 2 uid 178
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 267 { d108(bb 14 insn 177) }
;;   UD chains for insn luid 3 uid 179
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 180
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 181
;;      reg 251 { d94(bb 12 insn 142) }
;;      reg 269 { d110(bb 14 insn 180) }
;;   UD chains for insn luid 6 uid 182
;;      reg 268 { d109(bb 14 insn 179) }
;;      reg 270 { d111(bb 14 insn 181) }
;;   UD chains for insn luid 7 uid 183
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 271 { d112(bb 14 insn 182) }

( 13 )->[15]->( 14 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u242(7){ d4(bb 0 insn -1) }u243(13){ d5(bb 0 insn -1) }u244(25){ d16(bb 0 insn -1) }u245(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 250 251 254 258
;; lr  def 	 272 273 274 275 276 277 278 279 280 281 282 283 284 285
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; live  gen 	 272 273 274 275 276 277 278 279 280 281 282 283 284 285
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126
;; rd  kill	(14)
113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 186
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 187
;;      reg 258 { d99(bb 13 insn 162) }
;;      reg 272 { d113(bb 15 insn 186) }
;;   UD chains for insn luid 2 uid 188
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 273 { d114(bb 15 insn 187) }
;;   UD chains for insn luid 3 uid 189
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 190
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 191
;;      reg 251 { d94(bb 12 insn 142) }
;;      reg 275 { d116(bb 15 insn 190) }
;;   UD chains for insn luid 6 uid 192
;;      reg 274 { d115(bb 15 insn 189) }
;;      reg 276 { d117(bb 15 insn 191) }
;;   UD chains for insn luid 7 uid 193
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 277 { d118(bb 15 insn 192) }
;;   UD chains for insn luid 8 uid 194
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 195
;;      reg 254 { d96(bb 12 insn 154) }
;;   UD chains for insn luid 10 uid 196
;;      reg 278 { d119(bb 15 insn 194) }
;;      reg 279 { d120(bb 15 insn 195) }
;;   UD chains for insn luid 11 uid 197
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 280 { d121(bb 15 insn 196) }
;;   UD chains for insn luid 12 uid 198
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 199
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 200
;;      reg 250 { d93(bb 12 insn 141) }
;;      reg 282 { d123(bb 15 insn 199) }
;;   UD chains for insn luid 15 uid 201
;;      reg 283 { d124(bb 15 insn 200) }
;;   UD chains for insn luid 16 uid 202
;;      reg 281 { d122(bb 15 insn 198) }
;;      reg 284 { d125(bb 15 insn 201) }
;;   UD chains for insn luid 17 uid 203
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 285 { d126(bb 15 insn 202) }

( 12 14 )->[16]->( 17 20 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u274(7){ d4(bb 0 insn -1) }u275(13){ d5(bb 0 insn -1) }u276(25){ d16(bb 0 insn -1) }u277(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 187 210 212 213
;; lr  def 	 24 [cc] 286 287 289 290
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 286 287 289 290
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 9, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(5)
8, 127, 128, 129, 130
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 127, 128, 129, 130
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 206
;;      reg 212 { d59(bb 7 insn 281) }
;;   UD chains for insn luid 1 uid 207
;;      reg 213 { d60(bb 7 insn 282) }
;;   UD chains for insn luid 2 uid 218
;;      reg 210 { d57(bb 2 insn 20) }
;;      reg 286 { d127(bb 16 insn 206) }
;;   eq_note reg 286 { }
;;   UD chains for insn luid 3 uid 219
;;      reg 187 { d41(bb 2 insn 17) }
;;      reg 289 { d129(bb 16 insn 218) }
;;   UD chains for insn luid 4 uid 220
;;      reg 289 { d129(bb 16 insn 218) }
;;      reg 290 { d130(bb 16 insn 219) }
;;   UD chains for insn luid 5 uid 221
;;      reg 24 { d8(bb 16 insn 220) }

( 16 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u288(7){ d4(bb 0 insn -1) }u289(13){ d5(bb 0 insn -1) }u290(25){ d16(bb 0 insn -1) }u291(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 211 287
;; lr  def 	 24 [cc] 291 293 294 295 296 297 298 299 300 301
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; live  gen 	 24 [cc] 291 293 294 295 296 297 298 299 300 301
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
7, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 224
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 226
;;      reg 211 { d58(bb 2 insn 28) }
;;      reg 287 { d128(bb 16 insn 207) }
;;   eq_note reg 287 { }
;;   UD chains for insn luid 2 uid 227
;;      reg 293 { d132(bb 17 insn 226) }
;;   UD chains for insn luid 3 uid 228
;;      reg 291 { d131(bb 17 insn 224) }
;;      reg 294 { d133(bb 17 insn 227) }
;;   UD chains for insn luid 4 uid 229
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 295 { d134(bb 17 insn 228) }
;;   UD chains for insn luid 5 uid 230
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 231
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 232
;;      reg 287 { d128(bb 16 insn 207) }
;;      reg 297 { d136(bb 17 insn 231) }
;;   UD chains for insn luid 8 uid 233
;;      reg 296 { d135(bb 17 insn 230) }
;;      reg 298 { d137(bb 17 insn 232) }
;;   UD chains for insn luid 9 uid 234
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 299 { d138(bb 17 insn 233) }
;;   UD chains for insn luid 10 uid 235
;;      reg 297 { d136(bb 17 insn 231) }
;;   UD chains for insn luid 11 uid 236
;;      reg 300 { d139(bb 17 insn 235) }
;;   UD chains for insn luid 12 uid 237
;;      reg 301 { d140(bb 17 insn 236) }
;;   UD chains for insn luid 13 uid 238
;;      reg 24 { d7(bb 17 insn 237) }

( 17 19 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u313(7){ d4(bb 0 insn -1) }u314(13){ d5(bb 0 insn -1) }u315(25){ d16(bb 0 insn -1) }u316(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 287 294
;; lr  def 	 302 303 304 305 306 307
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; live  gen 	 302 303 304 305 306 307
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
141, 142, 143, 144, 145, 146
;; rd  kill	(6)
141, 142, 143, 144, 145, 146
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 241
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 242
;;      reg 294 { d133(bb 17 insn 227) }
;;      reg 302 { d141(bb 18 insn 241) }
;;   UD chains for insn luid 2 uid 243
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 303 { d142(bb 18 insn 242) }
;;   UD chains for insn luid 3 uid 244
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 245
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 246
;;      reg 287 { d128(bb 16 insn 207) }
;;      reg 305 { d144(bb 18 insn 245) }
;;   UD chains for insn luid 6 uid 247
;;      reg 304 { d143(bb 18 insn 244) }
;;      reg 306 { d145(bb 18 insn 246) }
;;   UD chains for insn luid 7 uid 248
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 307 { d146(bb 18 insn 247) }

( 17 )->[19]->( 18 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u330(7){ d4(bb 0 insn -1) }u331(13){ d5(bb 0 insn -1) }u332(25){ d16(bb 0 insn -1) }u333(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 286 287 290 294
;; lr  def 	 308 309 310 311 312 313 314 315 316 317 318 319 320 321
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; live  gen 	 308 309 310 311 312 313 314 315 316 317 318 319 320 321
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  kill	(14)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 251
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 252
;;      reg 294 { d133(bb 17 insn 227) }
;;      reg 308 { d147(bb 19 insn 251) }
;;   UD chains for insn luid 2 uid 253
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 309 { d148(bb 19 insn 252) }
;;   UD chains for insn luid 3 uid 254
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 255
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 256
;;      reg 287 { d128(bb 16 insn 207) }
;;      reg 311 { d150(bb 19 insn 255) }
;;   UD chains for insn luid 6 uid 257
;;      reg 310 { d149(bb 19 insn 254) }
;;      reg 312 { d151(bb 19 insn 256) }
;;   UD chains for insn luid 7 uid 258
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 313 { d152(bb 19 insn 257) }
;;   UD chains for insn luid 8 uid 259
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 260
;;      reg 290 { d130(bb 16 insn 219) }
;;   UD chains for insn luid 10 uid 261
;;      reg 314 { d153(bb 19 insn 259) }
;;      reg 315 { d154(bb 19 insn 260) }
;;   UD chains for insn luid 11 uid 262
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 316 { d155(bb 19 insn 261) }
;;   UD chains for insn luid 12 uid 263
;;      reg 194 { d43(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 264
;;      reg 195 { d44(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 265
;;      reg 286 { d127(bb 16 insn 206) }
;;      reg 318 { d157(bb 19 insn 264) }
;;   UD chains for insn luid 15 uid 266
;;      reg 319 { d158(bb 19 insn 265) }
;;   UD chains for insn luid 16 uid 267
;;      reg 317 { d156(bb 19 insn 263) }
;;      reg 320 { d159(bb 19 insn 266) }
;;   UD chains for insn luid 17 uid 268
;;      reg 194 { d43(bb 2 insn 10) }
;;      reg 321 { d160(bb 19 insn 267) }

( 16 18 )->[20]->( 3 8 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u362(7){ d4(bb 0 insn -1) }u363(13){ d5(bb 0 insn -1) }u364(25){ d16(bb 0 insn -1) }u365(26){ d17(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 212 213
;; lr  def 	 24 [cc] 161 182
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 161 182
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(3)
13, 28, 37
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 27, 28, 37, 38
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }
;;   reg 26 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 271
;;      reg 212 { d59(bb 7 insn 281) }
;;   UD chains for insn luid 1 uid 272
;;      reg 213 { d60(bb 7 insn 282) }
;;   UD chains for insn luid 2 uid 273
;;      reg 161 { d28(bb 20 insn 271) }
;;   UD chains for insn luid 3 uid 274
;;      reg 24 { d13(bb 20 insn 273) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u370(7){ d4(bb 0 insn -1) }u371(13){ d5(bb 0 insn -1) }u372(14){ d6(bb 0 insn -1) }u373(25){ d16(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d16(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 26 to worklist
  Adding insn 60 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 91 to worklist
  Adding insn 108 to worklist
  Adding insn 104 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 94 to worklist
  Adding insn 118 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 156 to worklist
  Adding insn 173 to worklist
  Adding insn 169 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 159 to worklist
  Adding insn 183 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 176 to worklist
  Adding insn 203 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 221 to worklist
  Adding insn 238 to worklist
  Adding insn 234 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 224 to worklist
  Adding insn 248 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 241 to worklist
  Adding insn 268 to worklist
  Adding insn 263 to worklist
  Adding insn 262 to worklist
  Adding insn 259 to worklist
  Adding insn 258 to worklist
  Adding insn 254 to worklist
  Adding insn 253 to worklist
  Adding insn 251 to worklist
  Adding insn 274 to worklist
Finished finding needed instructions:
Processing use of (reg 24 cc) in insn 274:
  Adding insn 273 to worklist
Processing use of (reg 161 [ pinpos ]) in insn 273:
  Adding insn 271 to worklist
Processing use of (reg 212) in insn 271:
  Adding insn 281 to worklist
Processing use of (reg 161 [ pinpos ]) in insn 281:
  Adding insn 14 to worklist
Processing use of (reg 182 [ ivtmp.36 ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 251:
  Adding insn 10 to worklist
Processing use of (reg 0 r0) in insn 10:
Processing use of (reg 194 [ GPIOx ]) in insn 253:
Processing use of (reg 309 [ D.7710 ]) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 294 [ D.7699 ]) in insn 252:
  Adding insn 227 to worklist
Processing use of (reg 308 [ D.7709 ]) in insn 252:
Processing use of (reg 293) in insn 227:
  Adding insn 226 to worklist
Processing use of (reg 211) in insn 226:
  Adding insn 28 to worklist
Processing use of (reg 287 [ ivtmp.36 ]) in insn 226:
  Adding insn 207 to worklist
Processing use of (reg 213) in insn 207:
  Adding insn 282 to worklist
Processing use of (reg 182 [ ivtmp.36 ]) in insn 282:
  Adding insn 272 to worklist
Processing use of (reg 213) in insn 272:
Processing use of (reg 194 [ GPIOx ]) in insn 254:
Processing use of (reg 194 [ GPIOx ]) in insn 258:
Processing use of (reg 313 [ D.7715 ]) in insn 258:
  Adding insn 257 to worklist
Processing use of (reg 310 [ D.7711 ]) in insn 257:
Processing use of (reg 312) in insn 257:
  Adding insn 256 to worklist
Processing use of (reg 287 [ ivtmp.36 ]) in insn 256:
Processing use of (reg 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ]) in insn 256:
  Adding insn 255 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 255:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 11:
Processing use of (reg 194 [ GPIOx ]) in insn 259:
Processing use of (reg 194 [ GPIOx ]) in insn 262:
Processing use of (reg 316 [ D.7721 ]) in insn 262:
  Adding insn 261 to worklist
Processing use of (reg 314 [ D.7716 ]) in insn 261:
Processing use of (reg 315) in insn 261:
  Adding insn 260 to worklist
Processing use of (reg 290 [ currentpin ]) in insn 260:
  Adding insn 219 to worklist
Processing use of (reg 187 [ pretmp.14 ]) in insn 219:
  Adding insn 17 to worklist
Processing use of (reg 289 [ pos ]) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 210) in insn 218:
  Adding insn 20 to worklist
Processing use of (reg 286 [ pinpos ]) in insn 218:
  Adding insn 206 to worklist
Processing use of (reg 212) in insn 206:
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 17:
Processing use of (reg 194 [ GPIOx ]) in insn 263:
Processing use of (reg 194 [ GPIOx ]) in insn 268:
Processing use of (reg 321 [ D.7728 ]) in insn 268:
  Adding insn 267 to worklist
Processing use of (reg 317 [ D.7722 ]) in insn 267:
Processing use of (reg 320) in insn 267:
  Adding insn 266 to worklist
Processing use of (subreg (reg 319) 0) in insn 266:
  Adding insn 265 to worklist
Processing use of (reg 286 [ pinpos ]) in insn 265:
Processing use of (reg 318 [ GPIO_InitStruct_8(D)->GPIO_OType ]) in insn 265:
  Adding insn 264 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 264:
Processing use of (reg 194 [ GPIOx ]) in insn 241:
Processing use of (reg 194 [ GPIOx ]) in insn 243:
Processing use of (reg 303 [ D.7733 ]) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 294 [ D.7699 ]) in insn 242:
Processing use of (reg 302 [ D.7729 ]) in insn 242:
Processing use of (reg 194 [ GPIOx ]) in insn 244:
Processing use of (reg 194 [ GPIOx ]) in insn 248:
Processing use of (reg 307 [ D.7738 ]) in insn 248:
  Adding insn 247 to worklist
Processing use of (reg 304 [ D.7734 ]) in insn 247:
Processing use of (reg 306) in insn 247:
  Adding insn 246 to worklist
Processing use of (reg 287 [ ivtmp.36 ]) in insn 246:
Processing use of (reg 305 [ GPIO_InitStruct_8(D)->GPIO_PuPd ]) in insn 246:
  Adding insn 245 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 245:
Processing use of (reg 194 [ GPIOx ]) in insn 224:
Processing use of (reg 194 [ GPIOx ]) in insn 229:
Processing use of (reg 295 [ D.7700 ]) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 291 [ D.7695 ]) in insn 228:
Processing use of (reg 294 [ D.7699 ]) in insn 228:
Processing use of (reg 194 [ GPIOx ]) in insn 230:
Processing use of (reg 194 [ GPIOx ]) in insn 234:
Processing use of (reg 299 [ D.7705 ]) in insn 234:
  Adding insn 233 to worklist
Processing use of (reg 296 [ D.7701 ]) in insn 233:
Processing use of (reg 298) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 287 [ ivtmp.36 ]) in insn 232:
Processing use of (reg 297 [ D.7702 ]) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 231:
Processing use of (reg 24 cc) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 301) in insn 237:
  Adding insn 236 to worklist
Processing use of (subreg (reg 300) 0) in insn 236:
  Adding insn 235 to worklist
Processing use of (reg 297 [ D.7702 ]) in insn 235:
Processing use of (reg 24 cc) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 289 [ pos ]) in insn 220:
Processing use of (reg 290 [ currentpin ]) in insn 220:
Processing use of (reg 194 [ GPIOx ]) in insn 186:
Processing use of (reg 194 [ GPIOx ]) in insn 188:
Processing use of (reg 273 [ D.7710 ]) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 258 [ D.7699 ]) in insn 187:
  Adding insn 162 to worklist
Processing use of (reg 272 [ D.7709 ]) in insn 187:
Processing use of (reg 257) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 211) in insn 161:
Processing use of (reg 251 [ ivtmp.36 ]) in insn 161:
  Adding insn 142 to worklist
Processing use of (reg 213) in insn 142:
Processing use of (reg 194 [ GPIOx ]) in insn 189:
Processing use of (reg 194 [ GPIOx ]) in insn 193:
Processing use of (reg 277 [ D.7715 ]) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 274 [ D.7711 ]) in insn 192:
Processing use of (reg 276) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 251 [ ivtmp.36 ]) in insn 191:
Processing use of (reg 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ]) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 190:
Processing use of (reg 194 [ GPIOx ]) in insn 194:
Processing use of (reg 194 [ GPIOx ]) in insn 197:
Processing use of (reg 280 [ D.7721 ]) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 278 [ D.7716 ]) in insn 196:
Processing use of (reg 279) in insn 196:
  Adding insn 195 to worklist
Processing use of (reg 254 [ currentpin ]) in insn 195:
  Adding insn 154 to worklist
Processing use of (reg 187 [ pretmp.14 ]) in insn 154:
Processing use of (reg 253 [ pos ]) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 210) in insn 153:
Processing use of (reg 250 [ pinpos ]) in insn 153:
  Adding insn 141 to worklist
Processing use of (reg 212) in insn 141:
Processing use of (reg 194 [ GPIOx ]) in insn 198:
Processing use of (reg 194 [ GPIOx ]) in insn 203:
Processing use of (reg 285 [ D.7728 ]) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 281 [ D.7722 ]) in insn 202:
Processing use of (reg 284) in insn 202:
  Adding insn 201 to worklist
Processing use of (subreg (reg 283) 0) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 250 [ pinpos ]) in insn 200:
Processing use of (reg 282 [ GPIO_InitStruct_8(D)->GPIO_OType ]) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 199:
Processing use of (reg 194 [ GPIOx ]) in insn 176:
Processing use of (reg 194 [ GPIOx ]) in insn 178:
Processing use of (reg 267 [ D.7733 ]) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 258 [ D.7699 ]) in insn 177:
Processing use of (reg 266 [ D.7729 ]) in insn 177:
Processing use of (reg 194 [ GPIOx ]) in insn 179:
Processing use of (reg 194 [ GPIOx ]) in insn 183:
Processing use of (reg 271 [ D.7738 ]) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 268 [ D.7734 ]) in insn 182:
Processing use of (reg 270) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 251 [ ivtmp.36 ]) in insn 181:
Processing use of (reg 269 [ GPIO_InitStruct_8(D)->GPIO_PuPd ]) in insn 181:
  Adding insn 180 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 180:
Processing use of (reg 194 [ GPIOx ]) in insn 159:
Processing use of (reg 194 [ GPIOx ]) in insn 164:
Processing use of (reg 259 [ D.7700 ]) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 255 [ D.7695 ]) in insn 163:
Processing use of (reg 258 [ D.7699 ]) in insn 163:
Processing use of (reg 194 [ GPIOx ]) in insn 165:
Processing use of (reg 194 [ GPIOx ]) in insn 169:
Processing use of (reg 263 [ D.7705 ]) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 260 [ D.7701 ]) in insn 168:
Processing use of (reg 262) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 251 [ ivtmp.36 ]) in insn 167:
Processing use of (reg 261 [ D.7702 ]) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 166:
Processing use of (reg 24 cc) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 265) in insn 172:
  Adding insn 171 to worklist
Processing use of (subreg (reg 264) 0) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 261 [ D.7702 ]) in insn 170:
Processing use of (reg 24 cc) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 253 [ pos ]) in insn 155:
Processing use of (reg 254 [ currentpin ]) in insn 155:
Processing use of (reg 194 [ GPIOx ]) in insn 121:
Processing use of (reg 194 [ GPIOx ]) in insn 123:
Processing use of (reg 237 [ D.7710 ]) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 222 [ D.7699 ]) in insn 122:
  Adding insn 97 to worklist
Processing use of (reg 236 [ D.7709 ]) in insn 122:
Processing use of (reg 221) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 211) in insn 96:
Processing use of (reg 213) in insn 96:
Processing use of (reg 194 [ GPIOx ]) in insn 124:
Processing use of (reg 194 [ GPIOx ]) in insn 128:
Processing use of (reg 241 [ D.7715 ]) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 238 [ D.7711 ]) in insn 127:
Processing use of (reg 240) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 213) in insn 126:
Processing use of (reg 239 [ GPIO_InitStruct_8(D)->GPIO_Speed ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 125:
Processing use of (reg 194 [ GPIOx ]) in insn 129:
Processing use of (reg 194 [ GPIOx ]) in insn 132:
Processing use of (reg 244 [ D.7721 ]) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 242 [ D.7716 ]) in insn 131:
Processing use of (reg 243) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 218 [ currentpin ]) in insn 130:
  Adding insn 89 to worklist
Processing use of (reg 187 [ pretmp.14 ]) in insn 89:
Processing use of (reg 217 [ pos ]) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 210) in insn 88:
Processing use of (reg 212) in insn 88:
Processing use of (reg 194 [ GPIOx ]) in insn 133:
Processing use of (reg 194 [ GPIOx ]) in insn 138:
Processing use of (reg 249 [ D.7728 ]) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 245 [ D.7722 ]) in insn 137:
Processing use of (reg 248) in insn 137:
  Adding insn 136 to worklist
Processing use of (subreg (reg 247) 0) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 212) in insn 135:
Processing use of (reg 246 [ GPIO_InitStruct_8(D)->GPIO_OType ]) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 134:
Processing use of (reg 194 [ GPIOx ]) in insn 111:
Processing use of (reg 194 [ GPIOx ]) in insn 113:
Processing use of (reg 231 [ D.7733 ]) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 222 [ D.7699 ]) in insn 112:
Processing use of (reg 230 [ D.7729 ]) in insn 112:
Processing use of (reg 194 [ GPIOx ]) in insn 114:
Processing use of (reg 194 [ GPIOx ]) in insn 118:
Processing use of (reg 235 [ D.7738 ]) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 232 [ D.7734 ]) in insn 117:
Processing use of (reg 234) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 213) in insn 116:
Processing use of (reg 233 [ GPIO_InitStruct_8(D)->GPIO_PuPd ]) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 115:
Processing use of (reg 194 [ GPIOx ]) in insn 94:
Processing use of (reg 194 [ GPIOx ]) in insn 99:
Processing use of (reg 223 [ D.7700 ]) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 219 [ D.7695 ]) in insn 98:
Processing use of (reg 222 [ D.7699 ]) in insn 98:
Processing use of (reg 194 [ GPIOx ]) in insn 100:
Processing use of (reg 194 [ GPIOx ]) in insn 104:
Processing use of (reg 227 [ D.7705 ]) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 224 [ D.7701 ]) in insn 103:
Processing use of (reg 226) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 213) in insn 102:
Processing use of (reg 225 [ D.7702 ]) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 101:
Processing use of (reg 24 cc) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 229) in insn 107:
  Adding insn 106 to worklist
Processing use of (subreg (reg 228) 0) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 225 [ D.7702 ]) in insn 105:
Processing use of (reg 24 cc) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 217 [ pos ]) in insn 90:
Processing use of (reg 218 [ currentpin ]) in insn 90:
Processing use of (reg 194 [ GPIOx ]) in insn 63:
Processing use of (reg 183 [ D.7733 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 65:
Processing use of (reg 148 [ D.7699 ]) in insn 64:
  Adding insn 30 to worklist
Processing use of (reg 181 [ D.7729 ]) in insn 64:
Processing use of (reg 197) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 182 [ ivtmp.36 ]) in insn 29:
Processing use of (reg 211) in insn 29:
Processing use of (reg 194 [ GPIOx ]) in insn 66:
Processing use of (reg 189 [ D.7738 ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 70:
Processing use of (reg 184 [ D.7734 ]) in insn 69:
Processing use of (reg 209) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 182 [ ivtmp.36 ]) in insn 68:
Processing use of (reg 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ]) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 67:
Processing use of (reg 194 [ GPIOx ]) in insn 43:
Processing use of (reg 162 [ D.7710 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 45:
Processing use of (reg 148 [ D.7699 ]) in insn 44:
Processing use of (reg 159 [ D.7709 ]) in insn 44:
Processing use of (reg 194 [ GPIOx ]) in insn 46:
Processing use of (reg 168 [ D.7715 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 50:
Processing use of (reg 163 [ D.7711 ]) in insn 49:
Processing use of (reg 203) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 182 [ ivtmp.36 ]) in insn 48:
Processing use of (reg 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 47:
Processing use of (reg 194 [ GPIOx ]) in insn 51:
Processing use of (reg 171 [ D.7721 ]) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 54:
Processing use of (reg 169 [ D.7716 ]) in insn 53:
Processing use of (reg 204) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 144 [ currentpin ]) in insn 52:
  Adding insn 22 to worklist
Processing use of (reg 143 [ pos ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 187 [ pretmp.14 ]) in insn 22:
Processing use of (reg 161 [ pinpos ]) in insn 21:
Processing use of (reg 210) in insn 21:
Processing use of (reg 194 [ GPIOx ]) in insn 55:
Processing use of (reg 180 [ D.7728 ]) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 60:
Processing use of (reg 172 [ D.7722 ]) in insn 59:
Processing use of (reg 207) in insn 59:
  Adding insn 58 to worklist
Processing use of (subreg (reg 206) 0) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 161 [ pinpos ]) in insn 57:
Processing use of (reg 205 [ GPIO_InitStruct_8(D)->GPIO_OType ]) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 56:
Processing use of (reg 194 [ GPIOx ]) in insn 26:
Processing use of (reg 149 [ D.7700 ]) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 32:
Processing use of (reg 145 [ D.7695 ]) in insn 31:
Processing use of (reg 148 [ D.7699 ]) in insn 31:
Processing use of (reg 194 [ GPIOx ]) in insn 33:
Processing use of (reg 156 [ D.7705 ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 194 [ GPIOx ]) in insn 37:
Processing use of (reg 150 [ D.7701 ]) in insn 36:
Processing use of (reg 199) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 151 [ D.7702 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 182 [ ivtmp.36 ]) in insn 35:
Processing use of (reg 195 [ GPIO_InitStruct ]) in insn 34:
Processing use of (reg 24 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 201) in insn 40:
  Adding insn 39 to worklist
Processing use of (subreg (reg 200) 0) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 151 [ D.7702 ]) in insn 38:
Processing use of (reg 24 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 143 [ pos ]) in insn 23:
Processing use of (reg 144 [ currentpin ]) in insn 23:


GPIO_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d,1u} r24={9d,9u} r25={1d,20u} r26={1d,19u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r148={1d,3u} r149={1d,1u} r150={1d,1u} r151={1d,2u} r156={1d,1u} r159={1d,1u} r161={2d,4u,1e} r162={1d,1u} r163={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r180={1d,1u} r181={1d,1u} r182={2d,6u,1e} r183={1d,1u} r184={1d,1u} r187={1d,4u} r189={1d,1u} r194={1d,64u} r195={1d,17u} r197={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,4u} r211={1d,4u} r212={1d,5u,1e} r213={1d,7u,1e} r217={1d,2u} r218={1d,2u} r219={1d,1u} r221={1d,1u} r222={1d,3u} r223={1d,1u} r224={1d,1u} r225={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,2u,1e} r251={1d,4u,1e} r253={1d,2u} r254={1d,2u} r255={1d,1u} r257={1d,1u} r258={1d,3u} r259={1d,1u} r260={1d,1u} r261={1d,2u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,2u,1e} r287={1d,4u,1e} r289={1d,2u} r290={1d,2u} r291={1d,1u} r293={1d,1u} r294={1d,3u} r295={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} 
;;    total ref usage 535{161d,366u,8e} in 193{193 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 24[7,9] 25[16,1] 26[17,1] 143[18,1] 144[19,1] 145[20,1] 148[21,1] 149[22,1] 150[23,1] 151[24,1] 156[25,1] 159[26,1] 161[27,2] 162[29,1] 163[30,1] 168[31,1] 169[32,1] 171[33,1] 172[34,1] 180[35,1] 181[36,1] 182[37,2] 183[39,1] 184[40,1] 187[41,1] 189[42,1] 194[43,1] 195[44,1] 197[45,1] 199[46,1] 200[47,1] 201[48,1] 202[49,1] 203[50,1] 204[51,1] 205[52,1] 206[53,1] 207[54,1] 208[55,1] 209[56,1] 210[57,1] 211[58,1] 212[59,1] 213[60,1] 217[61,1] 218[62,1] 219[63,1] 221[64,1] 222[65,1] 223[66,1] 224[67,1] 225[68,1] 226[69,1] 227[70,1] 228[71,1] 229[72,1] 230[73,1] 231[74,1] 232[75,1] 233[76,1] 234[77,1] 235[78,1] 236[79,1] 237[80,1] 238[81,1] 239[82,1] 240[83,1] 241[84,1] 242[85,1] 243[86,1] 244[87,1] 245[88,1] 246[89,1] 247[90,1] 248[91,1] 249[92,1] 250[93,1] 251[94,1] 253[95,1] 254[96,1] 255[97,1] 257[98,1] 258[99,1] 259[100,1] 260[101,1] 261[102,1] 262[103,1] 263[104,1] 264[105,1] 265[106,1] 266[107,1] 267[108,1] 268[109,1] 269[110,1] 270[111,1] 271[112,1] 272[113,1] 273[114,1] 274[115,1] 275[116,1] 276[117,1] 277[118,1] 278[119,1] 279[120,1] 280[121,1] 281[122,1] 282[123,1] 283[124,1] 284[125,1] 285[126,1] 286[127,1] 287[128,1] 289[129,1] 290[130,1] 291[131,1] 293[132,1] 294[133,1] 295[134,1] 296[135,1] 297[136,1] 298[137,1] 299[138,1] 300[139,1] 301[140,1] 302[141,1] 303[142,1] 304[143,1] 305[144,1] 306[145,1] 307[146,1] 308[147,1] 309[148,1] 310[149,1] 311[150,1] 312[151,1] 313[152,1] 314[153,1] 315[154,1] 316[155,1] 317[156,1] 318[157,1] 319[158,1] 320[159,1] 321[160,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 161 182 187 194 195 210 211
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 161 182 187 194 195 210 211
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 16, 17
;; rd  gen 	(7)
27, 38, 41, 43, 44, 57, 58
;; rd  kill	(9)
27, 28, 37, 38, 41, 43, 44, 57, 58

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 15 0 10 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 10 15 11 2 (set (reg/v/f:SI 194 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 11 10 12 2 (set (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (reg:SI 1 r1 [ GPIO_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_InitStruct ])
        (nil)))

(note 12 11 17 2 NOTE_INSN_FUNCTION_BEG)

(insn 17 12 13 2 (set (reg:SI 187 [ pretmp.14 ])
        (mem/s:SI (reg/v/f:SI 195 [ GPIO_InitStruct ]) [3 GPIO_InitStruct_8(D)->GPIO_Pin+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 13 17 14 2 (set (reg:SI 182 [ ivtmp.36 ])
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 20 2 (set (reg/v:SI 161 [ pinpos ])
        (reg:SI 182 [ ivtmp.36 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 20 14 28 2 (set (reg:SI 210)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 709 {*thumb2_movsi_insn}
     (nil))

(insn 28 20 75 2 (set (reg:SI 211)
        (const_int 3 [0x3])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(16)
0, 1, 2, 3, 4, 5, 6, 16, 17, 27, 38, 41, 43, 44, 57, 58


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 20) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 161 187 210
;; lr  def 	 24 [cc] 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 143 144
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(3)
15, 18, 19
;; rd  kill	(11)
7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  20 [93.8%]  (dfs_back)
(code_label 75 28 18 3 28 "" [1 uses])

(note 18 75 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 21 18 22 3 (set (reg/v:SI 143 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg/v:SI 161 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 161 [ pinpos ]))
        (nil)))

(insn 22 21 23 3 (set (reg/v:SI 144 [ currentpin ])
        (and:SI (reg/v:SI 143 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 23 22 24 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ currentpin ])
            (reg/v:SI 143 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ pos ])
        (nil)))

(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 71)
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 182 194 195 211
;; lr  def 	 24 [cc] 145 148 149 150 151 156 197 199 200 201
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 145 148 149 150 151 156 197 199 200 201
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
14, 20, 21, 22, 23, 24, 25, 45, 46, 47, 48
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 20, 21, 22, 23, 24, 25, 45, 46, 47, 48

;; Pred edge  3 [28.0%]  (fallthru)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 29 4 (set (reg:SI 145 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 29 26 30 4 (set (reg:SI 197)
        (ashift:SI (reg:SI 211)
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 182 [ ivtmp.36 ]))
        (nil)))

(insn 30 29 31 4 (set (reg:SI 148 [ D.7699 ])
        (not:SI (reg:SI 197))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 31 30 32 4 (set (reg:SI 149 [ D.7700 ])
        (and:SI (reg:SI 148 [ D.7699 ])
            (reg:SI 145 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7695 ])
        (nil)))

(insn 32 31 33 4 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 149 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ D.7700 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 150 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 34 33 35 4 (set (reg:SI 151 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 35 34 36 4 (set (reg:SI 199)
        (ashift:SI (reg:SI 151 [ D.7702 ])
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 36 35 37 4 (set (reg:SI 156 [ D.7705 ])
        (ior:SI (reg:SI 199)
            (reg:SI 150 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg:SI 150 [ D.7701 ])
            (nil))))

(insn 37 36 38 4 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 156 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ D.7705 ])
        (nil)))

(insn 38 37 39 4 (set (reg:SI 200)
        (plus:SI (reg:SI 151 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151 [ D.7702 ])
        (nil)))

(insn 39 38 40 4 (set (reg:SI 201)
        (zero_extend:SI (subreg:QI (reg:SI 200) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 40 39 41 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 61)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  5 [27.0%]  (fallthru)
;; Succ edge  6 [73.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 144 148 161 182 194 195
;; lr  def 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; live  gen 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
26, 29, 30, 31, 32, 33, 34, 35, 49, 50, 51, 52, 53, 54
;; rd  kill	(14)
26, 29, 30, 31, 32, 33, 34, 35, 49, 50, 51, 52, 53, 54

;; Pred edge  4 [27.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 (set (reg:SI 159 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 44 43 45 5 (set (reg:SI 162 [ D.7710 ])
        (and:SI (reg:SI 148 [ D.7699 ])
            (reg:SI 159 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ D.7709 ])
        (nil)))

(insn 45 44 46 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 162 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ D.7710 ])
        (nil)))

(insn 46 45 47 5 (set (reg:SI 163 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 47 46 48 5 (set (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 48 47 49 5 (set (reg:SI 203)
        (ashift:SI (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 49 48 50 5 (set (reg:SI 168 [ D.7715 ])
        (ior:SI (reg:SI 203)
            (reg:SI 163 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_DEAD (reg:SI 163 [ D.7711 ])
            (nil))))

(insn 50 49 51 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 168 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ D.7715 ])
        (nil)))

(insn 51 50 52 5 (set (reg:SI 169 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 52 51 53 5 (set (reg:SI 204)
        (not:SI (reg/v:SI 144 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 144 [ currentpin ])
        (nil)))

(insn 53 52 54 5 (set (reg:SI 171 [ D.7721 ])
        (and:SI (reg:SI 204)
            (reg:SI 169 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg:SI 169 [ D.7716 ])
            (nil))))

(insn 54 53 55 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 171 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ D.7721 ])
        (nil)))

(insn 55 54 56 5 (set (reg:SI 172 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 56 55 57 5 (set (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 57 56 58 5 (set (reg:SI 206)
        (ashift:SI (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg/v:SI 161 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (nil)))

(insn 58 57 59 5 (set (reg:SI 207)
        (zero_extend:SI (subreg:HI (reg:SI 206) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 59 58 60 5 (set (reg:SI 180 [ D.7728 ])
        (ior:SI (reg:SI 207)
            (reg:SI 172 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg:SI 172 [ D.7722 ])
            (nil))))

(insn 60 59 61 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 180 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ D.7728 ])
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u77(7){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 148 182 194 195
;; lr  def 	 181 183 184 189 208 209
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; live  gen 	 181 183 184 189 208 209
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
36, 39, 40, 42, 55, 56
;; rd  kill	(6)
36, 39, 40, 42, 55, 56

;; Pred edge  4 [73.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 61 60 62 6 27 "" [1 uses])

(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 6 (set (reg:SI 181 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 64 63 65 6 (set (reg:SI 183 [ D.7733 ])
        (and:SI (reg:SI 148 [ D.7699 ])
            (reg:SI 181 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ D.7729 ])
        (expr_list:REG_DEAD (reg:SI 148 [ D.7699 ])
            (nil))))

(insn 65 64 66 6 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 183 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ D.7733 ])
        (nil)))

(insn 66 65 67 6 (set (reg:SI 184 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 67 66 68 6 (set (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 68 67 69 6 (set (reg:SI 209)
        (ashift:SI (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (nil)))

(insn 69 68 70 6 (set (reg:SI 189 [ D.7738 ])
        (ior:SI (reg:SI 209)
            (reg:SI 184 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg:SI 184 [ D.7734 ])
            (nil))))

(insn 70 69 71 6 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 189 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ D.7738 ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u94(7){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 161 182 187 210
;; lr  def 	 24 [cc] 212 213 217 218
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 212 213 217 218
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(5)
12, 59, 60, 61, 62
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 59, 60, 61, 62

;; Pred edge  3 [72.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 71 70 72 7 26 "" [1 uses])

(note 72 71 281 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 281 72 282 7 (set (reg:SI 212)
        (plus:SI (reg/v:SI 161 [ pinpos ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 161 [ pinpos ])
        (nil)))

(insn 282 281 88 7 (set (reg:SI 213)
        (plus:SI (reg:SI 182 [ ivtmp.36 ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 182 [ ivtmp.36 ])
        (nil)))

(insn 88 282 89 7 (set (reg/v:SI 217 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg:SI 212))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 212))
        (nil)))

(insn 89 88 90 7 (set (reg/v:SI 218 [ currentpin ])
        (and:SI (reg/v:SI 217 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 90 89 91 7 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 218 [ currentpin ])
            (reg/v:SI 217 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 217 [ pos ])
        (nil)))

(jump_insn 91 90 85 7 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 148)
;; End of basic block 7 -> ( 9 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 12, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  9 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 20) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u108(7){ }u109(13){ }u110(25){ }u111(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  20 [6.2%]  (fallthru,loop_exit)
(note 85 91 109 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u112(7){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 211 213
;; lr  def 	 24 [cc] 219 221 222 223 224 225 226 227 228 229
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218
;; live  gen 	 24 [cc] 219 221 222 223 224 225 226 227 228 229
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 12, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
11, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72

;; Pred edge  7 [28.0%]  (fallthru)
(note 109 85 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 94 109 96 9 (set (reg:SI 219 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 96 94 97 9 (set (reg:SI 221)
        (ashift:SI (reg:SI 211)
            (reg:SI 213))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 213))
        (nil)))

(insn 97 96 98 9 (set (reg:SI 222 [ D.7699 ])
        (not:SI (reg:SI 221))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 98 97 99 9 (set (reg:SI 223 [ D.7700 ])
        (and:SI (reg:SI 222 [ D.7699 ])
            (reg:SI 219 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 219 [ D.7695 ])
        (nil)))

(insn 99 98 100 9 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 223 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 223 [ D.7700 ])
        (nil)))

(insn 100 99 101 9 (set (reg:SI 224 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 101 100 102 9 (set (reg:SI 225 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 102 101 103 9 (set (reg:SI 226)
        (ashift:SI (reg:SI 225 [ D.7702 ])
            (reg:SI 213))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 103 102 104 9 (set (reg:SI 227 [ D.7705 ])
        (ior:SI (reg:SI 226)
            (reg:SI 224 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_DEAD (reg:SI 224 [ D.7701 ])
            (nil))))

(insn 104 103 105 9 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 227 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 227 [ D.7705 ])
        (nil)))

(insn 105 104 106 9 (set (reg:SI 228)
        (plus:SI (reg:SI 225 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 225 [ D.7702 ])
        (nil)))

(insn 106 105 107 9 (set (reg:SI 229)
        (zero_extend:SI (subreg:QI (reg:SI 228) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 107 106 108 9 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 108 107 149 9 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 149)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 149)
;; End of basic block 9 -> ( 11 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  11 [27.0%]  (fallthru)
;; Succ edge  10 [73.0%] 

;; Start of basic block ( 9 11) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u137(7){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 213 222
;; lr  def 	 230 231 232 233 234 235
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; live  gen 	 230 231 232 233 234 235
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
73, 74, 75, 76, 77, 78
;; rd  kill	(6)
73, 74, 75, 76, 77, 78

;; Pred edge  9 [73.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 149 108 119 10 31 "" [1 uses])

(note 119 149 111 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 111 119 112 10 (set (reg:SI 230 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 112 111 113 10 (set (reg:SI 231 [ D.7733 ])
        (and:SI (reg:SI 222 [ D.7699 ])
            (reg:SI 230 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ D.7729 ])
        (expr_list:REG_DEAD (reg:SI 222 [ D.7699 ])
            (nil))))

(insn 113 112 114 10 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 231 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 231 [ D.7733 ])
        (nil)))

(insn 114 113 115 10 (set (reg:SI 232 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 115 114 116 10 (set (reg:SI 233 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 116 115 117 10 (set (reg:SI 234)
        (ashift:SI (reg:SI 233 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 213))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 233 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (nil)))

(insn 117 116 118 10 (set (reg:SI 235 [ D.7738 ])
        (ior:SI (reg:SI 234)
            (reg:SI 232 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 234)
        (expr_list:REG_DEAD (reg:SI 232 [ D.7734 ])
            (nil))))

(insn 118 117 139 10 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 235 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ D.7738 ])
        (nil)))
;; End of basic block 10 -> ( 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u154(7){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 212 213 218 222
;; lr  def 	 236 237 238 239 240 241 242 243 244 245 246 247 248 249
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 218 222
;; live  gen 	 236 237 238 239 240 241 242 243 244 245 246 247 248 249
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92
;; rd  kill	(14)
79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92

;; Pred edge  9 [27.0%]  (fallthru)
(note 139 118 121 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 121 139 122 11 (set (reg:SI 236 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 122 121 123 11 (set (reg:SI 237 [ D.7710 ])
        (and:SI (reg:SI 222 [ D.7699 ])
            (reg:SI 236 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 236 [ D.7709 ])
        (nil)))

(insn 123 122 124 11 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 237 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ D.7710 ])
        (nil)))

(insn 124 123 125 11 (set (reg:SI 238 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 125 124 126 11 (set (reg:SI 239 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 126 125 127 11 (set (reg:SI 240)
        (ashift:SI (reg:SI 239 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 213))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 239 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 127 126 128 11 (set (reg:SI 241 [ D.7715 ])
        (ior:SI (reg:SI 240)
            (reg:SI 238 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (expr_list:REG_DEAD (reg:SI 238 [ D.7711 ])
            (nil))))

(insn 128 127 129 11 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 241 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 241 [ D.7715 ])
        (nil)))

(insn 129 128 130 11 (set (reg:SI 242 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 130 129 131 11 (set (reg:SI 243)
        (not:SI (reg/v:SI 218 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 218 [ currentpin ])
        (nil)))

(insn 131 130 132 11 (set (reg:SI 244 [ D.7721 ])
        (and:SI (reg:SI 243)
            (reg:SI 242 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 243)
        (expr_list:REG_DEAD (reg:SI 242 [ D.7716 ])
            (nil))))

(insn 132 131 133 11 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 244 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 244 [ D.7721 ])
        (nil)))

(insn 133 132 134 11 (set (reg:SI 245 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 134 133 135 11 (set (reg:SI 246 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 135 134 136 11 (set (reg:SI 247)
        (ashift:SI (reg:SI 246 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg:SI 212))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 246 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (nil)))

(insn 136 135 137 11 (set (reg:SI 248)
        (zero_extend:SI (subreg:HI (reg:SI 247) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))

(insn 137 136 138 11 (set (reg:SI 249 [ D.7728 ])
        (ior:SI (reg:SI 248)
            (reg:SI 245 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_DEAD (reg:SI 245 [ D.7722 ])
            (nil))))

(insn 138 137 148 11 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 249 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 249 [ D.7728 ])
        (nil)))
;; End of basic block 11 -> ( 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 222
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u186(7){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 187 210 212 213
;; lr  def 	 24 [cc] 250 251 253 254
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 250 251 253 254
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 11, 12, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(5)
10, 93, 94, 95, 96
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 93, 94, 95, 96

;; Pred edge  7 [72.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 148 138 145 12 30 "" [1 uses])

(note 145 148 141 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 141 145 142 12 (set (reg/v:SI 250 [ pinpos ])
        (plus:SI (reg:SI 212)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 142 141 153 12 (set (reg:SI 251 [ ivtmp.36 ])
        (plus:SI (reg:SI 213)
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 153 142 154 12 (set (reg/v:SI 253 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg/v:SI 250 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 250 [ pinpos ]))
        (nil)))

(insn 154 153 155 12 (set (reg/v:SI 254 [ currentpin ])
        (and:SI (reg/v:SI 253 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 155 154 156 12 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 254 [ currentpin ])
            (reg/v:SI 253 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 253 [ pos ])
        (nil)))

(jump_insn 156 155 174 12 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 213)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 213)
;; End of basic block 12 -> ( 13 16)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  13 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u200(7){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 211 251
;; lr  def 	 24 [cc] 255 257 258 259 260 261 262 263 264 265
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254
;; live  gen 	 24 [cc] 255 257 258 259 260 261 262 263 264 265
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
9, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106

;; Pred edge  12 [28.0%]  (fallthru)
(note 174 156 159 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 159 174 161 13 (set (reg:SI 255 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 161 159 162 13 (set (reg:SI 257)
        (ashift:SI (reg:SI 211)
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 251 [ ivtmp.36 ]))
        (nil)))

(insn 162 161 163 13 (set (reg:SI 258 [ D.7699 ])
        (not:SI (reg:SI 257))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))

(insn 163 162 164 13 (set (reg:SI 259 [ D.7700 ])
        (and:SI (reg:SI 258 [ D.7699 ])
            (reg:SI 255 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 255 [ D.7695 ])
        (nil)))

(insn 164 163 165 13 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 259 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 259 [ D.7700 ])
        (nil)))

(insn 165 164 166 13 (set (reg:SI 260 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 166 165 167 13 (set (reg:SI 261 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 167 166 168 13 (set (reg:SI 262)
        (ashift:SI (reg:SI 261 [ D.7702 ])
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 168 167 169 13 (set (reg:SI 263 [ D.7705 ])
        (ior:SI (reg:SI 262)
            (reg:SI 260 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 262)
        (expr_list:REG_DEAD (reg:SI 260 [ D.7701 ])
            (nil))))

(insn 169 168 170 13 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 263 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 263 [ D.7705 ])
        (nil)))

(insn 170 169 171 13 (set (reg:SI 264)
        (plus:SI (reg:SI 261 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 261 [ D.7702 ])
        (nil)))

(insn 171 170 172 13 (set (reg:SI 265)
        (zero_extend:SI (subreg:QI (reg:SI 264) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 264)
        (nil)))

(insn 172 171 173 13 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 265)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))

(jump_insn 173 172 214 13 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 214)
;; End of basic block 13 -> ( 15 14)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  15 [27.0%]  (fallthru)
;; Succ edge  14 [73.0%] 

;; Start of basic block ( 13 15) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u225(7){ }u226(13){ }u227(25){ }u228(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 251 258
;; lr  def 	 266 267 268 269 270 271
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; live  gen 	 266 267 268 269 270 271
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
107, 108, 109, 110, 111, 112
;; rd  kill	(6)
107, 108, 109, 110, 111, 112

;; Pred edge  13 [73.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 214 173 184 14 34 "" [1 uses])

(note 184 214 176 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 176 184 177 14 (set (reg:SI 266 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 177 176 178 14 (set (reg:SI 267 [ D.7733 ])
        (and:SI (reg:SI 258 [ D.7699 ])
            (reg:SI 266 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 266 [ D.7729 ])
        (expr_list:REG_DEAD (reg:SI 258 [ D.7699 ])
            (nil))))

(insn 178 177 179 14 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 267 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 267 [ D.7733 ])
        (nil)))

(insn 179 178 180 14 (set (reg:SI 268 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 180 179 181 14 (set (reg:SI 269 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 181 180 182 14 (set (reg:SI 270)
        (ashift:SI (reg:SI 269 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 269 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (expr_list:REG_DEAD (reg:SI 251 [ ivtmp.36 ])
            (nil))))

(insn 182 181 183 14 (set (reg:SI 271 [ D.7738 ])
        (ior:SI (reg:SI 270)
            (reg:SI 268 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 270)
        (expr_list:REG_DEAD (reg:SI 268 [ D.7734 ])
            (nil))))

(insn 183 182 204 14 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 271 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 271 [ D.7738 ])
        (nil)))
;; End of basic block 14 -> ( 16)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u242(7){ }u243(13){ }u244(25){ }u245(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 250 251 254 258
;; lr  def 	 272 273 274 275 276 277 278 279 280 281 282 283 284 285
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 250 251 254 258
;; live  gen 	 272 273 274 275 276 277 278 279 280 281 282 283 284 285
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126
;; rd  kill	(14)
113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126

;; Pred edge  13 [27.0%]  (fallthru)
(note 204 183 186 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 186 204 187 15 (set (reg:SI 272 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 187 186 188 15 (set (reg:SI 273 [ D.7710 ])
        (and:SI (reg:SI 258 [ D.7699 ])
            (reg:SI 272 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 272 [ D.7709 ])
        (nil)))

(insn 188 187 189 15 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 273 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 273 [ D.7710 ])
        (nil)))

(insn 189 188 190 15 (set (reg:SI 274 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 190 189 191 15 (set (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 191 190 192 15 (set (reg:SI 276)
        (ashift:SI (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 192 191 193 15 (set (reg:SI 277 [ D.7715 ])
        (ior:SI (reg:SI 276)
            (reg:SI 274 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_DEAD (reg:SI 274 [ D.7711 ])
            (nil))))

(insn 193 192 194 15 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 277 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 277 [ D.7715 ])
        (nil)))

(insn 194 193 195 15 (set (reg:SI 278 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 195 194 196 15 (set (reg:SI 279)
        (not:SI (reg/v:SI 254 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 254 [ currentpin ])
        (nil)))

(insn 196 195 197 15 (set (reg:SI 280 [ D.7721 ])
        (and:SI (reg:SI 279)
            (reg:SI 278 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 279)
        (expr_list:REG_DEAD (reg:SI 278 [ D.7716 ])
            (nil))))

(insn 197 196 198 15 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 280 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 280 [ D.7721 ])
        (nil)))

(insn 198 197 199 15 (set (reg:SI 281 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 199 198 200 15 (set (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 200 199 201 15 (set (reg:SI 283)
        (ashift:SI (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg/v:SI 250 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (expr_list:REG_DEAD (reg/v:SI 250 [ pinpos ])
            (nil))))

(insn 201 200 202 15 (set (reg:SI 284)
        (zero_extend:SI (subreg:HI (reg:SI 283) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 283)
        (nil)))

(insn 202 201 203 15 (set (reg:SI 285 [ D.7728 ])
        (ior:SI (reg:SI 284)
            (reg:SI 281 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 284)
        (expr_list:REG_DEAD (reg:SI 281 [ D.7722 ])
            (nil))))

(insn 203 202 213 15 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 285 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 285 [ D.7728 ])
        (nil)))
;; End of basic block 15 -> ( 14)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 251 258
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u274(7){ }u275(13){ }u276(25){ }u277(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 187 210 212 213
;; lr  def 	 24 [cc] 286 287 289 290
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 286 287 289 290
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 9, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(5)
8, 127, 128, 129, 130
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 127, 128, 129, 130

;; Pred edge  12 [72.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 213 203 210 16 33 "" [1 uses])

(note 210 213 206 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 206 210 207 16 (set (reg/v:SI 286 [ pinpos ])
        (plus:SI (reg:SI 212)
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 207 206 218 16 (set (reg:SI 287 [ ivtmp.36 ])
        (plus:SI (reg:SI 213)
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 218 207 219 16 (set (reg/v:SI 289 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg/v:SI 286 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 286 [ pinpos ]))
        (nil)))

(insn 219 218 220 16 (set (reg/v:SI 290 [ currentpin ])
        (and:SI (reg/v:SI 289 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 220 219 221 16 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 290 [ currentpin ])
            (reg/v:SI 289 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 289 [ pos ])
        (nil)))

(jump_insn 221 220 239 16 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 278)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 278)
;; End of basic block 16 -> ( 17 20)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  17 [28.0%]  (fallthru)
;; Succ edge  20 [72.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u288(7){ }u289(13){ }u290(25){ }u291(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 211 287
;; lr  def 	 24 [cc] 291 293 294 295 296 297 298 299 300 301
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290
;; live  gen 	 24 [cc] 291 293 294 295 296 297 298 299 300 301
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(11)
7, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140
;; rd  kill	(19)
7, 8, 9, 10, 11, 12, 13, 14, 15, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140

;; Pred edge  16 [28.0%]  (fallthru)
(note 239 221 224 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 224 239 226 17 (set (reg:SI 291 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 226 224 227 17 (set (reg:SI 293)
        (ashift:SI (reg:SI 211)
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 287 [ ivtmp.36 ]))
        (nil)))

(insn 227 226 228 17 (set (reg:SI 294 [ D.7699 ])
        (not:SI (reg:SI 293))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(insn 228 227 229 17 (set (reg:SI 295 [ D.7700 ])
        (and:SI (reg:SI 294 [ D.7699 ])
            (reg:SI 291 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 291 [ D.7695 ])
        (nil)))

(insn 229 228 230 17 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 295 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 295 [ D.7700 ])
        (nil)))

(insn 230 229 231 17 (set (reg:SI 296 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 231 230 232 17 (set (reg:SI 297 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 232 231 233 17 (set (reg:SI 298)
        (ashift:SI (reg:SI 297 [ D.7702 ])
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 233 232 234 17 (set (reg:SI 299 [ D.7705 ])
        (ior:SI (reg:SI 298)
            (reg:SI 296 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 298)
        (expr_list:REG_DEAD (reg:SI 296 [ D.7701 ])
            (nil))))

(insn 234 233 235 17 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 299 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 299 [ D.7705 ])
        (nil)))

(insn 235 234 236 17 (set (reg:SI 300)
        (plus:SI (reg:SI 297 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 297 [ D.7702 ])
        (nil)))

(insn 236 235 237 17 (set (reg:SI 301)
        (zero_extend:SI (subreg:QI (reg:SI 300) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 300)
        (nil)))

(insn 237 236 238 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 301)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))

(jump_insn 238 237 279 17 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 279)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 279)
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  19 [27.0%]  (fallthru)
;; Succ edge  18 [73.0%] 

;; Start of basic block ( 17 19) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u313(7){ }u314(13){ }u315(25){ }u316(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 287 294
;; lr  def 	 302 303 304 305 306 307
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; live  gen 	 302 303 304 305 306 307
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(6)
141, 142, 143, 144, 145, 146
;; rd  kill	(6)
141, 142, 143, 144, 145, 146

;; Pred edge  17 [73.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 279 238 249 18 37 "" [1 uses])

(note 249 279 241 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 241 249 242 18 (set (reg:SI 302 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 242 241 243 18 (set (reg:SI 303 [ D.7733 ])
        (and:SI (reg:SI 294 [ D.7699 ])
            (reg:SI 302 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 302 [ D.7729 ])
        (expr_list:REG_DEAD (reg:SI 294 [ D.7699 ])
            (nil))))

(insn 243 242 244 18 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 303 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 303 [ D.7733 ])
        (nil)))

(insn 244 243 245 18 (set (reg:SI 304 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 245 244 246 18 (set (reg:SI 305 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 246 245 247 18 (set (reg:SI 306)
        (ashift:SI (reg:SI 305 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 305 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (expr_list:REG_DEAD (reg:SI 287 [ ivtmp.36 ])
            (nil))))

(insn 247 246 248 18 (set (reg:SI 307 [ D.7738 ])
        (ior:SI (reg:SI 306)
            (reg:SI 304 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 306)
        (expr_list:REG_DEAD (reg:SI 304 [ D.7734 ])
            (nil))))

(insn 248 247 269 18 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 307 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 307 [ D.7738 ])
        (nil)))
;; End of basic block 18 -> ( 20)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u330(7){ }u331(13){ }u332(25){ }u333(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 194 195 286 287 290 294
;; lr  def 	 308 309 310 311 312 313 314 315 316 317 318 319 320 321
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 286 287 290 294
;; live  gen 	 308 309 310 311 312 313 314 315 316 317 318 319 320 321
;; live  kill	
;; rd  in  	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(14)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  kill	(14)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160

;; Pred edge  17 [27.0%]  (fallthru)
(note 269 248 251 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 251 269 252 19 (set (reg:SI 308 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 252 251 253 19 (set (reg:SI 309 [ D.7710 ])
        (and:SI (reg:SI 294 [ D.7699 ])
            (reg:SI 308 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 308 [ D.7709 ])
        (nil)))

(insn 253 252 254 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 309 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 309 [ D.7710 ])
        (nil)))

(insn 254 253 255 19 (set (reg:SI 310 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 255 254 256 19 (set (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 256 255 257 19 (set (reg:SI 312)
        (ashift:SI (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 257 256 258 19 (set (reg:SI 313 [ D.7715 ])
        (ior:SI (reg:SI 312)
            (reg:SI 310 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 312)
        (expr_list:REG_DEAD (reg:SI 310 [ D.7711 ])
            (nil))))

(insn 258 257 259 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 313 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 313 [ D.7715 ])
        (nil)))

(insn 259 258 260 19 (set (reg:SI 314 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 260 259 261 19 (set (reg:SI 315)
        (not:SI (reg/v:SI 290 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 290 [ currentpin ])
        (nil)))

(insn 261 260 262 19 (set (reg:SI 316 [ D.7721 ])
        (and:SI (reg:SI 315)
            (reg:SI 314 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 315)
        (expr_list:REG_DEAD (reg:SI 314 [ D.7716 ])
            (nil))))

(insn 262 261 263 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 316 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 316 [ D.7721 ])
        (nil)))

(insn 263 262 264 19 (set (reg:SI 317 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 264 263 265 19 (set (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 265 264 266 19 (set (reg:SI 319)
        (ashift:SI (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg/v:SI 286 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (expr_list:REG_DEAD (reg/v:SI 286 [ pinpos ])
            (nil))))

(insn 266 265 267 19 (set (reg:SI 320)
        (zero_extend:SI (subreg:HI (reg:SI 319) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 319)
        (nil)))

(insn 267 266 268 19 (set (reg:SI 321 [ D.7728 ])
        (ior:SI (reg:SI 320)
            (reg:SI 317 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 320)
        (expr_list:REG_DEAD (reg:SI 317 [ D.7722 ])
            (nil))))

(insn 268 267 278 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 321 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 321 [ D.7728 ])
        (nil)))
;; End of basic block 19 -> ( 18)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213 287 294
;; rd  out 	(153)
0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u362(7){ }u363(13){ }u364(25){ }u365(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 212 213
;; lr  def 	 24 [cc] 161 182
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 161 182
;; live  kill	
;; rd  in  	(154)
0, 1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160
;; rd  gen 	(3)
13, 28, 37
;; rd  kill	(13)
7, 8, 9, 10, 11, 12, 13, 14, 15, 27, 28, 37, 38

;; Pred edge  16 [72.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 278 268 275 20 36 "" [1 uses])

(note 275 278 271 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 271 275 272 20 (set (reg/v:SI 161 [ pinpos ])
        (plus:SI (reg:SI 212)
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 272 271 273 20 (set (reg:SI 182 [ ivtmp.36 ])
        (plus:SI (reg:SI 213)
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 273 272 274 20 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 161 [ pinpos ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 274 273 0 20 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
            (nil)))
 -> 75)
;; End of basic block 20 -> ( 3 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(151)
0, 1, 2, 3, 4, 5, 6, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160


;; Succ edge  3 [93.8%]  (dfs_back)
;; Succ edge  8 [6.2%]  (fallthru,loop_exit)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_StructInit (GPIO_StructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_StructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 25{12d,13u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 135[10,1] 136[11,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d7(bb 0 insn -1) }u3(26){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(3)
9, 10, 11
;; rd  kill	(3)
9, 10, 11
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }
;;   reg 26 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 134 { d9(bb 2 insn 2) }
;;      reg 135 { d10(bb 2 insn 6) }
;;   UD chains for insn luid 4 uid 9
;;      reg 134 { d9(bb 2 insn 2) }
;;      reg 136 { d11(bb 2 insn 8) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(7){ d4(bb 0 insn -1) }u10(13){ d5(bb 0 insn -1) }u11(14){ d6(bb 0 insn -1) }u12(25){ d7(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 134 [ GPIO_InitStruct ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 135) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 134 [ GPIO_InitStruct ]) in insn 9:
Processing use of (reg 136) in insn 9:
  Adding insn 8 to worklist


GPIO_StructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 25{12d,13u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 135[10,1] 136[11,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(3)
9, 10, 11
;; rd  kill	(3)
9, 10, 11

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 134 [ GPIO_InitStruct ])
        (reg:SI 0 r0 [ GPIO_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:255 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO_InitStruct ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 135)
        (const_int 65535 [0xffff])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:257 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 6 8 2 (set (mem/s:SI (reg/v/f:SI 134 [ GPIO_InitStruct ]) [3 GPIO_InitStruct_1(D)->GPIO_Pin+0 S4 A32])
        (reg:SI 135)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:257 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))

(insn 8 7 9 2 (set (reg:SI 136)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:261 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 134 [ GPIO_InitStruct ])
                (const_int 4 [0x4])) [6 MEM[(struct GPIO_InitTypeDef *)GPIO_InitStruct_1(D) + 4B]+0 S4 A32])
        (reg:SI 136)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:261 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIO_InitStruct ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_PinLockConfig (GPIO_PinLockConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_PinLockConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,9u} r26={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,5u} r142={1d,2u} r143={1d,1u} 
;;    total ref usage 49{18d,31u,0e} in 16{16 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 135[9,1] 136[10,1] 137[11,1] 138[12,1] 139[13,1] 140[14,1] 141[15,1] 142[16,1] 143[17,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d7(bb 0 insn -1) }u3(26){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 139 140 141 142 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 139 140 141 142 143
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(9)
9, 10, 11, 12, 13, 14, 15, 16, 17
;; rd  kill	(9)
9, 10, 11, 12, 13, 14, 15, 16, 17
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }
;;   reg 26 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 25 { d7(bb 0 insn -1) }
;;      reg 143 { d17(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 10
;;      reg 25 { d7(bb 0 insn -1) }
;;   UD chains for insn luid 5 uid 11
;;      reg 135 { d9(bb 2 insn 10) }
;;      reg 142 { d16(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 12
;;      reg 25 { d7(bb 0 insn -1) }
;;      reg 136 { d10(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 13
;;      reg 25 { d7(bb 0 insn -1) }
;;   UD chains for insn luid 8 uid 14
;;      reg 137 { d11(bb 2 insn 13) }
;;      reg 141 { d15(bb 2 insn 2) }
;;   UD chains for insn luid 9 uid 15
;;      reg 141 { d15(bb 2 insn 2) }
;;      reg 142 { d16(bb 2 insn 3) }
;;   UD chains for insn luid 10 uid 16
;;      reg 25 { d7(bb 0 insn -1) }
;;   UD chains for insn luid 11 uid 17
;;      reg 138 { d12(bb 2 insn 16) }
;;      reg 141 { d15(bb 2 insn 2) }
;;   UD chains for insn luid 12 uid 18
;;      reg 141 { d15(bb 2 insn 2) }
;;   UD chains for insn luid 13 uid 19
;;      reg 25 { d7(bb 0 insn -1) }
;;      reg 139 { d13(bb 2 insn 18) }
;;   UD chains for insn luid 14 uid 20
;;      reg 141 { d15(bb 2 insn 2) }
;;   UD chains for insn luid 15 uid 21
;;      reg 25 { d7(bb 0 insn -1) }
;;      reg 140 { d14(bb 2 insn 20) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u27(7){ d4(bb 0 insn -1) }u28(13){ d5(bb 0 insn -1) }u29(14){ d6(bb 0 insn -1) }u30(25){ d7(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 25 sfp) in insn 8:
Processing use of (reg 143) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 25 sfp) in insn 10:
Processing use of (reg 25 sfp) in insn 12:
Processing use of (reg 136 [ tmp.1 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 135 [ tmp.0 ]) in insn 11:
Processing use of (reg 142 [ GPIO_Pin ]) in insn 11:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 25 sfp) in insn 13:
Processing use of (reg 137 [ tmp.2 ]) in insn 14:
Processing use of (reg 141 [ GPIOx ]) in insn 14:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 141 [ GPIOx ]) in insn 15:
Processing use of (reg 142 [ GPIO_Pin ]) in insn 15:
Processing use of (reg 25 sfp) in insn 16:
Processing use of (reg 138 [ tmp.3 ]) in insn 17:
Processing use of (reg 141 [ GPIOx ]) in insn 17:
Processing use of (reg 141 [ GPIOx ]) in insn 18:
Processing use of (reg 25 sfp) in insn 19:
Processing use of (reg 139 [ tmp.4 ]) in insn 19:
Processing use of (reg 141 [ GPIOx ]) in insn 20:
Processing use of (reg 25 sfp) in insn 21:
Processing use of (reg 140 [ tmp.5 ]) in insn 21:


GPIO_PinLockConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,9u} r26={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,5u} r142={1d,2u} r143={1d,1u} 
;;    total ref usage 49{18d,31u,0e} in 16{16 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 135[9,1] 136[10,1] 137[11,1] 138[12,1] 139[13,1] 140[14,1] 141[15,1] 142[16,1] 143[17,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 139 140 141 142 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 139 140 141 142 143
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(9)
9, 10, 11, 12, 13, 14, 15, 16, 17
;; rd  kill	(9)
9, 10, 11, 12, 13, 14, 15, 16, 17

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 141 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:278 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 142 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:278 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 143)
        (const_int 65536 [0x10000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:279 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 10 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 143)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:279 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 10 8 11 2 (set (reg:SI 135 [ tmp.0 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 709 {*thumb2_movsi_insn}
     (nil))

(insn 11 10 12 2 (set (reg:SI 136 [ tmp.1 ])
        (ior:SI (reg/v:SI 142 [ GPIO_Pin ])
            (reg:SI 135 [ tmp.0 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ tmp.0 ])
        (nil)))

(insn 12 11 13 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 136 [ tmp.1 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp.1 ])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 137 [ tmp.2 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:287 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 15 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg:SI 137 [ tmp.2 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:287 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ tmp.2 ])
        (nil)))

(insn 15 14 16 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg/v:SI 142 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:289 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 142 [ GPIO_Pin ])
        (nil)))

(insn 16 15 17 2 (set (reg:SI 138 [ tmp.3 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:291 709 {*thumb2_movsi_insn}
     (nil))

(insn 17 16 18 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg:SI 138 [ tmp.3 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:291 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ tmp.3 ])
        (nil)))

(insn 18 17 19 2 (set (reg:SI 139 [ tmp.4 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:293 709 {*thumb2_movsi_insn}
     (nil))

(insn 19 18 20 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 139 [ tmp.4 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:293 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ tmp.4 ])
        (nil)))

(insn 20 19 21 2 (set (reg:SI 140 [ tmp.5 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:295 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 141 [ GPIOx ])
        (nil)))

(insn 21 20 0 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 140 [ tmp.5 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:295 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ tmp.5 ])
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadInputDataBit (GPIO_ReadInputDataBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadInputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 24[8,1] 25[9,1] 26[10,1] 134[11,1] 139[12,1] 140[13,1] 141[14,1] 142[15,1] 143[16,1] 144[17,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d9(25){ }d10(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d9(bb 0 insn -1) }u3(26){ d10(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10
;; rd  gen 	(9)
0, 8, 11, 12, 13, 14, 15, 16, 17
;; rd  kill	(10)
0, 1, 8, 11, 12, 13, 14, 15, 16, 17
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;;  UD chains for artificial uses
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }
;;   reg 26 { d10(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 139 { d12(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 134 { d11(bb 2 insn 7) }
;;      reg 140 { d13(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 142 { d15(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { d8(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 143 { d16(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 141 { d14(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 17
;;      reg 144 { d17(bb 2 insn 12) }
;;   UD chains for insn luid 9 uid 20
;;      reg 0 { d0(bb 2 insn 17) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(0){ d0(bb 2 insn 17) }u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(14){ d7(bb 0 insn -1) }u19(25){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 144) in insn 17:
  Adding insn 12 to worklist
Processing use of (reg 141) in insn 12:
  Adding insn 11 to worklist
Processing use of (subreg (reg 143) 0) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 24 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 142) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 134 [ D.7675 ]) in insn 8:
Processing use of (reg 140 [ GPIO_Pin ]) in insn 8:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 139 [ GPIOx ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 20:


GPIO_ReadInputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 24[8,1] 25[9,1] 26[10,1] 134[11,1] 139[12,1] 140[13,1] 141[14,1] 142[15,1] 143[16,1] 144[17,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10
;; rd  gen 	(9)
0, 8, 11, 12, 13, 14, 15, 16, 17
;; rd  kill	(10)
0, 1, 8, 11, 12, 13, 14, 15, 16, 17

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 139 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:324 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 140 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:324 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 134 [ D.7675 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 139 [ GPIOx ])
                (const_int 16 [0x10])) [3 GPIOx_3(D)->IDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:331 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ GPIOx ])
        (nil)))

(insn 8 7 9 2 (set (reg:SI 142)
        (and:SI (reg/v:SI 140 [ GPIO_Pin ])
            (reg:SI 134 [ D.7675 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:331 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7675 ])
            (nil))))

(insn 9 8 10 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:333 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 143)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:333 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 11 10 12 2 (set (reg:QI 141)
        (subreg:QI (reg:SI 143) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:333 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 12 11 17 2 (set (reg:SI 144)
        (zero_extend:SI (reg:QI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:339 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 141)
        (nil)))

(insn 17 12 20 2 (set (reg/i:SI 0 r0)
        (reg:SI 144)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:340 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 20 17 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:340 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadInputData (GPIO_ReadInputData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadInputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 134[10,1] 137[11,1] 138[12,1] 139[13,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d8(bb 0 insn -1) }u3(26){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 137 138 139
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 137 138 139
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(5)
0, 10, 11, 12, 13
;; rd  kill	(6)
0, 1, 10, 11, 12, 13
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }
;;   reg 26 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 137 { d11(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 134 { d10(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 8
;;      reg 138 { d12(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 13
;;      reg 139 { d13(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 16
;;      reg 0 { d0(bb 2 insn 13) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u10(0){ d0(bb 2 insn 13) }u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(14){ d7(bb 0 insn -1) }u14(25){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 13) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 6 to worklist
Finished finding needed instructions:
  Adding insn 13 to worklist
Processing use of (reg 139 [ D.7673 ]) in insn 13:
  Adding insn 8 to worklist
Processing use of (reg 138 [ D.7673 ]) in insn 8:
  Adding insn 7 to worklist
Processing use of (subreg (reg 134 [ D.7673 ]) 0) in insn 7:
Processing use of (reg 137 [ GPIOx ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 16:


GPIO_ReadInputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 134[10,1] 137[11,1] 138[12,1] 139[13,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 137 138 139
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 137 138 139
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(5)
0, 10, 11, 12, 13
;; rd  kill	(6)
0, 1, 10, 11, 12, 13

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 137 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:350 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 134 [ D.7673 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 16 [0x10])) [3 GPIOx_1(D)->IDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:354 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ GPIOx ])
        (nil)))

(insn 7 6 8 2 (set (reg:HI 138 [ D.7673 ])
        (subreg:HI (reg:SI 134 [ D.7673 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:354 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7673 ])
        (nil)))

(insn 8 7 13 2 (set (reg:SI 139 [ D.7673 ])
        (zero_extend:SI (reg:HI 138 [ D.7673 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:354 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 138 [ D.7673 ])
        (nil)))

(insn 13 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ D.7673 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:355 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ D.7673 ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:355 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadOutputDataBit (GPIO_ReadOutputDataBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadOutputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 24[8,1] 25[9,1] 26[10,1] 134[11,1] 139[12,1] 140[13,1] 141[14,1] 142[15,1] 143[16,1] 144[17,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d9(25){ }d10(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d9(bb 0 insn -1) }u3(26){ d10(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10
;; rd  gen 	(9)
0, 8, 11, 12, 13, 14, 15, 16, 17
;; rd  kill	(10)
0, 1, 8, 11, 12, 13, 14, 15, 16, 17
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;;  UD chains for artificial uses
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }
;;   reg 26 { d10(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 139 { d12(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 134 { d11(bb 2 insn 7) }
;;      reg 140 { d13(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 142 { d15(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { d8(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 143 { d16(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 141 { d14(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 17
;;      reg 144 { d17(bb 2 insn 12) }
;;   UD chains for insn luid 9 uid 20
;;      reg 0 { d0(bb 2 insn 17) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(0){ d0(bb 2 insn 17) }u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(14){ d7(bb 0 insn -1) }u19(25){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 144) in insn 17:
  Adding insn 12 to worklist
Processing use of (reg 141) in insn 12:
  Adding insn 11 to worklist
Processing use of (subreg (reg 143) 0) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 24 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 142) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 134 [ D.7664 ]) in insn 8:
Processing use of (reg 140 [ GPIO_Pin ]) in insn 8:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 139 [ GPIOx ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 20:


GPIO_ReadOutputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 24[8,1] 25[9,1] 26[10,1] 134[11,1] 139[12,1] 140[13,1] 141[14,1] 142[15,1] 143[16,1] 144[17,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 9, 10
;; rd  gen 	(9)
0, 8, 11, 12, 13, 14, 15, 16, 17
;; rd  kill	(10)
0, 1, 8, 11, 12, 13, 14, 15, 16, 17

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 139 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:367 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 140 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:367 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 134 [ D.7664 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 139 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:374 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ GPIOx ])
        (nil)))

(insn 8 7 9 2 (set (reg:SI 142)
        (and:SI (reg/v:SI 140 [ GPIO_Pin ])
            (reg:SI 134 [ D.7664 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:374 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7664 ])
            (nil))))

(insn 9 8 10 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:376 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 143)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:376 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 11 10 12 2 (set (reg:QI 141)
        (subreg:QI (reg:SI 143) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:376 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 12 11 17 2 (set (reg:SI 144)
        (zero_extend:SI (reg:QI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:382 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 141)
        (nil)))

(insn 17 12 20 2 (set (reg/i:SI 0 r0)
        (reg:SI 144)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:383 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 20 17 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:383 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(17)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadOutputData (GPIO_ReadOutputData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadOutputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 134[10,1] 137[11,1] 138[12,1] 139[13,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(25){ d8(bb 0 insn -1) }u3(26){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 137 138 139
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 137 138 139
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(5)
0, 10, 11, 12, 13
;; rd  kill	(6)
0, 1, 10, 11, 12, 13
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }
;;   reg 26 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 137 { d11(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 134 { d10(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 8
;;      reg 138 { d12(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 13
;;      reg 139 { d13(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 16
;;      reg 0 { d0(bb 2 insn 13) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u10(0){ d0(bb 2 insn 13) }u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(14){ d7(bb 0 insn -1) }u14(25){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 13) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 14 { d7(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 6 to worklist
Finished finding needed instructions:
  Adding insn 13 to worklist
Processing use of (reg 139 [ D.7662 ]) in insn 13:
  Adding insn 8 to worklist
Processing use of (reg 138 [ D.7662 ]) in insn 8:
  Adding insn 7 to worklist
Processing use of (subreg (reg 134 [ D.7662 ]) 0) in insn 7:
Processing use of (reg 137 [ GPIOx ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 16:


GPIO_ReadOutputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 7
0[0,2] 1[2,1] 2[3,1] 3[4,1] 7[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 134[10,1] 137[11,1] 138[12,1] 139[13,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 137 138 139
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 137 138 139
;; live  kill	
;; rd  in  	(9)
1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(5)
0, 10, 11, 12, 13
;; rd  kill	(6)
0, 1, 10, 11, 12, 13

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 137 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:393 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 134 [ D.7662 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:397 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ GPIOx ])
        (nil)))

(insn 7 6 8 2 (set (reg:HI 138 [ D.7662 ])
        (subreg:HI (reg:SI 134 [ D.7662 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:397 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7662 ])
        (nil)))

(insn 8 7 13 2 (set (reg:SI 139 [ D.7662 ])
        (zero_extend:SI (reg:HI 138 [ D.7662 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:397 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 138 [ D.7662 ])
        (nil)))

(insn 13 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ D.7662 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:398 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ D.7662 ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:398 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_SetBits (GPIO_SetBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_SetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 135[10,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d7(bb 0 insn -1) }u3(26){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
9, 10
;; rd  kill	(2)
9, 10
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }
;;   reg 26 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 134 { d9(bb 2 insn 2) }
;;      reg 135 { d10(bb 2 insn 3) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(14){ d6(bb 0 insn -1) }u11(25){ d7(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 134 [ GPIOx ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (subreg (reg 135 [ GPIO_Pin ]) 0) in insn 8:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:


GPIO_SetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 135[10,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
9, 10
;; rd  kill	(2)
9, 10

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:413 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 135 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:413 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 24 [0x18])) [4 GPIOx_1(D)->BSRRL+0 S2 A32])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:418 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ResetBits (GPIO_ResetBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ResetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 135[10,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d7(bb 0 insn -1) }u3(26){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
9, 10
;; rd  kill	(2)
9, 10
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }
;;   reg 26 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 134 { d9(bb 2 insn 2) }
;;      reg 135 { d10(bb 2 insn 3) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(14){ d6(bb 0 insn -1) }u11(25){ d7(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 134 [ GPIOx ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (subreg (reg 135 [ GPIO_Pin ]) 0) in insn 8:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:


GPIO_ResetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 135[10,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
9, 10
;; rd  kill	(2)
9, 10

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:434 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 135 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:434 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 26 [0x1a])) [4 GPIOx_1(D)->BSRRH+0 S2 A16])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:439 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_WriteBit (GPIO_WriteBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


GPIO_WriteBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,2u} r135={1d,2u} r136={1d,1u} 
;;    total ref usage 42{13d,29u,0e} in 7{7 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 24[7,1] 25[8,1] 26[9,1] 134[10,1] 135[11,1] 136[12,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 8, 9
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 8, 9
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 8, 9

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d8(bb 0 insn -1) }u3(26){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 8, 9
;; rd  gen 	(4)
7, 10, 11, 12
;; rd  kill	(4)
7, 10, 11, 12
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }
;;   reg 26 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 136 { d12(bb 2 insn 4) }
;;   UD chains for insn luid 4 uid 9
;;      reg 24 { d7(bb 2 insn 8) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d4(bb 0 insn -1) }u10(13){ d5(bb 0 insn -1) }u11(25){ d8(bb 0 insn -1) }u12(26){ d9(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }
;;   reg 26 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 12
;;      reg 134 { d10(bb 2 insn 2) }
;;      reg 135 { d11(bb 2 insn 3) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d4(bb 0 insn -1) }u16(13){ d5(bb 0 insn -1) }u17(25){ d8(bb 0 insn -1) }u18(26){ d9(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }
;;   reg 26 { d9(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 18
;;      reg 134 { d10(bb 2 insn 2) }
;;      reg 135 { d11(bb 2 insn 3) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ d4(bb 0 insn -1) }u22(13){ d5(bb 0 insn -1) }u23(25){ d8(bb 0 insn -1) }u24(26){ d9(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }
;;   reg 26 { d9(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(7){ d4(bb 0 insn -1) }u26(13){ d5(bb 0 insn -1) }u27(14){ d6(bb 0 insn -1) }u28(25){ d8(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 12 to worklist
  Adding insn 18 to worklist
Finished finding needed instructions:
Processing use of (reg 134 [ GPIOx ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (subreg (reg 135 [ GPIO_Pin ]) 0) in insn 18:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 134 [ GPIOx ]) in insn 12:
Processing use of (subreg (reg 135 [ GPIO_Pin ]) 0) in insn 12:
Processing use of (reg 24 cc) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 136 [ BitVal ]) in insn 8:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:


GPIO_WriteBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,2u} r135={1d,2u} r136={1d,1u} 
;;    total ref usage 42{13d,29u,0e} in 7{7 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 24[7,1] 25[8,1] 26[9,1] 134[10,1] 135[11,1] 136[12,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 8, 9
;; rd  gen 	(4)
7, 10, 11, 12
;; rd  kill	(4)
7, 10, 11, 12

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:456 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 135 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:456 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(insn 4 3 5 2 (set (reg/v:SI 136 [ BitVal ])
        (reg:SI 2 r2 [ BitVal ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:456 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ BitVal ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ BitVal ])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:462 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ BitVal ])
        (nil)))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:462 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 15)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [39.0%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 15 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 24 [0x18])) [4 GPIOx_2(D)->BSRRL+0 S2 A32])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:464 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [61.0%] 
(code_label 15 12 16 4 58 "" [1 uses])

(note 16 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 16 21 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 26 [0x1a])) [4 GPIOx_2(D)->BSRRH+0 S2 A16])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:468 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 18 22 5 57 "" [0 uses])

(note 22 21 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_Write (GPIO_Write)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_Write

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 135[9,1] 136[10,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d7(bb 0 insn -1) }u3(26){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
9, 10
;; rd  kill	(2)
9, 10
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }
;;   reg 26 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 135 { d9(bb 2 insn 2) }
;;      reg 136 { d10(bb 2 insn 3) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(14){ d6(bb 0 insn -1) }u11(25){ d7(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 135 [ GPIOx ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 136 [ PortVal ]) in insn 8:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:


GPIO_Write

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 135[9,1] 136[10,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
9, 10
;; rd  kill	(2)
9, 10

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 135 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:481 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 136 [ PortVal ])
        (reg:SI 1 r1 [ PortVal ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:481 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PortVal ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 0 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 135 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])
        (reg/v:SI 136 [ PortVal ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:485 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ PortVal ])
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ GPIOx ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ToggleBits (GPIO_ToggleBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ToggleBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,2u} r138={1d,1u} 
;;    total ref usage 28{13d,15u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 136[10,1] 137[11,1] 138[12,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d7(bb 0 insn -1) }u3(26){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136 137 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136 137 138
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(4)
9, 10, 11, 12
;; rd  kill	(4)
9, 10, 11, 12
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }
;;   reg 26 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 137 { d11(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 134 { d9(bb 2 insn 7) }
;;      reg 138 { d12(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 136 { d10(bb 2 insn 8) }
;;      reg 137 { d11(bb 2 insn 2) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(7){ d4(bb 0 insn -1) }u12(13){ d5(bb 0 insn -1) }u13(14){ d6(bb 0 insn -1) }u14(25){ d7(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 137 [ GPIOx ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 136 [ D.7656 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 137 [ GPIOx ]) in insn 9:
Processing use of (reg 134 [ D.7654 ]) in insn 8:
Processing use of (reg 138 [ GPIO_Pin ]) in insn 8:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:


GPIO_ToggleBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,2u} r138={1d,1u} 
;;    total ref usage 28{13d,15u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 134[9,1] 136[10,1] 137[11,1] 138[12,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136 137 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136 137 138
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(4)
9, 10, 11, 12
;; rd  kill	(4)
9, 10, 11, 12

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 137 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:497 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 138 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:497 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 134 [ D.7654 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg:SI 136 [ D.7656 ])
        (xor:SI (reg/v:SI 138 [ GPIO_Pin ])
            (reg:SI 134 [ D.7654 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 98 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 138 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7654 ])
            (nil))))

(insn 9 8 0 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])
        (reg:SI 136 [ D.7656 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7656 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_PinAFConfig (GPIO_PinAFConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_PinAFConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,2u,1e} r141={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r149={1d,2u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,4u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r159={1d,1u} 
;;    total ref usage 61{25d,35u,1e} in 18{18 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 138[9,1] 141[10,1] 142[11,1] 145[12,1] 146[13,1] 147[14,1] 148[15,1] 149[16,1] 150[17,1] 151[18,1] 152[19,1] 153[20,1] 154[21,1] 155[22,1] 156[23,1] 159[24,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(25){ d7(bb 0 insn -1) }u3(26){ d8(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 141 142 145 146 147 148 149 150 151 152 153 154 155 156 159
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138 141 142 145 146 147 148 149 150 151 152 153 154 155 156 159
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(16)
9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;; rd  kill	(16)
9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }
;;   reg 26 { d8(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d0(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 149 { d16(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 151 { d18(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 149 { d16(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 11
;;      reg 152 { d19(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 141 { d10(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 13
;;      reg 148 { d15(bb 2 insn 2) }
;;      reg 153 { d20(bb 2 insn 12) }
;;   UD chains for insn luid 10 uid 15
;;      reg 138 { d9(bb 2 insn 9) }
;;      reg 155 { d22(bb 2 insn 14) }
;;   eq_note reg 138 { }
;;   UD chains for insn luid 11 uid 16
;;      reg 154 { d21(bb 2 insn 15) }
;;   UD chains for insn luid 12 uid 17
;;      reg 142 { d11(bb 2 insn 13) }
;;      reg 156 { d23(bb 2 insn 16) }
;;   UD chains for insn luid 13 uid 19
;;      reg 145 { d12(bb 2 insn 17) }
;;      reg 148 { d15(bb 2 insn 2) }
;;      reg 153 { d20(bb 2 insn 12) }
;;   UD chains for insn luid 14 uid 21
;;      reg 148 { d15(bb 2 insn 2) }
;;      reg 153 { d20(bb 2 insn 12) }
;;   UD chains for insn luid 15 uid 22
;;      reg 138 { d9(bb 2 insn 9) }
;;      reg 150 { d17(bb 2 insn 4) }
;;   UD chains for insn luid 16 uid 23
;;      reg 146 { d13(bb 2 insn 21) }
;;      reg 159 { d24(bb 2 insn 22) }
;;   UD chains for insn luid 17 uid 25
;;      reg 147 { d14(bb 2 insn 23) }
;;      reg 148 { d15(bb 2 insn 2) }
;;      reg 153 { d20(bb 2 insn 12) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ d4(bb 0 insn -1) }u33(13){ d5(bb 0 insn -1) }u34(14){ d6(bb 0 insn -1) }u35(25){ d7(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  UD chains for artificial uses
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 14 { d6(bb 0 insn -1) }
;;   reg 25 { d7(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
Processing use of (reg 148 [ GPIOx ]) in insn 13:
  Adding insn 2 to worklist
Processing use of (reg 153) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 141 [ D.7648 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (subreg (reg 152) 0) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 149 [ GPIO_PinSource ]) in insn 10:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 145 [ D.7652 ]) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 148 [ GPIOx ]) in insn 19:
Processing use of (reg 153) in insn 19:
Processing use of (reg 142 [ D.7649 ]) in insn 17:
Processing use of (reg 156) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 154) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 138 [ D.7646 ]) in insn 15:
  Adding insn 9 to worklist
Processing use of (reg 155) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 151) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 149 [ GPIO_PinSource ]) in insn 8:
Processing use of (reg 148 [ GPIOx ]) in insn 21:
Processing use of (reg 153) in insn 21:
Processing use of (reg 147 [ temp_2 ]) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 148 [ GPIOx ]) in insn 25:
Processing use of (reg 153) in insn 25:
Processing use of (reg 146 [ D.7653 ]) in insn 23:
Processing use of (reg 159) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 138 [ D.7646 ]) in insn 22:
Processing use of (reg 150 [ GPIO_AF ]) in insn 22:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:


GPIO_PinAFConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,2u,1e} r141={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r149={1d,2u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,4u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r159={1d,1u} 
;;    total ref usage 61{25d,35u,1e} in 18{18 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 6
0[0,1] 1[1,1] 2[2,1] 3[3,1] 7[4,1] 13[5,1] 14[6,1] 25[7,1] 26[8,1] 138[9,1] 141[10,1] 142[11,1] 145[12,1] 146[13,1] 147[14,1] 148[15,1] 149[16,1] 150[17,1] 151[18,1] 152[19,1] 153[20,1] 154[21,1] 155[22,1] 156[23,1] 159[24,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 141 142 145 146 147 148 149 150 151 152 153 154 155 156 159
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138 141 142 145 146 147 148 149 150 151 152 153 154 155 156 159
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(16)
9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;; rd  kill	(16)
9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (reg/v/f:SI 148 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 149 [ GPIO_PinSource ])
        (reg:SI 1 r1 [ GPIO_PinSource ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_PinSource ])
        (nil)))

(insn 4 3 5 2 (set (reg/v:SI 150 [ GPIO_AF ])
        (reg:SI 2 r2 [ GPIO_AF ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ GPIO_AF ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 (set (reg:SI 151)
        (and:SI (reg/v:SI 149 [ GPIO_PinSource ])
            (const_int 7 [0x7]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 69 {*arm_andsi3_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 138 [ D.7646 ])
        (ashift:SI (reg:SI 151)
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 152)
        (lshiftrt:SI (reg/v:SI 149 [ GPIO_PinSource ])
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 149 [ GPIO_PinSource ])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 141 [ D.7648 ])
        (zero_extend:SI (subreg:HI (reg:SI 152) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 12 11 13 2 (set (reg:SI 153)
        (plus:SI (reg:SI 141 [ D.7648 ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ D.7648 ])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 142 [ D.7649 ])
        (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 155)
        (const_int 15 [0xf])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 2 (set (reg:SI 154)
        (ashift:SI (reg:SI 155)
            (reg:SI 138 [ D.7646 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
                (reg:SI 138 [ D.7646 ]))
            (nil))))

(insn 16 15 17 2 (set (reg:SI 156)
        (not:SI (reg:SI 154))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(insn 17 16 19 2 (set (reg:SI 145 [ D.7652 ])
        (and:SI (reg:SI 156)
            (reg:SI 142 [ D.7649 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 142 [ D.7649 ])
            (nil))))

(insn 19 17 21 2 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])
        (reg:SI 145 [ D.7652 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7652 ])
        (nil)))

(insn 21 19 22 2 (set (reg:SI 146 [ D.7653 ])
        (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:591 709 {*thumb2_movsi_insn}
     (nil))

(insn 22 21 23 2 (set (reg:SI 159)
        (ashift:SI (reg/v:SI 150 [ GPIO_AF ])
            (reg:SI 138 [ D.7646 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 150 [ GPIO_AF ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7646 ])
            (nil))))

(insn 23 22 25 2 (set (reg/v:SI 147 [ temp_2 ])
        (ior:SI (reg:SI 159)
            (reg:SI 146 [ D.7653 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:591 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 146 [ D.7653 ])
            (nil))))

(insn 25 23 0 2 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])
        (reg/v:SI 147 [ temp_2 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:592 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 148 [ GPIOx ])
            (expr_list:REG_DEAD (reg/v:SI 147 [ temp_2 ])
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
