/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 328 224)
	(text "fuck" (rect 5 0 22 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLOCK_50" (rect 0 0 49 12)(font "Arial" ))
		(text "CLOCK_50" (rect 21 27 70 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "KEY[0..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "KEY[0..0]" (rect 21 43 62 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "ENET1_RX_CLK" (rect 0 0 76 12)(font "Arial" ))
		(text "ENET1_RX_CLK" (rect 21 59 97 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "ENET1_RX_DATA[3..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "ENET1_RX_DATA[3..0]" (rect 21 75 127 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "ENET1_RX_DV" (rect 0 0 71 12)(font "Arial" ))
		(text "ENET1_RX_DV" (rect 21 91 92 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 312 32)
		(output)
		(text "ENET0_MDC" (rect 0 0 60 12)(font "Arial" ))
		(text "ENET0_MDC" (rect 231 27 291 39)(font "Arial" ))
		(line (pt 312 32)(pt 296 32)(line_width 1))
	)
	(port
		(pt 312 64)
		(output)
		(text "ENET0_RESET_N" (rect 0 0 84 12)(font "Arial" ))
		(text "ENET0_RESET_N" (rect 207 59 291 71)(font "Arial" ))
		(line (pt 312 64)(pt 296 64)(line_width 1))
	)
	(port
		(pt 312 80)
		(output)
		(text "ENET1_GTX_CLK" (rect 0 0 81 12)(font "Arial" ))
		(text "ENET1_GTX_CLK" (rect 210 75 291 87)(font "Arial" ))
		(line (pt 312 80)(pt 296 80)(line_width 1))
	)
	(port
		(pt 312 96)
		(output)
		(text "ENET1_MDC" (rect 0 0 59 12)(font "Arial" ))
		(text "ENET1_MDC" (rect 232 91 291 103)(font "Arial" ))
		(line (pt 312 96)(pt 296 96)(line_width 1))
	)
	(port
		(pt 312 128)
		(output)
		(text "ENET1_RESET_N" (rect 0 0 83 12)(font "Arial" ))
		(text "ENET1_RESET_N" (rect 208 123 291 135)(font "Arial" ))
		(line (pt 312 128)(pt 296 128)(line_width 1))
	)
	(port
		(pt 312 144)
		(output)
		(text "ENET1_TX_DATA[3..0]" (rect 0 0 103 12)(font "Arial" ))
		(text "ENET1_TX_DATA[3..0]" (rect 188 139 291 151)(font "Arial" ))
		(line (pt 312 144)(pt 296 144)(line_width 3))
	)
	(port
		(pt 312 160)
		(output)
		(text "ENET1_TX_EN" (rect 0 0 68 12)(font "Arial" ))
		(text "ENET1_TX_EN" (rect 223 155 291 167)(font "Arial" ))
		(line (pt 312 160)(pt 296 160)(line_width 1))
	)
	(port
		(pt 312 48)
		(bidir)
		(text "ENET0_MDIO" (rect 0 0 62 12)(font "Arial" ))
		(text "ENET0_MDIO" (rect 229 43 291 55)(font "Arial" ))
		(line (pt 312 48)(pt 296 48)(line_width 1))
	)
	(port
		(pt 312 112)
		(bidir)
		(text "ENET1_MDIO" (rect 0 0 61 12)(font "Arial" ))
		(text "ENET1_MDIO" (rect 230 107 291 119)(font "Arial" ))
		(line (pt 312 112)(pt 296 112)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 296 192)(line_width 1))
	)
)
