$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_MUX8T1 $end
  $var wire 32 # D0 [31:0] $end
  $var wire 32 $ D1 [31:0] $end
  $var wire 32 % D2 [31:0] $end
  $var wire 32 & D3 [31:0] $end
  $var wire 32 ' D4 [31:0] $end
  $var wire 32 ( D5 [31:0] $end
  $var wire 32 ) D6 [31:0] $end
  $var wire 32 * D7 [31:0] $end
  $var wire 3 + SEL [2:0] $end
  $scope module UUT $end
   $var wire 32 - n [31:0] $end
   $var wire 3 + SEL [2:0] $end
   $var wire 32 # D0 [31:0] $end
   $var wire 32 $ D1 [31:0] $end
   $var wire 32 % D2 [31:0] $end
   $var wire 32 & D3 [31:0] $end
   $var wire 32 ' D4 [31:0] $end
   $var wire 32 ( D5 [31:0] $end
   $var wire 32 ) D6 [31:0] $end
   $var wire 32 * D7 [31:0] $end
   $var wire 32 , DOUT [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000100000 -
#10000
b10101011101010111010101110101011 #
b10101010101010101011101110111011 $
b10101100101011001010110010101100 %
b10101010101010101100110011001100 &
b10111100101111001011110010111100 '
b10111011101110111100110011001100 (
b11011100110111001101110011011100 )
b11011101110111011100110011001100 *
b10101011101010111010101110101011 ,
#20000
b001 +
b10101010101010101011101110111011 ,
#30000
b010 +
b10101100101011001010110010101100 ,
#40000
b011 +
b10101010101010101100110011001100 ,
#50000
b100 +
b10111100101111001011110010111100 ,
#60000
b101 +
b10111011101110111100110011001100 ,
#70000
b110 +
b11011100110111001101110011011100 ,
#80000
b111 +
b11011101110111011100110011001100 ,
#90000
