// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE10F17C8,
// with speed grade 8, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vga_rom_pic")
  (DATE "12/13/2022 16:53:37")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (671:671:671) (590:590:590))
        (IOPATH i o (3137:3137:3137) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (699:699:699) (768:768:768))
        (IOPATH i o (3085:3085:3085) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1002:1002:1002) (887:887:887))
        (IOPATH i o (3137:3137:3137) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1368:1368:1368) (1197:1197:1197))
        (IOPATH i o (4581:4581:4581) (4629:4629:4629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1094:1094:1094) (963:963:963))
        (IOPATH i o (3148:3148:3148) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1160:1160:1160) (1055:1055:1055))
        (IOPATH i o (3127:3127:3127) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1139:1139:1139) (1044:1044:1044))
        (IOPATH i o (3177:3177:3177) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1347:1347:1347) (1158:1158:1158))
        (IOPATH i o (3048:3048:3048) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1096:1096:1096) (1000:1000:1000))
        (IOPATH i o (3137:3137:3137) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1100:1100:1100) (957:957:957))
        (IOPATH i o (3078:3078:3078) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1095:1095:1095) (1001:1001:1001))
        (IOPATH i o (3127:3127:3127) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1042:1042:1042) (921:921:921))
        (IOPATH i o (3138:3138:3138) (3115:3115:3115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1420:1420:1420) (1262:1262:1262))
        (IOPATH i o (3117:3117:3117) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1083:1083:1083) (960:960:960))
        (IOPATH i o (3148:3148:3148) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1080:1080:1080) (977:977:977))
        (IOPATH i o (3157:3157:3157) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1058:1058:1058) (934:934:934))
        (IOPATH i o (3137:3137:3137) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1035:1035:1035) (931:931:931))
        (IOPATH i o (3128:3128:3128) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1070:1070:1070) (945:945:945))
        (IOPATH i o (3147:3147:3147) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sys_rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (776:776:776) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE sys_rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (222:222:222) (208:208:208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sys_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (766:766:766) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE vga_clk_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (1343:1343:1343) (1343:1343:1343))
        (PORT inclk[0] (2336:2336:2336) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga_clk_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2340:2340:2340) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (459:459:459))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_clk_inst\|altpll_component\|auto_generated\|pll_lock_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2542:2542:2542))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1694:1694:1694) (1644:1644:1644))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (531:531:531))
        (PORT datac (1666:1666:1666) (1824:1824:1824))
        (PORT datad (293:293:293) (362:362:362))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (746:746:746) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1640:1640:1640))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (444:444:444))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1640:1640:1640))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1640:1640:1640))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (465:465:465))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1640:1640:1640))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (471:471:471))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1640:1640:1640))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1270:1270:1270) (1228:1228:1228))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (457:457:457))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (448:448:448))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1640:1640:1640))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (600:600:600))
        (PORT datab (369:369:369) (452:452:452))
        (PORT datac (317:317:317) (411:411:411))
        (PORT datad (347:347:347) (431:431:431))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (948:948:948))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_h\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (894:894:894) (843:843:843))
        (PORT datad (854:854:854) (805:805:805))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1659:1659:1659))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1640:1640:1640) (1635:1635:1635))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (922:922:922) (924:924:924))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_h\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (861:861:861))
        (PORT datac (891:891:891) (840:840:840))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1659:1659:1659))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1640:1640:1640) (1635:1635:1635))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (952:952:952))
        (PORT datab (1272:1272:1272) (1230:1230:1230))
        (PORT datac (329:329:329) (414:414:414))
        (PORT datad (917:917:917) (918:918:918))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (445:445:445))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (534:534:534) (551:551:551))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_h\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1546:1546:1546) (1393:1393:1393))
        (PORT datad (1200:1200:1200) (1133:1133:1133))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_h\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1640:1640:1640))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1051:1051:1051))
        (PORT datab (958:958:958) (952:952:952))
        (PORT datac (913:913:913) (910:910:910))
        (PORT datad (970:970:970) (978:978:978))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (846:846:846) (807:807:807))
        (PORT datac (895:895:895) (879:879:879))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (682:682:682))
        (PORT datab (369:369:369) (449:449:449))
        (PORT datac (825:825:825) (819:819:819))
        (PORT datad (583:583:583) (604:604:604))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (457:457:457))
        (PORT datac (328:328:328) (414:414:414))
        (PORT datad (325:325:325) (402:402:402))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (604:604:604))
        (PORT datab (481:481:481) (469:469:469))
        (PORT datac (325:325:325) (408:408:408))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (472:472:472))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (1205:1205:1205) (1107:1107:1107))
        (PORT datad (255:255:255) (288:288:288))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (889:889:889))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (371:371:371))
        (PORT datab (799:799:799) (738:738:738))
        (PORT datad (1205:1205:1205) (1140:1140:1140))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (853:853:853))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (908:908:908))
        (PORT datab (545:545:545) (508:508:508))
        (PORT datad (813:813:813) (728:728:728))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1661:1661:1661))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1642:1642:1642) (1638:1638:1638))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (818:818:818))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (497:497:497))
        (PORT datab (1246:1246:1246) (1184:1184:1184))
        (PORT datad (290:290:290) (320:320:320))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (460:460:460))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (895:895:895))
        (PORT datab (483:483:483) (461:461:461))
        (PORT datad (806:806:806) (747:747:747))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1643:1643:1643) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (849:849:849))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (466:466:466))
        (PORT datab (1240:1240:1240) (1177:1177:1177))
        (PORT datad (291:291:291) (321:321:321))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (860:860:860) (831:831:831))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (473:473:473))
        (PORT datab (1245:1245:1245) (1183:1183:1183))
        (PORT datad (290:290:290) (320:320:320))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1663:1663:1663))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (450:450:450))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (894:894:894))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datad (806:806:806) (747:747:747))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1643:1643:1643) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (460:460:460))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (886:886:886))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datad (807:807:807) (748:748:748))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1643:1643:1643) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (447:447:447))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (885:885:885))
        (PORT datab (477:477:477) (459:459:459))
        (PORT datad (807:807:807) (748:748:748))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1643:1643:1643) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (323:323:323) (394:394:394))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|cnt_v\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (896:896:896))
        (PORT datab (279:279:279) (305:305:305))
        (PORT datad (806:806:806) (747:747:747))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl_inst\|cnt_v\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1643:1643:1643) (1639:1639:1639))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (661:661:661))
        (PORT datad (328:328:328) (405:405:405))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (677:677:677))
        (PORT datab (295:295:295) (330:330:330))
        (PORT datac (827:827:827) (820:820:820))
        (PORT datad (255:255:255) (284:284:284))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (PORT datab (934:934:934) (892:892:892))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (818:818:818))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (630:630:630))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (821:821:821))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (803:803:803))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (343:343:343))
        (PORT datab (295:295:295) (330:330:330))
        (PORT datac (254:254:254) (290:290:290))
        (PORT datad (256:256:256) (289:289:289))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (641:641:641))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (622:622:622) (631:631:631))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (573:573:573) (606:606:606))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (836:836:836) (809:809:809))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (862:862:862))
        (PORT datab (1141:1141:1141) (1030:1030:1030))
        (PORT datac (864:864:864) (800:800:800))
        (PORT datad (1464:1464:1464) (1305:1305:1305))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1305:1305:1305))
        (PORT datab (949:949:949) (948:948:948))
        (PORT datac (921:921:921) (917:917:917))
        (PORT datad (327:327:327) (400:400:400))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (985:985:985))
        (PORT datad (857:857:857) (817:817:817))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1305:1305:1305))
        (PORT datab (950:950:950) (948:948:948))
        (PORT datac (922:922:922) (917:917:917))
        (PORT datad (327:327:327) (400:400:400))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (352:352:352))
        (PORT datac (255:255:255) (292:292:292))
        (PORT datad (249:249:249) (275:275:275))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (728:728:728))
        (PORT datab (1502:1502:1502) (1345:1345:1345))
        (PORT datac (897:897:897) (843:843:843))
        (PORT datad (836:836:836) (792:792:792))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (468:468:468))
        (PORT datab (295:295:295) (330:330:330))
        (PORT datac (827:827:827) (821:821:821))
        (PORT datad (256:256:256) (284:284:284))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (971:971:971))
        (PORT datac (993:993:993) (1010:1010:1010))
        (PORT datad (965:965:965) (973:973:973))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1848:1848:1848))
        (PORT datab (955:955:955) (948:948:948))
        (PORT datac (912:912:912) (909:909:909))
        (PORT datad (253:253:253) (284:284:284))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (861:861:861))
        (PORT datab (292:292:292) (322:322:322))
        (PORT datac (325:325:325) (408:408:408))
        (PORT datad (337:337:337) (420:420:420))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (678:678:678))
        (PORT datab (483:483:483) (471:471:471))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (518:518:518) (552:552:552))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb_valid\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (679:679:679))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (1203:1203:1203) (1095:1095:1095))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (350:350:350))
        (PORT datab (286:286:286) (315:315:315))
        (PORT datac (253:253:253) (289:289:289))
        (PORT datad (264:264:264) (282:282:282))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (460:460:460))
        (PORT datad (311:311:311) (394:394:394))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (354:354:354))
        (PORT datab (375:375:375) (465:465:465))
        (PORT datac (317:317:317) (410:410:410))
        (PORT datad (346:346:346) (430:430:430))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (830:830:830))
        (PORT datac (993:993:993) (1010:1010:1010))
        (PORT datad (966:966:966) (974:974:974))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (984:984:984))
        (PORT datab (978:978:978) (950:950:950))
        (PORT datad (852:852:852) (812:812:812))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (719:719:719))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (794:794:794) (755:755:755))
        (PORT datad (753:753:753) (676:676:676))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (342:342:342))
        (PORT datab (294:294:294) (330:330:330))
        (PORT datac (253:253:253) (292:292:292))
        (PORT datad (264:264:264) (300:300:300))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1290:1290:1290))
        (PORT datab (292:292:292) (326:326:326))
        (PORT datac (1864:1864:1864) (1679:1679:1679))
        (PORT datad (900:900:900) (838:838:838))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (817:817:817) (768:768:768))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (655:655:655))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1373:1373:1373))
        (PORT datab (545:545:545) (508:508:508))
        (PORT datad (542:542:542) (514:514:514))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (438:438:438))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1212:1212:1212))
        (PORT datab (280:280:280) (306:306:306))
        (PORT datad (525:525:525) (496:496:496))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1645:1645:1645) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (662:662:662))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1368:1368:1368))
        (PORT datab (370:370:370) (429:429:429))
        (PORT datad (485:485:485) (457:457:457))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (619:619:619))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1357:1357:1357))
        (PORT datab (372:372:372) (432:432:432))
        (PORT datad (453:453:453) (432:432:432))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (615:615:615))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1364:1364:1364))
        (PORT datab (544:544:544) (507:507:507))
        (PORT datad (542:542:542) (514:514:514))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (616:616:616))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1369:1369:1369))
        (PORT datab (489:489:489) (474:474:474))
        (PORT datad (542:542:542) (514:514:514))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (PORT datab (909:909:909) (871:871:871))
        (PORT datac (318:318:318) (395:395:395))
        (PORT datad (320:320:320) (391:391:391))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (594:594:594))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1371:1371:1371))
        (PORT datab (544:544:544) (507:507:507))
        (PORT datad (542:542:542) (514:514:514))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (923:923:923))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1361:1361:1361))
        (PORT datab (543:543:543) (506:506:506))
        (PORT datad (542:542:542) (514:514:514))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1269:1269:1269) (1194:1194:1194))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1360:1360:1360))
        (PORT datab (371:371:371) (431:431:431))
        (PORT datad (446:446:446) (419:419:419))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (594:594:594))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (726:726:726))
        (PORT datab (371:371:371) (431:431:431))
        (PORT datad (1634:1634:1634) (1506:1506:1506))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (448:448:448))
        (PORT datab (362:362:362) (439:439:439))
        (PORT datac (526:526:526) (566:566:566))
        (PORT datad (520:520:520) (555:555:555))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (438:438:438))
        (PORT datad (844:844:844) (829:829:829))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1006:1006:1006))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (914:914:914))
        (PORT datab (1657:1657:1657) (1527:1527:1527))
        (PORT datad (866:866:866) (818:818:818))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1661:1661:1661))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1641:1641:1641) (1636:1636:1636))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (445:445:445))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1212:1212:1212))
        (PORT datab (477:477:477) (459:459:459))
        (PORT datad (525:525:525) (496:496:496))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1645:1645:1645) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (616:616:616))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1358:1358:1358))
        (PORT datab (372:372:372) (432:432:432))
        (PORT datad (480:480:480) (448:448:448))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (822:822:822))
        (PORT datab (1681:1681:1681) (1624:1624:1624))
        (PORT datac (319:319:319) (397:397:397))
        (PORT datad (1207:1207:1207) (1164:1164:1164))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (277:277:277) (303:303:303))
        (PORT datac (447:447:447) (419:419:419))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datad (530:530:530) (559:559:559))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_addr\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1370:1370:1370))
        (PORT datab (370:370:370) (429:429:429))
        (PORT datad (779:779:779) (697:697:697))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1664:1664:1664))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1641:1641:1641))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1662:1662:1662))
        (PORT asdata (2003:2003:2003) (1908:1908:1908))
        (PORT ena (2289:2289:2289) (2391:2391:2391))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|image_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1599:1599:1599) (1480:1480:1480))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|image_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1661:1661:1661))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1641:1641:1641) (1636:1636:1636))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|pix_x\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (986:986:986))
        (PORT datab (975:975:975) (946:946:946))
        (PORT datac (1194:1194:1194) (1118:1118:1118))
        (PORT datad (857:857:857) (817:817:817))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (343:343:343))
        (PORT datab (295:295:295) (331:331:331))
        (PORT datac (254:254:254) (292:292:292))
        (PORT datad (264:264:264) (300:300:300))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (732:732:732))
        (PORT datab (291:291:291) (325:325:325))
        (PORT datac (894:894:894) (839:839:839))
        (PORT datad (900:900:900) (839:839:839))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (354:354:354))
        (PORT datab (375:375:375) (465:465:465))
        (PORT datac (317:317:317) (411:411:411))
        (PORT datad (346:346:346) (430:430:430))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1050:1050:1050))
        (PORT datab (278:278:278) (304:304:304))
        (PORT datac (842:842:842) (782:782:782))
        (PORT datad (970:970:970) (979:979:979))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (852:852:852))
        (PORT datab (840:840:840) (784:784:784))
        (PORT datac (243:243:243) (274:274:274))
        (PORT datad (829:829:829) (781:781:781))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (867:867:867))
        (PORT datab (869:869:869) (823:823:823))
        (PORT datac (243:243:243) (274:274:274))
        (PORT datad (839:839:839) (795:795:795))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rd_en\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (1503:1503:1503) (1347:1347:1347))
        (PORT datac (1090:1090:1090) (992:992:992))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_a_store\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1622:1622:1622) (1494:1494:1494))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_decode\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1205:1205:1205))
        (PORT datab (575:575:575) (537:537:537))
        (PORT datac (245:245:245) (276:276:276))
        (PORT datad (817:817:817) (791:791:791))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4060:4060:4060))
        (PORT d[1] (2298:2298:2298) (2236:2236:2236))
        (PORT d[2] (3528:3528:3528) (3265:3265:3265))
        (PORT d[3] (3028:3028:3028) (2845:2845:2845))
        (PORT d[4] (2931:2931:2931) (2932:2932:2932))
        (PORT d[5] (3825:3825:3825) (3534:3534:3534))
        (PORT d[6] (2579:2579:2579) (2448:2448:2448))
        (PORT d[7] (3494:3494:3494) (3234:3234:3234))
        (PORT d[8] (4000:4000:4000) (3680:3680:3680))
        (PORT d[9] (3563:3563:3563) (3390:3390:3390))
        (PORT d[10] (2909:2909:2909) (2907:2907:2907))
        (PORT d[11] (3030:3030:3030) (2824:2824:2824))
        (PORT d[12] (3629:3629:3629) (3521:3521:3521))
        (PORT clk (2026:2026:2026) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2615:2615:2615))
        (PORT clk (2026:2026:2026) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2081:2081:2081))
        (PORT d[0] (3089:3089:3089) (2945:2945:2945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (949:949:949) (975:975:975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (976:976:976))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (976:976:976))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_decode\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1205:1205:1205))
        (PORT datab (575:575:575) (537:537:537))
        (PORT datac (244:244:244) (276:276:276))
        (PORT datad (817:817:817) (792:792:792))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4473:4473:4473))
        (PORT d[1] (1472:1472:1472) (1453:1453:1453))
        (PORT d[2] (5135:5135:5135) (4746:4746:4746))
        (PORT d[3] (4697:4697:4697) (4370:4370:4370))
        (PORT d[4] (3831:3831:3831) (3783:3783:3783))
        (PORT d[5] (3859:3859:3859) (3549:3549:3549))
        (PORT d[6] (3435:3435:3435) (3259:3259:3259))
        (PORT d[7] (4648:4648:4648) (4279:4279:4279))
        (PORT d[8] (4884:4884:4884) (4511:4511:4511))
        (PORT d[9] (2082:2082:2082) (1963:1963:1963))
        (PORT d[10] (3393:3393:3393) (3371:3371:3371))
        (PORT d[11] (4222:4222:4222) (3909:3909:3909))
        (PORT d[12] (4451:4451:4451) (4306:4306:4306))
        (PORT clk (2031:2031:2031) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1669:1669:1669))
        (PORT clk (2031:2031:2031) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2088:2088:2088))
        (PORT d[0] (2361:2361:2361) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (983:983:983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (983:983:983))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (983:983:983))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (646:646:646))
        (PORT datab (959:959:959) (968:968:968))
        (PORT datac (1678:1678:1678) (1574:1574:1574))
        (PORT datad (884:884:884) (826:826:826))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (538:538:538))
        (PORT datab (327:327:327) (366:366:366))
        (PORT datac (1191:1191:1191) (1115:1115:1115))
        (PORT datad (736:736:736) (682:682:682))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (929:929:929) (905:905:905))
        (PORT datad (892:892:892) (899:899:899))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (985:985:985))
        (PORT datac (505:505:505) (489:489:489))
        (PORT datad (853:853:853) (813:813:813))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (978:978:978))
        (PORT datab (951:951:951) (888:888:888))
        (PORT datac (1190:1190:1190) (1114:1114:1114))
        (PORT datad (462:462:462) (440:440:440))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (543:543:543))
        (PORT datab (485:485:485) (474:474:474))
        (PORT datac (471:471:471) (441:441:441))
        (PORT datad (471:471:471) (448:448:448))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (975:975:975))
        (PORT datab (1973:1973:1973) (1842:1842:1842))
        (PORT datac (991:991:991) (1008:1008:1008))
        (PORT datad (969:969:969) (977:977:977))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (482:482:482))
        (PORT datab (332:332:332) (371:371:371))
        (PORT datac (1196:1196:1196) (1121:1121:1121))
        (PORT datad (733:733:733) (679:679:679))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (570:570:570))
        (PORT datac (245:245:245) (276:276:276))
        (PORT datad (289:289:289) (317:317:317))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (543:543:543))
        (PORT datac (243:243:243) (274:274:274))
        (PORT datad (476:476:476) (449:449:449))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|pix_back_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1638:1638:1638))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (514:514:514))
        (PORT datab (958:958:958) (967:967:967))
        (PORT datac (884:884:884) (842:842:842))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (570:570:570))
        (PORT datab (1239:1239:1239) (1160:1160:1160))
        (PORT datac (244:244:244) (276:276:276))
        (PORT datad (464:464:464) (442:442:442))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (542:542:542))
        (PORT datac (244:244:244) (275:275:275))
        (PORT datad (450:450:450) (429:429:429))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|pix_back_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1638:1638:1638))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2751:2751:2751))
        (PORT d[1] (3419:3419:3419) (3234:3234:3234))
        (PORT d[2] (3837:3837:3837) (3630:3630:3630))
        (PORT d[3] (2522:2522:2522) (2425:2425:2425))
        (PORT d[4] (2887:2887:2887) (2822:2822:2822))
        (PORT d[5] (3636:3636:3636) (3407:3407:3407))
        (PORT d[6] (2895:2895:2895) (2716:2716:2716))
        (PORT d[7] (2465:2465:2465) (2304:2304:2304))
        (PORT d[8] (3979:3979:3979) (3747:3747:3747))
        (PORT d[9] (2805:2805:2805) (2671:2671:2671))
        (PORT d[10] (3272:3272:3272) (3193:3193:3193))
        (PORT d[11] (3529:3529:3529) (3300:3300:3300))
        (PORT d[12] (3190:3190:3190) (3062:3062:3062))
        (PORT clk (2048:2048:2048) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3004:3004:3004))
        (PORT clk (2048:2048:2048) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2101:2101:2101))
        (PORT d[0] (3288:3288:3288) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1724:1724:1724))
        (PORT d[1] (1785:1785:1785) (1724:1724:1724))
        (PORT d[2] (1011:1011:1011) (992:992:992))
        (PORT d[3] (990:990:990) (966:966:966))
        (PORT d[4] (4566:4566:4566) (4463:4463:4463))
        (PORT d[5] (4695:4695:4695) (4329:4329:4329))
        (PORT d[6] (1750:1750:1750) (1704:1704:1704))
        (PORT d[7] (1009:1009:1009) (1006:1006:1006))
        (PORT d[8] (5779:5779:5779) (5352:5352:5352))
        (PORT d[9] (1287:1287:1287) (1233:1233:1233))
        (PORT d[10] (1346:1346:1346) (1323:1323:1323))
        (PORT d[11] (1006:1006:1006) (996:996:996))
        (PORT d[12] (1722:1722:1722) (1642:1642:1642))
        (PORT clk (2036:2036:2036) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1657:1657:1657))
        (PORT clk (2036:2036:2036) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2094:2094:2094))
        (PORT d[0] (2360:2360:2360) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (989:989:989))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (989:989:989))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (1824:1824:1824))
        (PORT datab (1296:1296:1296) (1284:1284:1284))
        (PORT datac (1191:1191:1191) (1089:1089:1089))
        (PORT datad (1349:1349:1349) (1320:1320:1320))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1242:1242:1242))
        (PORT datab (1256:1256:1256) (1192:1192:1192))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (1352:1352:1352) (1324:1324:1324))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4116:4116:4116))
        (PORT d[1] (1836:1836:1836) (1796:1796:1796))
        (PORT d[2] (4707:4707:4707) (4351:4351:4351))
        (PORT d[3] (4303:4303:4303) (4013:4013:4013))
        (PORT d[4] (3405:3405:3405) (3387:3387:3387))
        (PORT d[5] (3797:3797:3797) (3487:3487:3487))
        (PORT d[6] (3045:3045:3045) (2896:2896:2896))
        (PORT d[7] (4669:4669:4669) (4293:4293:4293))
        (PORT d[8] (4859:4859:4859) (4484:4484:4484))
        (PORT d[9] (4041:4041:4041) (3854:3854:3854))
        (PORT d[10] (2967:2967:2967) (2976:2976:2976))
        (PORT d[11] (4200:4200:4200) (3883:3883:3883))
        (PORT d[12] (4427:4427:4427) (4280:4280:4280))
        (PORT clk (2036:2036:2036) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2839:2839:2839))
        (PORT clk (2036:2036:2036) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2091:2091:2091))
        (PORT d[0] (3148:3148:3148) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1761:1761:1761))
        (PORT d[1] (1792:1792:1792) (1732:1732:1732))
        (PORT d[2] (1713:1713:1713) (1638:1638:1638))
        (PORT d[3] (1768:1768:1768) (1701:1701:1701))
        (PORT d[4] (4607:4607:4607) (4506:4506:4506))
        (PORT d[5] (4692:4692:4692) (4329:4329:4329))
        (PORT d[6] (2108:2108:2108) (2032:2032:2032))
        (PORT d[7] (1341:1341:1341) (1298:1298:1298))
        (PORT d[8] (5755:5755:5755) (5330:5330:5330))
        (PORT d[9] (1306:1306:1306) (1261:1261:1261))
        (PORT d[10] (1669:1669:1669) (1608:1608:1608))
        (PORT d[11] (1355:1355:1355) (1311:1311:1311))
        (PORT d[12] (1318:1318:1318) (1273:1273:1273))
        (PORT clk (2037:2037:2037) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1651:1651:1651))
        (PORT clk (2037:2037:2037) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2095:2095:2095))
        (PORT d[0] (2368:2368:2368) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1442:1442:1442))
        (PORT datab (949:949:949) (955:955:955))
        (PORT datac (559:559:559) (595:595:595))
        (PORT datad (1247:1247:1247) (1162:1162:1162))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (956:956:956) (965:965:965))
        (PORT datac (883:883:883) (841:841:841))
        (PORT datad (302:302:302) (376:376:376))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3162:3162:3162))
        (PORT d[1] (3409:3409:3409) (3227:3227:3227))
        (PORT d[2] (3365:3365:3365) (3180:3180:3180))
        (PORT d[3] (2934:2934:2934) (2844:2844:2844))
        (PORT d[4] (2475:2475:2475) (2424:2424:2424))
        (PORT d[5] (3206:3206:3206) (3004:3004:3004))
        (PORT d[6] (3298:3298:3298) (3097:3097:3097))
        (PORT d[7] (3237:3237:3237) (3025:3025:3025))
        (PORT d[8] (3135:3135:3135) (2945:2945:2945))
        (PORT d[9] (3205:3205:3205) (3049:3049:3049))
        (PORT d[10] (2829:2829:2829) (2771:2771:2771))
        (PORT d[11] (2815:2815:2815) (2651:2651:2651))
        (PORT d[12] (2822:2822:2822) (2718:2718:2718))
        (PORT clk (2044:2044:2044) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2918:2918:2918))
        (PORT clk (2044:2044:2044) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2098:2098:2098))
        (PORT d[0] (3296:3296:3296) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (992:992:992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (993:993:993))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (993:993:993))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2368:2368:2368))
        (PORT d[1] (2100:2100:2100) (2004:2004:2004))
        (PORT d[2] (2134:2134:2134) (2012:2012:2012))
        (PORT d[3] (1698:1698:1698) (1644:1644:1644))
        (PORT d[4] (2470:2470:2470) (2340:2340:2340))
        (PORT d[5] (3173:3173:3173) (2984:2984:2984))
        (PORT d[6] (1965:1965:1965) (1853:1853:1853))
        (PORT d[7] (1970:1970:1970) (1842:1842:1842))
        (PORT d[8] (2439:2439:2439) (2314:2314:2314))
        (PORT d[9] (2389:2389:2389) (2265:2265:2265))
        (PORT d[10] (2757:2757:2757) (2648:2648:2648))
        (PORT d[11] (2425:2425:2425) (2296:2296:2296))
        (PORT d[12] (2743:2743:2743) (2592:2592:2592))
        (PORT clk (2057:2057:2057) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3722:3722:3722))
        (PORT clk (2057:2057:2057) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2110:2110:2110))
        (PORT d[0] (2718:2718:2718) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1005:1005:1005))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1005:1005:1005))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2274:2274:2274))
        (PORT datab (1619:1619:1619) (1486:1486:1486))
        (PORT datac (1250:1250:1250) (1243:1243:1243))
        (PORT datad (1347:1347:1347) (1318:1318:1318))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (313:313:313))
        (PORT datab (1254:1254:1254) (1189:1189:1189))
        (PORT datac (1234:1234:1234) (1188:1188:1188))
        (PORT datad (1336:1336:1336) (1305:1305:1305))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3148:3148:3148))
        (PORT d[1] (3819:3819:3819) (3603:3603:3603))
        (PORT d[2] (3373:3373:3373) (3187:3187:3187))
        (PORT d[3] (2946:2946:2946) (2827:2827:2827))
        (PORT d[4] (3153:3153:3153) (3014:3014:3014))
        (PORT d[5] (3194:3194:3194) (2994:2994:2994))
        (PORT d[6] (3327:3327:3327) (3126:3126:3126))
        (PORT d[7] (3189:3189:3189) (2982:2982:2982))
        (PORT d[8] (3548:3548:3548) (3344:3344:3344))
        (PORT d[9] (3164:3164:3164) (3010:3010:3010))
        (PORT d[10] (2850:2850:2850) (2794:2794:2794))
        (PORT d[11] (2788:2788:2788) (2626:2626:2626))
        (PORT d[12] (2784:2784:2784) (2673:2673:2673))
        (PORT clk (2045:2045:2045) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2946:2946:2946))
        (PORT clk (2045:2045:2045) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2099:2099:2099))
        (PORT d[0] (3257:3257:3257) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2389:2389:2389))
        (PORT d[1] (2053:2053:2053) (1943:1943:1943))
        (PORT d[2] (2088:2088:2088) (1976:1976:1976))
        (PORT d[3] (1997:1997:1997) (1906:1906:1906))
        (PORT d[4] (2735:2735:2735) (2568:2568:2568))
        (PORT d[5] (3152:3152:3152) (2970:2970:2970))
        (PORT d[6] (1930:1930:1930) (1825:1825:1825))
        (PORT d[7] (2054:2054:2054) (1926:1926:1926))
        (PORT d[8] (2673:2673:2673) (2505:2505:2505))
        (PORT d[9] (2370:2370:2370) (2251:2251:2251))
        (PORT d[10] (2815:2815:2815) (2701:2701:2701))
        (PORT d[11] (2718:2718:2718) (2553:2553:2553))
        (PORT d[12] (2429:2429:2429) (2304:2304:2304))
        (PORT clk (2057:2057:2057) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3274:3274:3274))
        (PORT clk (2057:2057:2057) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2112:2112:2112))
        (PORT d[0] (2704:2704:2704) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (2091:2091:2091))
        (PORT datab (1386:1386:1386) (1363:1363:1363))
        (PORT datac (1252:1252:1252) (1245:1245:1245))
        (PORT datad (2002:2002:2002) (1836:1836:1836))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (466:466:466))
        (PORT datab (1254:1254:1254) (1189:1189:1189))
        (PORT datac (1234:1234:1234) (1189:1189:1189))
        (PORT datad (1338:1338:1338) (1308:1308:1308))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3169:3169:3169))
        (PORT d[1] (3363:3363:3363) (3185:3185:3185))
        (PORT d[2] (3445:3445:3445) (3263:3263:3263))
        (PORT d[3] (2961:2961:2961) (2826:2826:2826))
        (PORT d[4] (2502:2502:2502) (2437:2437:2437))
        (PORT d[5] (3153:3153:3153) (2958:2958:2958))
        (PORT d[6] (3250:3250:3250) (3049:3049:3049))
        (PORT d[7] (2912:2912:2912) (2726:2726:2726))
        (PORT d[8] (3598:3598:3598) (3396:3396:3396))
        (PORT d[9] (3227:3227:3227) (3070:3070:3070))
        (PORT d[10] (2453:2453:2453) (2424:2424:2424))
        (PORT d[11] (3097:3097:3097) (2907:2907:2907))
        (PORT d[12] (2778:2778:2778) (2666:2666:2666))
        (PORT clk (2044:2044:2044) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2801:2801:2801))
        (PORT clk (2044:2044:2044) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2099:2099:2099))
        (PORT d[0] (3281:3281:3281) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3103:3103:3103))
        (PORT d[1] (2533:2533:2533) (2408:2408:2408))
        (PORT d[2] (2584:2584:2584) (2434:2434:2434))
        (PORT d[3] (2462:2462:2462) (2344:2344:2344))
        (PORT d[4] (3310:3310:3310) (3211:3211:3211))
        (PORT d[5] (2325:2325:2325) (2184:2184:2184))
        (PORT d[6] (2414:2414:2414) (2262:2262:2262))
        (PORT d[7] (3230:3230:3230) (3026:3026:3026))
        (PORT d[8] (3992:3992:3992) (3764:3764:3764))
        (PORT d[9] (2438:2438:2438) (2314:2314:2314))
        (PORT d[10] (3331:3331:3331) (3241:3241:3241))
        (PORT d[11] (1991:1991:1991) (1873:1873:1873))
        (PORT d[12] (3626:3626:3626) (3472:3472:3472))
        (PORT clk (2043:2043:2043) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3427:3427:3427))
        (PORT clk (2043:2043:2043) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2098:2098:2098))
        (PORT d[0] (3747:3747:3747) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (966:966:966) (992:992:992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (993:993:993))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (993:993:993))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2424:2424:2424) (2237:2237:2237))
        (PORT datab (1388:1388:1388) (1365:1365:1365))
        (PORT datac (1252:1252:1252) (1244:1244:1244))
        (PORT datad (1586:1586:1586) (1457:1457:1457))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (987:987:987))
        (PORT datab (2029:2029:2029) (1894:1894:1894))
        (PORT datac (931:931:931) (929:929:929))
        (PORT datad (891:891:891) (839:839:839))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (569:569:569))
        (PORT datab (285:285:285) (316:316:316))
        (PORT datac (1196:1196:1196) (1121:1121:1121))
        (PORT datad (292:292:292) (320:320:320))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|pix_back_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1661:1661:1661))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1645:1645:1645) (1637:1637:1637))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (467:467:467))
        (PORT datab (1256:1256:1256) (1192:1192:1192))
        (PORT datac (1229:1229:1229) (1180:1180:1180))
        (PORT datad (1350:1350:1350) (1321:1321:1321))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2364:2364:2364))
        (PORT d[1] (2086:2086:2086) (1995:1995:1995))
        (PORT d[2] (2532:2532:2532) (2383:2383:2383))
        (PORT d[3] (2070:2070:2070) (1985:1985:1985))
        (PORT d[4] (3699:3699:3699) (3565:3565:3565))
        (PORT d[5] (2779:2779:2779) (2619:2619:2619))
        (PORT d[6] (2366:2366:2366) (2219:2219:2219))
        (PORT d[7] (2075:2075:2075) (1940:1940:1940))
        (PORT d[8] (1980:1980:1980) (1865:1865:1865))
        (PORT d[9] (2037:2037:2037) (1929:1929:1929))
        (PORT d[10] (3291:3291:3291) (3205:3205:3205))
        (PORT d[11] (1970:1970:1970) (1866:1866:1866))
        (PORT d[12] (3637:3637:3637) (3480:3480:3480))
        (PORT clk (2050:2050:2050) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3392:3392:3392))
        (PORT clk (2050:2050:2050) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2102:2102:2102))
        (PORT d[0] (3753:3753:3753) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4474:4474:4474))
        (PORT d[1] (1048:1048:1048) (1054:1054:1054))
        (PORT d[2] (5135:5135:5135) (4747:4747:4747))
        (PORT d[3] (4700:4700:4700) (4379:4379:4379))
        (PORT d[4] (3799:3799:3799) (3756:3756:3756))
        (PORT d[5] (4289:4289:4289) (3950:3950:3950))
        (PORT d[6] (1341:1341:1341) (1319:1319:1319))
        (PORT d[7] (1461:1461:1461) (1425:1425:1425))
        (PORT d[8] (5357:5357:5357) (4957:4957:4957))
        (PORT d[9] (4441:4441:4441) (4225:4225:4225))
        (PORT d[10] (1769:1769:1769) (1714:1714:1714))
        (PORT d[11] (4612:4612:4612) (4268:4268:4268))
        (PORT d[12] (4831:4831:4831) (4659:4659:4659))
        (PORT clk (2032:2032:2032) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1589:1589:1589))
        (PORT clk (2032:2032:2032) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2086:2086:2086))
        (PORT d[0] (2389:2389:2389) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (980:980:980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1159:1159:1159))
        (PORT datab (1298:1298:1298) (1286:1286:1286))
        (PORT datac (995:995:995) (896:896:896))
        (PORT datad (1343:1343:1343) (1313:1313:1313))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1227:1227:1227))
        (PORT datab (1255:1255:1255) (1190:1190:1190))
        (PORT datac (738:738:738) (663:663:663))
        (PORT datad (1343:1343:1343) (1312:1312:1312))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (492:492:492))
        (PORT datab (286:286:286) (317:317:317))
        (PORT datac (1189:1189:1189) (1113:1113:1113))
        (PORT datad (286:286:286) (323:323:323))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|pix_back_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1661:1661:1661))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1645:1645:1645) (1637:1637:1637))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (4384:4384:4384))
        (PORT d[1] (2260:2260:2260) (2205:2205:2205))
        (PORT d[2] (3533:3533:3533) (3270:3270:3270))
        (PORT d[3] (3808:3808:3808) (3534:3534:3534))
        (PORT d[4] (2962:2962:2962) (2963:2963:2963))
        (PORT d[5] (3793:3793:3793) (3503:3503:3503))
        (PORT d[6] (2621:2621:2621) (2492:2492:2492))
        (PORT d[7] (4253:4253:4253) (3904:3904:3904))
        (PORT d[8] (4420:4420:4420) (4067:4067:4067))
        (PORT d[9] (3603:3603:3603) (3438:3438:3438))
        (PORT d[10] (2857:2857:2857) (2859:2859:2859))
        (PORT d[11] (3772:3772:3772) (3478:3478:3478))
        (PORT d[12] (3992:3992:3992) (3865:3865:3865))
        (PORT clk (2027:2027:2027) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2427:2427:2427))
        (PORT clk (2027:2027:2027) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2082:2082:2082))
        (PORT d[0] (2757:2757:2757) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (950:950:950) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (977:977:977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (977:977:977))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (977:977:977))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4321:4321:4321) (4080:4080:4080))
        (PORT d[1] (1831:1831:1831) (1774:1774:1774))
        (PORT d[2] (4707:4707:4707) (4351:4351:4351))
        (PORT d[3] (4657:4657:4657) (4340:4340:4340))
        (PORT d[4] (3824:3824:3824) (3776:3776:3776))
        (PORT d[5] (3811:3811:3811) (3503:3503:3503))
        (PORT d[6] (3428:3428:3428) (3252:3252:3252))
        (PORT d[7] (4713:4713:4713) (4339:4339:4339))
        (PORT d[8] (4874:4874:4874) (4501:4501:4501))
        (PORT d[9] (2141:2141:2141) (2020:2020:2020))
        (PORT d[10] (2937:2937:2937) (2947:2947:2947))
        (PORT d[11] (4174:4174:4174) (3862:3862:3862))
        (PORT d[12] (4473:4473:4473) (4327:4327:4327))
        (PORT clk (2032:2032:2032) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2880:2880:2880))
        (PORT clk (2032:2032:2032) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2090:2090:2090))
        (PORT d[0] (3208:3208:3208) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (984:984:984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1780:1780:1780))
        (PORT datab (398:398:398) (494:494:494))
        (PORT datac (1224:1224:1224) (1165:1165:1165))
        (PORT datad (935:935:935) (875:875:875))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (957:957:957))
        (PORT datab (277:277:277) (303:303:303))
        (PORT datac (1450:1450:1450) (1311:1311:1311))
        (PORT datad (364:364:364) (457:457:457))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2420:2420:2420))
        (PORT d[1] (2465:2465:2465) (2306:2306:2306))
        (PORT d[2] (2048:2048:2048) (1944:1944:1944))
        (PORT d[3] (2031:2031:2031) (1950:1950:1950))
        (PORT d[4] (2460:2460:2460) (2351:2351:2351))
        (PORT d[5] (3192:3192:3192) (3006:3006:3006))
        (PORT d[6] (1969:1969:1969) (1853:1853:1853))
        (PORT d[7] (2049:2049:2049) (1921:1921:1921))
        (PORT d[8] (2417:2417:2417) (2294:2294:2294))
        (PORT d[9] (2410:2410:2410) (2289:2289:2289))
        (PORT d[10] (2850:2850:2850) (2732:2732:2732))
        (PORT d[11] (2756:2756:2756) (2579:2579:2579))
        (PORT d[12] (2419:2419:2419) (2296:2296:2296))
        (PORT clk (2057:2057:2057) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3701:3701:3701))
        (PORT clk (2057:2057:2057) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2112:2112:2112))
        (PORT d[0] (2703:2703:2703) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2695:2695:2695))
        (PORT d[1] (3442:3442:3442) (3256:3256:3256))
        (PORT d[2] (2546:2546:2546) (2417:2417:2417))
        (PORT d[3] (2482:2482:2482) (2384:2384:2384))
        (PORT d[4] (2491:2491:2491) (2440:2440:2440))
        (PORT d[5] (2343:2343:2343) (2209:2209:2209))
        (PORT d[6] (2833:2833:2833) (2653:2653:2653))
        (PORT d[7] (2462:2462:2462) (2300:2300:2300))
        (PORT d[8] (4031:4031:4031) (3801:3801:3801))
        (PORT d[9] (2408:2408:2408) (2288:2288:2288))
        (PORT d[10] (3283:3283:3283) (3197:3197:3197))
        (PORT d[11] (3578:3578:3578) (3348:3348:3348))
        (PORT d[12] (3629:3629:3629) (3471:3471:3471))
        (PORT clk (2044:2044:2044) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3691:3691:3691))
        (PORT clk (2044:2044:2044) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2101:2101:2101))
        (PORT d[0] (3296:3296:3296) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (1881:1881:1881))
        (PORT datab (1585:1585:1585) (1459:1459:1459))
        (PORT datac (1253:1253:1253) (1245:1245:1245))
        (PORT datad (1337:1337:1337) (1306:1306:1306))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (467:467:467))
        (PORT datab (1254:1254:1254) (1190:1190:1190))
        (PORT datac (1229:1229:1229) (1179:1179:1179))
        (PORT datad (1341:1341:1341) (1310:1310:1310))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3108:3108:3108))
        (PORT d[1] (3861:3861:3861) (3636:3636:3636))
        (PORT d[2] (2074:2074:2074) (1978:1978:1978))
        (PORT d[3] (2100:2100:2100) (2016:2016:2016))
        (PORT d[4] (2023:2023:2023) (1942:1942:1942))
        (PORT d[5] (2786:2786:2786) (2628:2628:2628))
        (PORT d[6] (1943:1943:1943) (1839:1839:1839))
        (PORT d[7] (2000:2000:2000) (1876:1876:1876))
        (PORT d[8] (1994:1994:1994) (1886:1886:1886))
        (PORT d[9] (1947:1947:1947) (1848:1848:1848))
        (PORT d[10] (1597:1597:1597) (1511:1511:1511))
        (PORT d[11] (2404:2404:2404) (2271:2271:2271))
        (PORT d[12] (3591:3591:3591) (3436:3436:3436))
        (PORT clk (2052:2052:2052) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3307:3307:3307))
        (PORT clk (2052:2052:2052) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2107:2107:2107))
        (PORT d[0] (3720:3720:3720) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (1001:1001:1001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (1002:1002:1002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (1002:1002:1002))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (1002:1002:1002))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4720:4720:4720) (4445:4445:4445))
        (PORT d[1] (1790:1790:1790) (1743:1743:1743))
        (PORT d[2] (4709:4709:4709) (4348:4348:4348))
        (PORT d[3] (4658:4658:4658) (4341:4341:4341))
        (PORT d[4] (3799:3799:3799) (3752:3752:3752))
        (PORT d[5] (3818:3818:3818) (3511:3511:3511))
        (PORT d[6] (3434:3434:3434) (3258:3258:3258))
        (PORT d[7] (4688:4688:4688) (4315:4315:4315))
        (PORT d[8] (4883:4883:4883) (4510:4510:4510))
        (PORT d[9] (2094:2094:2094) (1977:1977:1977))
        (PORT d[10] (3387:3387:3387) (3365:3365:3365))
        (PORT d[11] (4222:4222:4222) (3908:3908:3908))
        (PORT d[12] (4450:4450:4450) (4306:4306:4306))
        (PORT clk (2031:2031:2031) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2847:2847:2847))
        (PORT clk (2031:2031:2031) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
        (PORT d[0] (2396:2396:2396) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (984:984:984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1435:1435:1435))
        (PORT datab (1268:1268:1268) (1206:1206:1206))
        (PORT datac (897:897:897) (842:842:842))
        (PORT datad (362:362:362) (455:455:455))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (959:959:959))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (1448:1448:1448) (1309:1309:1309))
        (PORT datad (360:360:360) (453:453:453))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (989:989:989))
        (PORT datab (1243:1243:1243) (1166:1166:1166))
        (PORT datac (511:511:511) (496:496:496))
        (PORT datad (860:860:860) (821:821:821))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (569:569:569))
        (PORT datab (279:279:279) (305:305:305))
        (PORT datac (234:234:234) (260:260:260))
        (PORT datad (293:293:293) (321:321:321))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|pix_back_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1661:1661:1661))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1645:1645:1645) (1637:1637:1637))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3721:3721:3721))
        (PORT d[1] (2281:2281:2281) (2195:2195:2195))
        (PORT d[2] (4265:4265:4265) (3934:3934:3934))
        (PORT d[3] (3850:3850:3850) (3578:3578:3578))
        (PORT d[4] (3341:3341:3341) (3319:3319:3319))
        (PORT d[5] (3816:3816:3816) (3525:3525:3525))
        (PORT d[6] (3016:3016:3016) (2863:2863:2863))
        (PORT d[7] (4301:4301:4301) (3955:3955:3955))
        (PORT d[8] (4439:4439:4439) (4088:4088:4088))
        (PORT d[9] (3978:3978:3978) (3788:3788:3788))
        (PORT d[10] (2807:2807:2807) (2791:2791:2791))
        (PORT d[11] (3750:3750:3750) (3459:3459:3459))
        (PORT d[12] (4040:4040:4040) (3916:3916:3916))
        (PORT clk (2024:2024:2024) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2389:2389:2389))
        (PORT clk (2024:2024:2024) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2082:2082:2082))
        (PORT d[0] (3120:3120:3120) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (977:977:977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (977:977:977))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (977:977:977))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1329:1329:1329))
        (PORT d[1] (1048:1048:1048) (1053:1053:1053))
        (PORT d[2] (1400:1400:1400) (1365:1365:1365))
        (PORT d[3] (1459:1459:1459) (1415:1415:1415))
        (PORT d[4] (4228:4228:4228) (4153:4153:4153))
        (PORT d[5] (4287:4287:4287) (3951:3951:3951))
        (PORT d[6] (1728:1728:1728) (1680:1680:1680))
        (PORT d[7] (1460:1460:1460) (1424:1424:1424))
        (PORT d[8] (5375:5375:5375) (4974:4974:4974))
        (PORT d[9] (4815:4815:4815) (4568:4568:4568))
        (PORT d[10] (1723:1723:1723) (1671:1671:1671))
        (PORT d[11] (4618:4618:4618) (4275:4275:4275))
        (PORT d[12] (4832:4832:4832) (4660:4660:4660))
        (PORT clk (2032:2032:2032) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1209:1209:1209))
        (PORT clk (2032:2032:2032) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2090:2090:2090))
        (PORT d[0] (2375:2375:2375) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (984:984:984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (956:956:956) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1520:1520:1520))
        (PORT datab (403:403:403) (499:499:499))
        (PORT datac (1227:1227:1227) (1169:1169:1169))
        (PORT datad (476:476:476) (448:448:448))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (923:923:923))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (1448:1448:1448) (1310:1310:1310))
        (PORT datad (361:361:361) (454:454:454))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (1990:1990:1990))
        (PORT d[1] (2110:2110:2110) (2017:2017:2017))
        (PORT d[2] (2135:2135:2135) (2035:2035:2035))
        (PORT d[3] (2032:2032:2032) (1949:1949:1949))
        (PORT d[4] (2019:2019:2019) (1936:1936:1936))
        (PORT d[5] (2746:2746:2746) (2591:2591:2591))
        (PORT d[6] (2021:2021:2021) (1907:1907:1907))
        (PORT d[7] (2072:2072:2072) (1936:1936:1936))
        (PORT d[8] (2353:2353:2353) (2227:2227:2227))
        (PORT d[9] (1956:1956:1956) (1862:1862:1862))
        (PORT d[10] (2408:2408:2408) (2315:2315:2315))
        (PORT d[11] (2378:2378:2378) (2249:2249:2249))
        (PORT d[12] (2021:2021:2021) (1916:1916:1916))
        (PORT clk (2055:2055:2055) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3722:3722:3722))
        (PORT clk (2055:2055:2055) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2108:2108:2108))
        (PORT d[0] (2615:2615:2615) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (1002:1002:1002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (1003:1003:1003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (1003:1003:1003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4079:4079:4079))
        (PORT d[1] (2225:2225:2225) (2165:2165:2165))
        (PORT d[2] (4328:4328:4328) (3995:3995:3995))
        (PORT d[3] (4225:4225:4225) (3934:3934:3934))
        (PORT d[4] (3739:3739:3739) (3687:3687:3687))
        (PORT d[5] (3803:3803:3803) (3510:3510:3510))
        (PORT d[6] (3033:3033:3033) (2883:2883:2883))
        (PORT d[7] (4278:4278:4278) (3933:3933:3933))
        (PORT d[8] (4447:4447:4447) (4097:4097:4097))
        (PORT d[9] (4067:4067:4067) (3882:3882:3882))
        (PORT d[10] (2903:2903:2903) (2909:2909:2909))
        (PORT d[11] (3797:3797:3797) (3507:3507:3507))
        (PORT d[12] (4017:4017:4017) (3894:3894:3894))
        (PORT clk (2024:2024:2024) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2438:2438:2438))
        (PORT clk (2024:2024:2024) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2082:2082:2082))
        (PORT d[0] (3137:3137:3137) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (977:977:977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (977:977:977))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (977:977:977))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (645:645:645))
        (PORT datab (955:955:955) (963:963:963))
        (PORT datac (1447:1447:1447) (1306:1306:1306))
        (PORT datad (1597:1597:1597) (1471:1471:1471))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (482:482:482))
        (PORT datab (328:328:328) (367:367:367))
        (PORT datac (1191:1191:1191) (1115:1115:1115))
        (PORT datad (736:736:736) (681:681:681))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (304:304:304) (328:328:328))
        (PORT datac (514:514:514) (522:522:522))
        (PORT datad (292:292:292) (320:320:320))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (508:508:508))
        (PORT datab (541:541:541) (509:509:509))
        (PORT datad (499:499:499) (487:487:487))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|pix_back_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1638:1638:1638))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (889:889:889))
        (PORT datab (956:956:956) (965:965:965))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (301:301:301) (374:374:374))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic_inst\|pix_back_data\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (481:481:481))
        (PORT datab (540:540:540) (508:508:508))
        (PORT datad (500:500:500) (488:488:488))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic_inst\|pix_back_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1662:1662:1662))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1644:1644:1644) (1638:1638:1638))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1620:1620:1620))
        (PORT d[1] (1655:1655:1655) (1577:1577:1577))
        (PORT d[2] (1684:1684:1684) (1621:1621:1621))
        (PORT d[3] (2026:2026:2026) (1936:1936:1936))
        (PORT d[4] (2434:2434:2434) (2324:2324:2324))
        (PORT d[5] (3186:3186:3186) (2999:2999:2999))
        (PORT d[6] (1673:1673:1673) (1608:1608:1608))
        (PORT d[7] (1667:1667:1667) (1590:1590:1590))
        (PORT d[8] (2407:2407:2407) (2284:2284:2284))
        (PORT d[9] (2403:2403:2403) (2281:2281:2281))
        (PORT d[10] (2839:2839:2839) (2719:2719:2719))
        (PORT d[11] (2386:2386:2386) (2258:2258:2258))
        (PORT d[12] (2452:2452:2452) (2326:2326:2326))
        (PORT clk (2056:2056:2056) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3748:3748:3748))
        (PORT clk (2056:2056:2056) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2111:2111:2111))
        (PORT d[0] (2696:2696:2696) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (979:979:979) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3093:3093:3093))
        (PORT d[1] (2981:2981:2981) (2829:2829:2829))
        (PORT d[2] (3807:3807:3807) (3599:3599:3599))
        (PORT d[3] (2911:2911:2911) (2794:2794:2794))
        (PORT d[4] (2824:2824:2824) (2757:2757:2757))
        (PORT d[5] (3608:3608:3608) (3377:3377:3377))
        (PORT d[6] (3267:3267:3267) (3064:3064:3064))
        (PORT d[7] (2869:2869:2869) (2684:2684:2684))
        (PORT d[8] (3606:3606:3606) (3406:3406:3406))
        (PORT d[9] (2837:2837:2837) (2688:2688:2688))
        (PORT d[10] (3301:3301:3301) (3220:3220:3220))
        (PORT d[11] (3106:3106:3106) (2915:2915:2915))
        (PORT d[12] (2448:2448:2448) (2359:2359:2359))
        (PORT clk (2044:2044:2044) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2939:2939:2939))
        (PORT clk (2044:2044:2044) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2099:2099:2099))
        (PORT d[0] (3142:3142:3142) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1521:1521:1521))
        (PORT datab (1400:1400:1400) (1379:1379:1379))
        (PORT datac (1249:1249:1249) (1241:1241:1241))
        (PORT datad (1971:1971:1971) (1824:1824:1824))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1222:1222:1222))
        (PORT datab (1255:1255:1255) (1191:1191:1191))
        (PORT datac (483:483:483) (459:459:459))
        (PORT datad (1348:1348:1348) (1319:1319:1319))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4443:4443:4443))
        (PORT d[1] (1898:1898:1898) (1865:1865:1865))
        (PORT d[2] (4695:4695:4695) (4339:4339:4339))
        (PORT d[3] (4239:4239:4239) (3950:3950:3950))
        (PORT d[4] (3373:3373:3373) (3356:3356:3356))
        (PORT d[5] (3501:3501:3501) (3230:3230:3230))
        (PORT d[6] (3044:3044:3044) (2895:2895:2895))
        (PORT d[7] (4242:4242:4242) (3898:3898:3898))
        (PORT d[8] (4452:4452:4452) (4103:4103:4103))
        (PORT d[9] (4040:4040:4040) (3853:3853:3853))
        (PORT d[10] (2927:2927:2927) (2936:2936:2936))
        (PORT d[11] (3801:3801:3801) (3512:3512:3512))
        (PORT d[12] (4021:4021:4021) (3899:3899:3899))
        (PORT clk (2036:2036:2036) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2825:2825:2825))
        (PORT clk (2036:2036:2036) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2091:2091:2091))
        (PORT d[0] (3147:3147:3147) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1708:1708:1708))
        (PORT d[1] (1060:1060:1060) (1061:1061:1061))
        (PORT d[2] (1380:1380:1380) (1344:1344:1344))
        (PORT d[3] (1749:1749:1749) (1680:1680:1680))
        (PORT d[4] (4236:4236:4236) (4162:4162:4162))
        (PORT d[5] (4642:4642:4642) (4277:4277:4277))
        (PORT d[6] (1749:1749:1749) (1704:1704:1704))
        (PORT d[7] (1429:1429:1429) (1394:1394:1394))
        (PORT d[8] (5774:5774:5774) (5344:5344:5344))
        (PORT d[9] (4853:4853:4853) (4606:4606:4606))
        (PORT d[10] (1372:1372:1372) (1341:1341:1341))
        (PORT d[11] (1329:1329:1329) (1272:1272:1272))
        (PORT d[12] (1768:1768:1768) (1683:1683:1683))
        (PORT clk (2038:2038:2038) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1649:1649:1649))
        (PORT clk (2038:2038:2038) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2093:2093:2093))
        (PORT d[0] (2346:2346:2346) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (988:988:988))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (988:988:988))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1738:1738:1738))
        (PORT datab (948:948:948) (954:954:954))
        (PORT datac (559:559:559) (595:595:595))
        (PORT datad (876:876:876) (815:815:815))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (889:889:889))
        (PORT datab (957:957:957) (966:966:966))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (301:301:301) (374:374:374))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2752:2752:2752))
        (PORT d[1] (2954:2954:2954) (2799:2799:2799))
        (PORT d[2] (2996:2996:2996) (2830:2830:2830))
        (PORT d[3] (2553:2553:2553) (2455:2455:2455))
        (PORT d[4] (2854:2854:2854) (2790:2790:2790))
        (PORT d[5] (3677:3677:3677) (3446:3446:3446))
        (PORT d[6] (2816:2816:2816) (2639:2639:2639))
        (PORT d[7] (2389:2389:2389) (2240:2240:2240))
        (PORT d[8] (4024:4024:4024) (3794:3794:3794))
        (PORT d[9] (2398:2398:2398) (2282:2282:2282))
        (PORT d[10] (2861:2861:2861) (2808:2808:2808))
        (PORT d[11] (3607:3607:3607) (3378:3378:3378))
        (PORT d[12] (3200:3200:3200) (3075:3075:3075))
        (PORT clk (2045:2045:2045) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2971:2971:2971))
        (PORT clk (2045:2045:2045) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2101:2101:2101))
        (PORT d[0] (3364:3364:3364) (3152:3152:3152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2766:2766:2766))
        (PORT d[1] (3811:3811:3811) (3598:3598:3598))
        (PORT d[2] (3861:3861:3861) (3654:3654:3654))
        (PORT d[3] (2936:2936:2936) (2804:2804:2804))
        (PORT d[4] (3283:3283:3283) (3185:3185:3185))
        (PORT d[5] (2814:2814:2814) (2639:2639:2639))
        (PORT d[6] (2865:2865:2865) (2687:2687:2687))
        (PORT d[7] (2864:2864:2864) (2688:2688:2688))
        (PORT d[8] (3572:3572:3572) (3368:3368:3368))
        (PORT d[9] (2752:2752:2752) (2620:2620:2620))
        (PORT d[10] (3312:3312:3312) (3231:3231:3231))
        (PORT d[11] (2404:2404:2404) (2254:2254:2254))
        (PORT d[12] (3180:3180:3180) (3053:3053:3053))
        (PORT clk (2048:2048:2048) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2996:2996:2996))
        (PORT clk (2048:2048:2048) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2101:2101:2101))
        (PORT d[0] (3275:3275:3275) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (971:971:971) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (972:972:972) (996:996:996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1551:1551:1551))
        (PORT datab (1398:1398:1398) (1377:1377:1377))
        (PORT datac (1249:1249:1249) (1242:1242:1242))
        (PORT datad (2475:2475:2475) (2324:2324:2324))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1223:1223:1223))
        (PORT datab (1255:1255:1255) (1191:1191:1191))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (1346:1346:1346) (1317:1317:1317))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1414:1414:1414))
        (PORT d[1] (1458:1458:1458) (1427:1427:1427))
        (PORT d[2] (1428:1428:1428) (1390:1390:1390))
        (PORT d[3] (1413:1413:1413) (1354:1354:1354))
        (PORT d[4] (4204:4204:4204) (4131:4131:4131))
        (PORT d[5] (4298:4298:4298) (3959:3959:3959))
        (PORT d[6] (1742:1742:1742) (1696:1696:1696))
        (PORT d[7] (1782:1782:1782) (1721:1721:1721))
        (PORT d[8] (5336:5336:5336) (4937:4937:4937))
        (PORT d[9] (4852:4852:4852) (4605:4605:4605))
        (PORT d[10] (1741:1741:1741) (1688:1688:1688))
        (PORT d[11] (4619:4619:4619) (4276:4276:4276))
        (PORT d[12] (4864:4864:4864) (4687:4687:4687))
        (PORT clk (2037:2037:2037) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2030:2030:2030))
        (PORT clk (2037:2037:2037) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2092:2092:2092))
        (PORT d[0] (1920:1920:1920) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (987:987:987))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (987:987:987))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1762:1762:1762))
        (PORT d[1] (1858:1858:1858) (1795:1795:1795))
        (PORT d[2] (1684:1684:1684) (1608:1608:1608))
        (PORT d[3] (1734:1734:1734) (1670:1670:1670))
        (PORT d[4] (4581:4581:4581) (4481:4481:4481))
        (PORT d[5] (4693:4693:4693) (4330:4330:4330))
        (PORT d[6] (2113:2113:2113) (2037:2037:2037))
        (PORT d[7] (1376:1376:1376) (1333:1333:1333))
        (PORT d[8] (5756:5756:5756) (5330:5330:5330))
        (PORT d[9] (1320:1320:1320) (1272:1272:1272))
        (PORT d[10] (1673:1673:1673) (1612:1612:1612))
        (PORT d[11] (1325:1325:1325) (1285:1285:1285))
        (PORT d[12] (1308:1308:1308) (1265:1265:1265))
        (PORT clk (2037:2037:2037) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1607:1607:1607))
        (PORT clk (2037:2037:2037) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2095:2095:2095))
        (PORT d[0] (2369:2369:2369) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (745:745:745))
        (PORT datab (950:950:950) (956:956:956))
        (PORT datad (851:851:851) (800:800:800))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl_inst\|rgb\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (887:887:887))
        (PORT datab (952:952:952) (960:960:960))
        (PORT datac (319:319:319) (397:397:397))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
)
