// Seed: 725296121
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  always @(id_1 or posedge id_1) id_2 <= id_1;
  assign id_3 = 1'b0;
  assign id_3 = 1;
  logic id_3;
endmodule
