<?xml version="1.0" encoding="UTF-8"?>
<module id="SRIO_PKTDMA_RX_FLO" HW_revision="" XML_version="1" description="">
  <!-- csl_gccp2_cfgregs -->
  <register id="RX_FLOW_CONFIG_REG_A" offset="0x00000" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_dest_qnum" width="12" begin="11" end="0" description="Rx destination queue" rwaccess="W" />
    <bitfield id="rx_dest_qmgr" width="2" begin="13" end="12" description="Rx destination queue manager" rwaccess="W" />
    <bitfield id="rx_sop_offset" width="9" begin="24" end="16" description="Rx start of packet offset" rwaccess="W" />
    <bitfield id="rx_ps_location" width="1" begin="25" end="25" description="Rx protocol specific location" rwaccess="W" />
    <bitfield id="rx_desc_type" width="2" begin="27" end="26" description="Rx descriptor type" rwaccess="W" />
    <bitfield id="rx_error_handling" width="1" begin="28" end="28" description="Rx error handling mode" rwaccess="W" />
    <bitfield id="rx_psinfo_present" width="1" begin="29" end="29" description="Rx protocol specific words present" rwaccess="W" />
    <bitfield id="rx_einfo_present" width="1" begin="30" end="30" description="Rx extended packet info block present" rwaccess="W" />
  </register>
  <register id="RX_FLOW_CONFIG_REG_B" offset="0x00004" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_dest_tag_lo" width="8" begin="7" end="0" description="Rx destination tag low byte constant value" rwaccess="R" />
    <bitfield id="rx_dest_tag_hi" width="8" begin="15" end="8" description="Rx destination tag high byte constant value" rwaccess="R" />
    <bitfield id="rx_src_tag_lo" width="8" begin="23" end="16" description="Rx source tag low byte constant value" rwaccess="R" />
    <bitfield id="rx_src_tag_hi" width="8" begin="31" end="24" description="Rx source tag high byte constant value" rwaccess="R" />
  </register>
  <register id="RX_FLOW_CONFIG_REG_C" offset="0x00008" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_size_thresh_en" width="4" begin="3" end="0" description="Rx packet sized based free buffer queue enables" rwaccess="W" />
    <bitfield id="rx_dest_tag_lo_sel" width="3" begin="18" end="16" description="Rx destination tag low byte selector" rwaccess="W" />
    <bitfield id="rx_dest_tag_hi_sel" width="3" begin="22" end="20" description="Rx destination tag high byte selector" rwaccess="W" />
    <bitfield id="rx_src_tag_lo_sel" width="3" begin="26" end="24" description="Rx source tag low byte selector" rwaccess="W" />
    <bitfield id="rx_src_tag_hi_sel" width="3" begin="30" end="28" description="Rx source tag high byte selector" rwaccess="W" />
  </register>
  <register id="RX_FLOW_CONFIG_REG_D" offset="0x0000c" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_fdq1_qnum" width="12" begin="11" end="0" description="Rx free descriptor 1 queue index" rwaccess="W" />
    <bitfield id="rx_fdq1_qmgr" width="2" begin="13" end="12" description="Rx free descriptor 1 queue manager index" rwaccess="W" />
    <bitfield id="rx_fdq0_sz0_qnum" width="12" begin="27" end="16" description="Rx free descriptor 0 queue index" rwaccess="W" />
    <bitfield id="rx_fdq0_sz0_qmgr" width="2" begin="29" end="28" description="Rx free descriptor 0 queue manager index" rwaccess="W" />
  </register>
  <register id="RX_FLOW_CONFIG_REG_E" offset="0x00010" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_fdq3_qnum" width="12" begin="11" end="0" description="Rx free descriptor 3 queue index" rwaccess="W" />
    <bitfield id="rx_fdq3_qmgr" width="2" begin="13" end="12" description="Rx free descriptor 3 queue manager index" rwaccess="W" />
    <bitfield id="rx_fdq2_qnum" width="12" begin="27" end="16" description="Rx free descriptor 2 queue index" rwaccess="W" />
    <bitfield id="rx_fdq2_qmgr" width="2" begin="29" end="28" description="Rx free descriptor 2 queue manager index" rwaccess="W" />
  </register>
  <register id="RX_FLOW_CONFIG_REG_F" offset="0x00014" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_size_thresh1" width="16" begin="15" end="0" description="Rx packet size threshold 1" rwaccess="W" />
    <bitfield id="rx_size_thresh0" width="16" begin="31" end="16" description="Rx packet size threshold 0" rwaccess="W" />
  </register>
  <register id="RX_FLOW_CONFIG_REG_G" offset="0x00018" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_fdq0_sz1_qnum" width="12" begin="11" end="0" description="Rx free descriptor 0 queue index" rwaccess="W" />
    <bitfield id="rx_fdq0_sz1_qmgr" width="2" begin="13" end="12" description="Rx free descriptor 0 queue manager index" rwaccess="W" />
    <bitfield id="rx_size_thresh2" width="16" begin="31" end="16" description="Rx packet size threshold 2" rwaccess="W" />
  </register>
  <register id="RX_FLOW_CONFIG_REG_H" offset="0x0001c" width="32" description="(1 of 129, stride 32)">
    <bitfield id="rx_fdq0_sz3_qnum" width="12" begin="11" end="0" description="Rx free descriptor 0 queue index" rwaccess="W" />
    <bitfield id="rx_fdq0_sz3_qmgr" width="2" begin="13" end="12" description="Rx free descriptor 0 queue manager index" rwaccess="W" />
    <bitfield id="rx_fdq0_sz2_qnum" width="12" begin="27" end="16" description="Rx free descriptor 0 queue index" rwaccess="W" />
    <bitfield id="rx_fdq0_sz2_qmgr" width="2" begin="29" end="28" description="Rx free descriptor 0 queue manager index" rwaccess="W" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
