QuestaSim-64 vlog 10.3c Compiler 2014.07 Jul 18 2014
Start time: 10:10:03 on Sep 09,2015
vlog -timescale 10ps/1ps "+notimingchecks" -64 -suppress 2240 -suppress 2181 -suppress 2239 -sv "+libext+_ncverilog.v+.v+.sv" -l compile.log "+incdir+../../smtdv_common" "+incdir+../" "+incdir+../test" "+incdir+../seq" "+incdir+../v" "+incdir+./" "+incdir+../../../dpi/sqlite3" "+incdir+../../../dpi/stl" ../../smtdv_common/smtdv_common_pkg.sv ../../../dpi/sqlite3/smtdv_sqlite3_pkg.sv ../../../dpi/stl/smtdv_stl_pkg.sv ../ahb_pkg.sv ../test/ahb_top.sv -sv ../v/dut_ahb_1m1s.v 
-- Compiling package smtdv_common_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) Using implicit +incdir+/stec/apps/mentor/questa_sim_10.3c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling interface smtdv_gen_rst_if
-- Compiling package smtdv_sqlite3_pkg
-- Compiling package smtdv_stl_pkg
-- Compiling package ahb_pkg
-- Importing package smtdv_common_pkg
-- Importing package smtdv_sqlite3_pkg
-- Importing package smtdv_stl_pkg
** Warning: ** while parsing file included at ../ahb_pkg.sv(33)
** while parsing file included at ..//seq/ahb_slave_seqs_lib.sv(5)
** at ../seq/ahb_slave_seqs.sv(49): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
-- Compiling interface ahb_if
-- Compiling package ahb_pkg_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling interface ahb_if
** Warning: ** while parsing file included at ../test/ahb_top.sv(5)
** while parsing file included at ..//ahb_if_harness.sv(8)
** at ..//ahb_if.sv(11): (vlog-2275) 'ahb_if' already exists and will be overwritten.
-- Compiling interface ahb_if
-- Compiling interface ahb_master_if_harness
-- Compiling interface ahb_slave_if_harness
** Warning: ../seq/ahb_slave_seqs.sv(49): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
** Error: ** while parsing file included at ../test/ahb_top.sv(18)
** while parsing file included at ..//./test/ahb_test_list.sv(11)
** while parsing macro expansion: 'uvm_component_utils' starting at ../test/ahb_unlock_incr_test.sv(7)
** at ../test/ahb_unlock_incr_test.sv(7): (vlog-2163) Macro `AHB_UNLOCK_INCR_TEST is undefined.
** Error: ** while parsing file included at ../test/ahb_top.sv(18)
** while parsing file included at ..//./test/ahb_test_list.sv(11)
** while parsing macro expansion: 'uvm_component_utils' starting at ../test/ahb_unlock_incr_test.sv(7)
** at ../test/ahb_unlock_incr_test.sv(7): near ",": syntax error, unexpected type name found where an identifier was expected. The type 'uvm_component_registry' is defined at verilog_src/uvm-1.1d/src/base/uvm_registry.svh(51).
** Error: ** while parsing file included at ../test/ahb_top.sv(18)
** while parsing file included at ..//./test/ahb_test_list.sv(12)
** while parsing macro expansion: 'uvm_component_utils' starting at ../test/ahb_unlock_wrap_test.sv(7)
** at ../test/ahb_unlock_wrap_test.sv(7): (vlog-2163) Macro `AHB_UNLOCK_WRAP_TEST is undefined.
** Error: ** while parsing file included at ../test/ahb_top.sv(18)
** while parsing file included at ..//./test/ahb_test_list.sv(12)
** while parsing macro expansion: 'uvm_component_utils' starting at ../test/ahb_unlock_wrap_test.sv(7)
** at ../test/ahb_unlock_wrap_test.sv(7): near ",": syntax error, unexpected type name found where an identifier was expected. The type 'uvm_component_registry' is defined at verilog_src/uvm-1.1d/src/base/uvm_registry.svh(51).
End time: 10:10:06 on Sep 09,2015, Elapsed time: 0:00:03
Errors: 4, Warnings: 3, Suppressed Warnings: 14
