{
    "line_num": [
        [
            11,
            16
        ]
    ],
    "blocks": [
        "    always @(posedge clk) begin\n        if (write_en)\n            mem[addr] <= write_data;\n        else\n            read_data <= mem[addr];\n    end"
    ]
}