Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 14 17:02:06 2023
| Host         : ITE00504625 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_top_control_sets_placed.rpt
| Design       : lab5_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           12 |
| No           | No                    | Yes                    |              38 |           16 |
| No           | Yes                   | No                     |              83 |           26 |
| Yes          | No                    | No                     |              82 |           31 |
| Yes          | No                    | Yes                    |              63 |           20 |
| Yes          | Yes                   | No                     |              95 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                               Enable Signal                              |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  clk                 |                                                                          |                                                                     |                2 |              2 |         1.00 |
|  clk                 |                                                                          | SW_IBUF[0]                                                          |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/count[5]_i_1__0_n_0                |                                                                     |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/FSM_sequential_done_read_reg[1][0] |                                                                     |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/spi_busy_prev_reg[0]               | SW_IBUF[0]                                                          |                3 |              4 |         1.33 |
|  clk                 | vga_controller/eqOp2_in                                                  |                                                                     |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_D/counter[4]__0_i_2__0_n_0                            | disp_generator/BTN_D/counter[4]__0_i_1__0_n_0                       |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_L/counter[4]__0_i_2__1_n_0                            | disp_generator/BTN_L/counter[4]__0_i_1__1_n_0                       |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/clk_toggles0                       | accel_spi_rw/spi_controller_compoment/clk_toggles[4]_i_1_n_0        |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_R/counter[4]__0_i_2__2_n_0                            | disp_generator/BTN_R/counter[4]__0_i_1__2_n_0                       |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_U/counter[4]__0_i_2_n_0                               | disp_generator/BTN_U/counter[4]__0_i_1_n_0                          |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/busy_reg_0[0]                      |                                                                     |                2 |              6 |         3.00 |
|  clk                 | vga_controller/eqOp2_in                                                  | vga_controller/vcounter0                                            |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/DATA_X[7]_i_1_n_0                                           | SW_IBUF[0]                                                          |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/DATA_Y[7]_i_1_n_0                                           | SW_IBUF[0]                                                          |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/ID_AD0                                                      |                                                                     |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/DATA_Z[7]_i_1_n_0                                           | SW_IBUF[0]                                                          |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/ID_1D0                                                      |                                                                     |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/read_result_reg[1]                 | accel_spi_rw/spi_controller_compoment/FSM_sequential_state_reg[2]_1 |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/rx_data[7]_i_1_n_0                 | SW_IBUF[0]                                                          |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/rx_buffer0                         |                                                                     |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/tx_buffer0                         |                                                                     |                1 |              8 |         8.00 |
|  clk                 |                                                                          | vga_controller/eqOp2_in                                             |                3 |             11 |         3.67 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_D/E[0]                                                | SW_IBUF[0]                                                          |                3 |             13 |         4.33 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_L/E[0]                                                | SW_IBUF[0]                                                          |                5 |             14 |         2.80 |
|  CLK100MHZ_IBUF_BUFG |                                                                          |                                                                     |               10 |             15 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | count[0]_i_2_n_0                                                         | clk_out0                                                            |                7 |             27 |         3.86 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/count[5]_i_1__0_n_0                | accel_spi_rw/spi_controller_compoment/count[31]_i_1_n_0             |                8 |             28 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw/spi_controller_compoment/E[0]                               |                                                                     |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                          | SW_IBUF[0]                                                          |               38 |            107 |         2.82 |
+----------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


