// Seed: 2336519227
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri0 id_5
);
  logic id_7;
  assign module_1.id_21 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd58,
    parameter id_19 = 32'd77
) (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    output tri id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    inout wor id_9,
    input tri0 id_10,
    input wand id_11,
    input wire _id_12,
    output supply0 id_13,
    input tri0 id_14,
    output wire id_15,
    output supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    input tri _id_19,
    output tri0 id_20,
    input uwire id_21,
    input wor id_22,
    input tri1 id_23,
    output supply0 id_24
);
  parameter id_26 = 1;
  module_0 modCall_1 (
      id_21,
      id_2,
      id_14,
      id_14,
      id_17,
      id_17
  );
  wire id_27;
  logic [id_19 : id_12] id_28;
endmodule
