User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


cap input beginning: 1048576 bytes
Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 2
inputParameter->isMLC == [true, false]: false
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/SRAM.cell
cell->memCellType == [memristor (5)]: 0

continuing


=============
CONFIGURATION
=============
Bank Organization: 64 x 8
 - Row Activation   : 1 / 64
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.484mm x 526.554um = 781533.989um^2
 |--- Mat Area      = 23.191um x 65.819um = 1526.434um^2   (75.847%)
 |--- Subarray Area = 11.596um x 31.144um = 361.130um^2   (80.148%)
 - Area Efficiency = 75.847%
Timing:
 -  Read Latency = 745.964ps
 |--- H-Tree Latency = 376.215ps
 |--- Mat Latency    = 369.749ps
    |--- Predecoder Latency = 117.745ps
    |--- Subarray Latency   = 252.004ps
       |--- Row Decoder Latency = 145.039ps
       |--- Bitline Latency     = 71.214ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 31.764ps
       |--- Precharge Latency   = 90.313ps
 - Write Latency = 557.857ps
 |--- H-Tree Latency = 188.107ps
 |--- Mat Latency    = 369.749ps
    |--- Predecoder Latency = 117.745ps
    |--- Subarray Latency   = 252.004ps
       |--- Row Decoder Latency = 145.039ps
       |--- Charge Latency      = 28.540ps
 - Read Bandwidth  = 324.414GB/s
 - Write Bandwidth = 253.964GB/s
Power:
 -  Read Dynamic Energy = 124.565pJ
 |--- H-Tree Dynamic Energy = 118.338pJ
 |--- Mat Dynamic Energy    = 0.778pJ per mat
    |--- Predecoder Dynamic Energy = 0.024pJ
    |--- Subarray Dynamic Energy   = 0.189pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Senseamp Dynamic Energy    = 0.006pJ
       |--- Mux Dynamic Energy         = 0.005pJ
       |--- Precharge Dynamic Energy   = 0.054pJ
 - Write Dynamic Energy = 120.654pJ
 |--- H-Tree Dynamic Energy = 118.338pJ
 |--- Mat Dynamic Energy    = 0.289pJ per mat
    |--- Predecoder Dynamic Energy = 0.024pJ
    |--- Subarray Dynamic Energy   = 0.066pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Mux Dynamic Energy         = 0.005pJ
 - Leakage Power = 110.685uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 216.181nW per mat

Finished!
