# AARCH64特殊レジスタ

- [CurrentEL: Current Exception Level](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CurrentEL--Current-Exception-Level)
- [DAIF: Interrupt Mask Bits](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DAIF--Interrupt-Mask-Bits)
- [DIT: Data Independent Timing](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DIT--Data-Independent-Timing)
- [FPCR: Floating-point Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FPCR--Floating-point-Control-Register)
- [FPSR: Floating-point Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FPSR--Floating-point-Status-Register)
- [NZCV: Condition Flags](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/NZCV--Condition-Flags)
- [PAN: Privileged Access Never](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PAN--Privileged-Access-Never)
- [RNDR: Random Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RNDR--Random-Number)
- [RNDRRS: Reseeded Random Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RNDRRS--Reseeded-Random-Number)
- [S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;: IMPLEMENTATION DEFINED registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/S3--op1---Cn---Cm---op2---IMPLEMENTATION-DEFINED-registers)
- [SPSel: Stack Pointer Select](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSel--Stack-Pointer-Select)
- [SPSR_abt: Saved Program Status Register (Abort mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-abt--Saved-Program-Status-Register--Abort-mode-)
- [SPSR_fiq: Saved Program Status Register (FIQ mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-fiq--Saved-Program-Status-Register--FIQ-mode-)
- [SPSR_irq: Saved Program Status Register (IRQ mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-irq--Saved-Program-Status-Register--IRQ-mode-)
- [SPSR_und: Saved Program Status Register (Undefined mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-und--Saved-Program-Status-Register--Undefined-mode-)
- [SSBS: Speculative Store Bypass Safe](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SSBS--Speculative-Store-Bypass-Safe)
- [TCO: Tag Check Override](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCO--Tag-Check-Override)
- [UAO: User Access Override](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/UAO--User-Access-Override)
