Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Jeon, G., Choi, M., Kim, K.K., Kim, Y.-B.","Current mode four-quadrant multiplier design using CNTFET",2016,"ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",,, 7799788,"283","284",,,10.1109/ISOCC.2016.7799788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010369400&doi=10.1109%2fISOCC.2016.7799788&partnerID=40&md5=1632836cd65c9bbc166a5d793e6b6337",Conference Paper,Scopus,2-s2.0-85010369400
"Metku, P., Seva, R., Kim, K.K., Kim, Y.-B., Choi, M.","Parallel decoding for multi-stage BCH decoder",2016,"ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",,, 7799756,"107","108",,,10.1109/ISOCC.2016.7799756,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010410349&doi=10.1109%2fISOCC.2016.7799756&partnerID=40&md5=d00393aaf5f90f7ebc0cbcfa9a6d9b36",Conference Paper,Scopus,2-s2.0-85010410349
"Seva, R., Metku, P., Kim, K.K., Kim, Y.-B., Choi, M.","Approximate stochastic computing (ASC) for image processing applications",2016,"ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",,, 7799758,"31","32",,,10.1109/ISOCC.2016.7799758,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010433042&doi=10.1109%2fISOCC.2016.7799758&partnerID=40&md5=8ad4d2582efb09c3aa47530fa767af6e",Conference Paper,Scopus,2-s2.0-85010433042
"Metku, P., Seva, R., Kim, K.K., Kim, Y.-B., Choi, M.","Hybrid GDI-NCL for area/power reduction",2016,"ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",,, 7799749,"93","94",,,10.1109/ISOCC.2016.7799749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010471744&doi=10.1109%2fISOCC.2016.7799749&partnerID=40&md5=412beeca57c5dd49858ee2898828dd6f",Conference Paper,Scopus,2-s2.0-85010471744
"Vishwanathan, M., Shah, R., Kim, K.K., Choi, M.","Silent Data Corruption (SDC) vulnerability of GPU on various GPGPU workloads",2016,"ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)",,, 7401681,"11","12",,,10.1109/ISOCC.2015.7401681,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963812474&doi=10.1109%2fISOCC.2015.7401681&partnerID=40&md5=f06da3dc9be6f243c9021a50c8113aa8",Conference Paper,Scopus,2-s2.0-84963812474
"Metku, P., Seva, R., Kim, K.K., Choi, M.","Multi-stage BCH decoder to mitigate hotspot-induced bit error variation",2016,"ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)",,, 7401687,"47","48",,1,10.1109/ISOCC.2015.7401687,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963853550&doi=10.1109%2fISOCC.2015.7401687&partnerID=40&md5=4cc5fbcba1d662657d60c0e00743b560",Conference Paper,Scopus,2-s2.0-84963853550
"Choi, M., Kang, B.-H., Kim, Y.-B., Kim, K.K.","Asynchronous circuit design using new high speed NCL gates",2015,"ISOCC 2014 - International SoC Design Conference",,, 7087561,"13","14",,,10.1109/ISOCC.2014.7087561,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929305149&doi=10.1109%2fISOCC.2014.7087561&partnerID=40&md5=ce69778cbb53bbf1162e89dc90409483",Conference Paper,Scopus,2-s2.0-84929305149
"Modugu, R., Kim, Y.-B., Kim, K.K., Choi, M.","Modulo 2&lt;sup&gt;n&lt;/sup&gt; + 1 squarer design for efficient hardware implementation",2015,"ISOCC 2014 - International SoC Design Conference",,, 7087563,"17","18",,,10.1109/ISOCC.2014.7087563,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929401070&doi=10.1109%2fISOCC.2014.7087563&partnerID=40&md5=148ab86ee448ff7855b57efb38fe0ba2",Conference Paper,Scopus,2-s2.0-84929401070
"Jang, B., Lee, J.K., Choi, M., Kim, K.K.","On-chip aging prediction circuit in nanometer digital circuits",2015,"ISOCC 2014 - International SoC Design Conference",,, 7087599,"68","69",,,10.1109/ISOCC.2014.7087599,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929408115&doi=10.1109%2fISOCC.2014.7087599&partnerID=40&md5=e270190d10dab9d93d42e1e35858b565",Conference Paper,Scopus,2-s2.0-84929408115
"Hongal, V., Kotikalapudi, R., Choi, M.","Design, test, and repair of MLUT (Memristor Look-Up Table) based asynchronous nanowire reconfigurable crossbar architecture",2014,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","4","4", 6924808,"427","437",,5,10.1109/JETCAS.2014.2361067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919494497&doi=10.1109%2fJETCAS.2014.2361067&partnerID=40&md5=bd758f20c1da98a9cb0b13452da5fef9",Article,Scopus,2-s2.0-84919494497
"Jang, B., Choi, M., Kim, K.K.","Algorithmic gpgpu memory optimization",2014,"Journal of Semiconductor Technology and Science","14","4",,"391","406",,1,10.5573/JSTS.2014.14.4.391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906874580&doi=10.5573%2fJSTS.2014.14.4.391&partnerID=40&md5=c6ea016ee192a30a84cfad123b61d657",Article,Scopus,2-s2.0-84906874580
"Kotipalli, S., Kim, Y.-B., Choi, M.","Asynchronous Advanced Encryption Standard Hardware with Random Noise Injection for Improved Side-Channel Attack Resistance",2014,"Journal of Electrical and Computer Engineering","2014",, 837572,"","",,4,10.1155/2014/837572,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84927148126&doi=10.1155%2f2014%2f837572&partnerID=40&md5=dd682c4f8b7036fd7bf3a037eb6b7305",Article,Scopus,2-s2.0-84927148126
"Shah, R., Choi, M., Jang, B.","Workload-dependent relative fault sensitivity and error contribution factor of GPU onchip memory structures",2013,"Proceedings - 2013 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2013",,, 6621134,"271","278",,3,10.1109/SAMOS.2013.6621134,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84888857445&doi=10.1109%2fSAMOS.2013.6621134&partnerID=40&md5=a27baf0a5cb1b6d854f1214f3de43401",Conference Paper,Scopus,2-s2.0-84888857445
"Jang, B., Choi, M., Kim, K.K.","Algorithmic GPGPU memory optimization",2013,"ISOCC 2013 - 2013 International SoC Design Conference",,, 6863959,"154","157",,,10.1109/ISOCC.2013.6863959,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906895541&doi=10.1109%2fISOCC.2013.6863959&partnerID=40&md5=0c311ffc3db5071a289e6cafa2d7354d",Conference Paper,Scopus,2-s2.0-84906895541
"Geng, H., Wu, J., Liu, J., Choi, M., Shi, Y.","Utilizing random noise in cryptography: Where is the Tofu?",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386604,"163","167",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872293718&partnerID=40&md5=5eb7b0f7de9af306212af1e82d83c3ba",Conference Paper,Scopus,2-s2.0-84872293718
"Kumar Kotipalli, S.P., Kim, K., Kim, Y.-B., Choi, M.","Design and evaluation of side channel attack resistant asynchronous AES round function",2012,"Midwest Symposium on Circuits and Systems",,, 6292044,"410","413",,,10.1109/MWSCAS.2012.6292044,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867295771&doi=10.1109%2fMWSCAS.2012.6292044&partnerID=40&md5=d5fb05c96db50331455bf1fa7c43fe9b",Conference Paper,Scopus,2-s2.0-84867295771
"Qi, H., Kim, Y.-B., Choi, M.","A high speed low power modulo 2 n+1 multiplier design using carbon-nanotube technology",2012,"Midwest Symposium on Circuits and Systems",,, 6292043,"406","409",,4,10.1109/MWSCAS.2012.6292043,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867312664&doi=10.1109%2fMWSCAS.2012.6292043&partnerID=40&md5=b4cc33a0579bbd9b88905e9eff471290",Conference Paper,Scopus,2-s2.0-84867312664
"Wu, J., Kim, Y.-B., Choi, M.","Post-configuration repair strategy for asynchronous nanowire crossbar system",2012,"Midwest Symposium on Circuits and Systems",,, 6291985,"174","177",,,10.1109/MWSCAS.2012.6291985,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867290854&doi=10.1109%2fMWSCAS.2012.6291985&partnerID=40&md5=35a20d6b16a3b1f879090e9e716fd786",Conference Paper,Scopus,2-s2.0-84867290854
"Wu, J., Kim, Y.-B., Choi, M.","Configurable logic block (CLB) design for asynchronous nanowire crossbar system",2012,"Midwest Symposium on Circuits and Systems",,, 6291984,"170","173",,,10.1109/MWSCAS.2012.6291984,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867321791&doi=10.1109%2fMWSCAS.2012.6291984&partnerID=40&md5=0d7f5932bb37c5a70bfbffc31a7c80d9",Conference Paper,Scopus,2-s2.0-84867321791
"Lee, J.-S., Venkateswaran, S., Choi, M.","Efficient post-configuration testing of an asynchronous nanowire crossbar system for reliability",2012,"IET Computers and Digital Techniques","6","4",,"214","222",,,10.1049/iet-cdt.2011.0025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866911873&doi=10.1049%2fiet-cdt.2011.0025&partnerID=40&md5=c3d92780c349358e55159b2f0d23e951",Article,Scopus,2-s2.0-84866911873
"Wu, J., Shi, Y., Choi, M.","Measurement and evaluation of power analysis attacks on asynchronous s-box",2012,"IEEE Transactions on Instrumentation and Measurement","61","10", 6215050,"2765","2775",,15,10.1109/TIM.2012.2200399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866517021&doi=10.1109%2fTIM.2012.2200399&partnerID=40&md5=319bd7c122904f25f2eb27ca00f983a8",Article,Scopus,2-s2.0-84866517021
"Hongal, V.A., Kotikalapudi, R., Kim, Y.-B., Choi, M.","A novel ""divide and conquer"" testing technique for memristor based lookup table",2011,"Midwest Symposium on Circuits and Systems",,, 6026406,"","",,8,10.1109/MWSCAS.2011.6026406,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053639678&doi=10.1109%2fMWSCAS.2011.6026406&partnerID=40&md5=c89f0a76035e510ef59490745c0b19b5",Conference Paper,Scopus,2-s2.0-80053639678
"Jung, I.-S., Kim, Y.-B., Choi, M.","The novel switched-capacitor DC-DC converter for fast response time and reduced ripple",2011,"Midwest Symposium on Circuits and Systems",,, 6026608,"","",,3,10.1109/MWSCAS.2011.6026608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053627285&doi=10.1109%2fMWSCAS.2011.6026608&partnerID=40&md5=f7d8ea093bf4f71de280ca78e40730e3",Conference Paper,Scopus,2-s2.0-80053627285
"Jeon, H., Kim, Y.-B., Choi, M.","Offset voltage analysis of dynamic latched comparator",2011,"Midwest Symposium on Circuits and Systems",,, 6026358,"","",,13,10.1109/MWSCAS.2011.6026358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053653844&doi=10.1109%2fMWSCAS.2011.6026358&partnerID=40&md5=27641c759afbea408ef0e8c435091c40",Conference Paper,Scopus,2-s2.0-80053653844
"Sui, C., Wu, J., Shi, Y., Kim, Y.-B., Choi, M.","Random dynamic voltage scaling design to enhance security of NCL S-box",2011,"Midwest Symposium on Circuits and Systems",,, 6026673,"","",,3,10.1109/MWSCAS.2011.6026673,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053623442&doi=10.1109%2fMWSCAS.2011.6026673&partnerID=40&md5=c050fc451417c0dbc173f4dddfced72f",Conference Paper,Scopus,2-s2.0-80053623442
"Wu, J., Shi, Y., Choi, M.","FPGA-based measurement and evaluation of power analysis attack resistant asynchronous S-Box",2011,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 5944288,"1109","1114",,5,10.1109/IMTC.2011.5944288,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051889261&doi=10.1109%2fIMTC.2011.5944288&partnerID=40&md5=862f29a15de191205fcf1137f8d03444",Conference Paper,Scopus,2-s2.0-80051889261
"Lee, H., Lee, J., Baek, S., Lee, J.-C., Choi, M.","Driving pathfinding of unmanned autonomous ground vehicle using measurement data diffusion",2011,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 5944339,"1545","1548",,1,10.1109/IMTC.2011.5944339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051910721&doi=10.1109%2fIMTC.2011.5944339&partnerID=40&md5=e388b7ab5a61da1909670453ced557d6",Conference Paper,Scopus,2-s2.0-80051910721
"Jung, I., Kim, E.R., Choi, M.","Learning nanotechnology through crossbar-based architecture and Carbon Nanotube(CNT) FETs",2011,"2011 IEEE International Conference on Microelectronic Systems Education, MSE 2011",,, 5937093,"60","63",,,10.1109/MSE.2011.5937093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961161829&doi=10.1109%2fMSE.2011.5937093&partnerID=40&md5=6234018661e4859635cb765311e08384",Conference Paper,Scopus,2-s2.0-79961161829
"Hong, W., Modugu, R., Choi, M.","Efficient online self-checking modulo 2n+1 multiplier design",2011,"IEEE Transactions on Computers","60","9", 5962404,"1354","1365",,12,10.1109/TC.2010.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961080762&doi=10.1109%2fTC.2010.49&partnerID=40&md5=aa8377badd1c56827eea90b95df8e7c2",Article,Scopus,2-s2.0-79961080762
"Wu, J., Choi, M.","Latency/area analysis and optimization of asynchronous nanowire reconfigurable crossbar system",2010,"Nano Communication Networks","1","4",,"301","309",,,10.1016/j.nancom.2011.01.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951944409&doi=10.1016%2fj.nancom.2011.01.003&partnerID=40&md5=7cd872aa423dbde268ffd512daadc611",Article,Scopus,2-s2.0-79951944409
"Wu, J., Choi, M.","Memristor Lookup Table (MLUT)-based asynchronous nanowire crossbar architecture",2010,"2010 10th IEEE Conference on Nanotechnology, NANO 2010",,, 5697869,"1100","1103",,15,10.1109/NANO.2010.5697869,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951836674&doi=10.1109%2fNANO.2010.5697869&partnerID=40&md5=eaff7cdaf2ecc0ce8e636c402ab3abe1",Conference Paper,Scopus,2-s2.0-79951836674
"Wu, J., Choi, M.","Latency &amp; area measurement and optimization of Asynchronous Nanowire Crossbar system",2010,"2010 IEEE International Instrumentation and Measurement Technology Conference, I2MTC 2010 - Proceedings",,, 5488108,"1596","1601",,7,10.1109/IMTC.2010.5488108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957853361&doi=10.1109%2fIMTC.2010.5488108&partnerID=40&md5=027fabf706b510c8b3fa34f9a1a1f4cb",Conference Paper,Scopus,2-s2.0-77957853361
"Modugu, R., Kim, Y.-B., Choi, M.","Design and performance measurement of efficient IDEA (International Data Encryption Algorithm) crypto-hardware using novel modular arithmetic components",2010,"2010 IEEE International Instrumentation and Measurement Technology Conference, I2MTC 2010 - Proceedings",,, 5488049,"1222","1227",,4,10.1109/IMTC.2010.5488049,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957853732&doi=10.1109%2fIMTC.2010.5488049&partnerID=40&md5=bd1ac74f11fe5ec60403ba9c5ac853df",Conference Paper,Scopus,2-s2.0-77957853732
"Wu, J., Kim, Y.-B., Choi, M.","Low-power side-channel attack-resistant asynchronous S-box design for AES cryptosystems",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"459","464",,11,10.1145/1785481.1785587,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954514576&doi=10.1145%2f1785481.1785587&partnerID=40&md5=3469d44a322c450188e796b2e700fe18",Conference Paper,Scopus,2-s2.0-77954514576
"Ajit, J.S., Kim, Y.-B., Choi, M.","Performance assessment of analog circuits with carbon nanotube FET (CNFET)",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"163","166",,7,10.1145/1785481.1785521,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954525318&doi=10.1145%2f1785481.1785521&partnerID=40&md5=08d1397349cb13d530333abffcc8f78e",Conference Paper,Scopus,2-s2.0-77954525318
"Feng, T., Park, N.-J., Choi, M., Park, N.","Reliability modeling and analysis of clockless wave pipeline core for embedded combinational logic design",2010,"IEEE Transactions on Instrumentation and Measurement","59","7", 5291735,"1812","1824",,,10.1109/TIM.2009.2030917,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953288119&doi=10.1109%2fTIM.2009.2030917&partnerID=40&md5=6b51e58058183d91654706419e1d59fb",Article,Scopus,2-s2.0-77953288119
"Jeon, H., Kim, Y.-B., Choi, M.","Standby leakage power reduction technique for nanoscale CMOS VLSI systems",2010,"IEEE Transactions on Instrumentation and Measurement","59","5", 5438756,"1127","1133",,42,10.1109/TIM.2010.2044710,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950917678&doi=10.1109%2fTIM.2010.2044710&partnerID=40&md5=795bc05f92fd8b46934d773c21b1a726",Conference Paper,Scopus,2-s2.0-77950917678
"Jeon, H., Kim, Y.-B., Choi, M.S.","A novel technique to minimize standby leakage power in nanoscale CMOS VLSI",2009,"2009 IEEE Intrumentation and Measurement Technology Conference, I2MTC 2009",,, 5168670,"1380","1385",,4,10.1109/IMTC.2009.5168670,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450079169&doi=10.1109%2fIMTC.2009.5168670&partnerID=40&md5=8561ed1e8b305b49cf58b442c8679838",Conference Paper,Scopus,2-s2.0-70450079169
"Chaudhary, S., Choi, M., Kim, Y.-B.","Probabilistic analysis of design mapping in asynchronous nanowire crossbar architecture",2009,"2009 IEEE Intrumentation and Measurement Technology Conference, I2MTC 2009",,, 5168621,"1121","1125",,1,10.1109/IMTC.2009.5168621,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450105517&doi=10.1109%2fIMTC.2009.5168621&partnerID=40&md5=ee9566e4b8b394d9cb03d858a69bfa01",Conference Paper,Scopus,2-s2.0-70450105517
"Venkateswaran, S., Lee, J.-S., Choi, M.","Novel functional testing technique for asynchronous nanowire crossbar system",2009,"2009 IEEE Intrumentation and Measurement Technology Conference, I2MTC 2009",,, 5168622,"1126","1131",,1,10.1109/IMTC.2009.5168622,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449931161&doi=10.1109%2fIMTC.2009.5168622&partnerID=40&md5=df5591197140f568a9b170f353931479",Conference Paper,Scopus,2-s2.0-70449931161
"Cho, G., Kim, Y.-B., Lombardi, F., Choi, M.","Performance evaluation of CNFET-based logic gates",2009,"2009 IEEE Intrumentation and Measurement Technology Conference, I2MTC 2009",,, 5168580,"913","917",,39,10.1109/IMTC.2009.5168580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450043950&doi=10.1109%2fIMTC.2009.5168580&partnerID=40&md5=7a4c53941bb8e02dddc42dbea243df10",Conference Paper,Scopus,2-s2.0-70450043950
"Modugu, R., Choi, M., Park, N.","A fast low-power Modulo 2n+1 multiplier design",2009,"2009 IEEE Intrumentation and Measurement Technology Conference, I2MTC 2009",,, 5168589,"957","961",,1,10.1109/IMTC.2009.5168589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449985237&doi=10.1109%2fIMTC.2009.5168589&partnerID=40&md5=ea26d7075cc32b761288aae33bfa002b",Conference Paper,Scopus,2-s2.0-70449985237
"Kim, E.-G., Cho, H.-B., Park, N.-J., Patitz, Z., Cho, H., Cho, S.-E., Choi, M., Park, N.","A management of highway emergency vehicle-to-vehicle communication",2009,"2009 IEEE Intrumentation and Measurement Technology Conference, I2MTC 2009",,, 5168468,"323","327",,,10.1109/IMTC.2009.5168468,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449887471&doi=10.1109%2fIMTC.2009.5168468&partnerID=40&md5=dbb34dbfdb7532e4113138931999c153",Conference Paper,Scopus,2-s2.0-70449887471
"Choi, M., Lombardi, F., Park, N.","Introduction to the special section on nanocircuits and systems",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","4", 4799244,"470","472",,,10.1109/TVLSI.2009.2015476,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949133551&doi=10.1109%2fTVLSI.2009.2015476&partnerID=40&md5=e5019c24138d839e3413e8c6ad5afcd9",Editorial,Scopus,2-s2.0-62949133551
"Bonam, R., Choi, M.","Evaluating performance tradeoff in defect-tolerant gate programming techniques for the clock-free nanowire crossbar architecture",2008,"2008 8th IEEE Conference on Nanotechnology, IEEE-NANO",,, 4617190,"688","691",,,10.1109/NANO.2008.208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55349086899&doi=10.1109%2fNANO.2008.208&partnerID=40&md5=a5d306d0bfa33c79541003e8e08644a7",Conference Paper,Scopus,2-s2.0-55349086899
"Venkateswaran, S., Choi, M.","Post-configuration testing of asynchronous nanowire crossbar architecture",2008,"2008 8th IEEE Conference on Nanotechnology, IEEE-NANO",,, 4617251,"899","902",,3,10.1109/NANO.2008.269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55349100539&doi=10.1109%2fNANO.2008.269&partnerID=40&md5=cd9227f5b219b693285eaa687d92a8fc",Conference Paper,Scopus,2-s2.0-55349100539
"Yellambalase, Y., Choi, M.","Cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects",2008,"Journal of Systems Architecture","54","8",,"729","741",,9,10.1016/j.sysarc.2008.01.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149108411&doi=10.1016%2fj.sysarc.2008.01.001&partnerID=40&md5=9067925a47f8cd0fe7b9b6934be9633a",Article,Scopus,2-s2.0-48149108411
"Choi, M., Choi, M.","Scalability of globally asynchronous QCA (quantum-dot cellular automata) adder design",2008,"Journal of Electronic Testing: Theory and Applications (JETTA)","24","1-3",,"313","320",,6,10.1007/s10836-007-5052-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40949142353&doi=10.1007%2fs10836-007-5052-0&partnerID=40&md5=7d29a046e5850083d0c0f1b819c05ce5",Conference Paper,Scopus,2-s2.0-40949142353
"Bonam, R., Chaudhary, S., Yellambalase, Y., Choi, M.","Clock-free nanowire crossbar architecture based on Null Convention Logic (NCL)",2007,"2007 7th IEEE International Conference on Nanotechnology - IEEE-NANO 2007, Proceedings",,, 4601146,"85","89",,10,10.1109/NANO.2007.4601146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949144981&doi=10.1109%2fNANO.2007.4601146&partnerID=40&md5=7e69b6e38ce5685c78c8dc497c8ddbf3",Conference Paper,Scopus,2-s2.0-52949144981
"Kim, K.K., Kim, Y.-B., Choi, M., Park, N.","Leakage minimization technique for nanoscale CMOS VLSI",2007,"IEEE Design and Test of Computers","24","4",,"322","330",,33,10.1109/MDT.2007.111,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65349085835&doi=10.1109%2fMDT.2007.111&partnerID=40&md5=21e3661b2adcac4925b85917a2ae2749",Article,Scopus,2-s2.0-65349085835
"Yellambalase, Y., Bonam, R., Choi, M.","Redundancy optimization for clock-free nanowire crossbar architecture",2007,"2007 7th IEEE International Conference on Nanotechnology - IEEE-NANO 2007, Proceedings",,, 4601267,"621","623",,2,10.1109/NANO.2007.4601267,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949106888&doi=10.1109%2fNANO.2007.4601267&partnerID=40&md5=7298ca18696679abeb1f052fd8247117",Conference Paper,Scopus,2-s2.0-52949106888
"Bonam, R., Kim, Y.-B., Choi, M.","Defect-tolerant gate macro mapping placement in clock-free nanowire crossbar architecture",2007,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4358383,"161","169",,6,10.1109/DFT.2007.62,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55349102640&doi=10.1109%2fDFT.2007.62&partnerID=40&md5=2dea4d701a2da1275ee69d550b14838c",Conference Paper,Scopus,2-s2.0-55349102640
"Yellambalase, Y., Choi, M.","Automatic node discovery in CAN (Controller Area Network) controllers using reserved identifier bits",2007,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 4258116,"","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34648819521&partnerID=40&md5=a662ba0b64ef181f5c77f8d80c914d1a",Conference Paper,Scopus,2-s2.0-34648819521
"Kim, K.K., Kim, Y.-B., Choi, M., Park, N.","Accurate macro-modeling for leakage current for I<inf>DDQ</inf> test",2007,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 4258188,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34648824847&partnerID=40&md5=f95f1399f336412cf7be3e6ec07f1bb7",Conference Paper,Scopus,2-s2.0-34648824847
"Kim, K.K., Huang, J., Kim, Y.-B., Lombardi, F., Choi, M.","Analysis and simulation of jitter for high speed channels in VLSI systems",2007,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 4258187,"","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34648828026&partnerID=40&md5=e51b1d7a9d35755d30b771c86d4e602f",Conference Paper,Scopus,2-s2.0-34648828026
"Jin, B., Park, N., Demidenko, S.N., Choi, M., Lombardi, F.","BIST design for CCD based digital imaging system",2007,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 4258189,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34648834211&partnerID=40&md5=5c077f374b8e12340b5dd1585a0b7976",Conference Paper,Scopus,2-s2.0-34648834211
"Choi, M., Patitz, Z., Jin, B., Tao, F., Park, N., Choi, M.","Designing layout-timing independent quantum-dot cellular automata (QCA) circuits by global asynchrony",2007,"Journal of Systems Architecture","53","9",,"551","567",,14,10.1016/j.sysarc.2006.12.007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248513535&doi=10.1016%2fj.sysarc.2006.12.007&partnerID=40&md5=517e07db317893eac9adb35dfc70e7a2",Article,Scopus,2-s2.0-34248513535
"Zhang, S., Choi, M., Park, N., Lombardi, F.","Cost-driven optimization of coverage of combined built-in self-test/ automated test equipment testing",2007,"IEEE Transactions on Instrumentation and Measurement","56","3",,"1094","1100",,3,10.1109/TIM.2007.894798,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249089206&doi=10.1109%2fTIM.2007.894798&partnerID=40&md5=d2066491c74f076126d67a69abc562fb",Article,Scopus,2-s2.0-34249089206
"Tang, R., Kim, Y.-B., Choi, M., Lombardi, F.","Jitter analysis of PWM scheme in high speed serial link",2006,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 1700212,"494","497",,5,10.1109/IMTC.2006.234868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36048931738&doi=10.1109%2fIMTC.2006.234868&partnerID=40&md5=f72de3e016fc754c0b1a943cf3363838",Conference Paper,Scopus,2-s2.0-36048931738
"Choi, M., Choi, M., Patitz, Z., Park, N.","Efficient and robust delay-insensitive QCA (quantum-dot cellular automata) design",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030918,"80","88",,14,10.1109/DFT.2006.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749131248&doi=10.1109%2fDFT.2006.25&partnerID=40&md5=849de39ba8806188fd45162f01ada28b",Conference Paper,Scopus,2-s2.0-38749131248
"Yellambalase, Y., Choi, M., Kim, Y.-B.","Inherited redundancy and configurability utilization for repairing nanowire crossbars with clustered defects",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030920,"98","106",,9,10.1109/DFT.2006.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749094114&doi=10.1109%2fDFT.2006.37&partnerID=40&md5=28dfb840889272a20fd9e3f620da3aa0",Conference Paper,Scopus,2-s2.0-38749094114
"Yellambalase, Y., Zhang, S., Choi, M., Park, N., Lombardi, F.","Cost-driven repair of a nanowire crossbar architecture",2006,"2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006","1",, 1717098,"347","350",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42549089243&partnerID=40&md5=68931b1a51bf14fbf0e488cb879d6405",Conference Paper,Scopus,2-s2.0-42549089243
"Yellambalase, Y., Park, J., Kim, C.-S., Choi, M., Park, N., Lombardi, F.","Automated oxidase-coupled amperometric microsensor with integrated electrochemical actuation system for continuous sensing of saccharoids",2006,"Conference Record - IEEE Instrumentation and Measurement Technology Conference",,, 1700497,"1795","1800",,1,10.1109/IMTC.2006.235370,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36048944732&doi=10.1109%2fIMTC.2006.235370&partnerID=40&md5=4c18bd29f428d183f86cc1eaaf297054",Conference Paper,Scopus,2-s2.0-36048944732
"Park, J., Kim, C.-S., Choi, M.","Oxidase-coupled amperometric glucose and lactate sensors with integrated electrochemical actuation system",2006,"IEEE Transactions on Instrumentation and Measurement","55","4",,"1348","1355",,6,10.1109/TIM.2006.876396,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746382563&doi=10.1109%2fTIM.2006.876396&partnerID=40&md5=03b29ceed71e2ed3ca52f86a34b1454a",Article,Scopus,2-s2.0-33746382563
"Patitz, Z.D., Park, N., Choi, M., Meyer, F.J.","QCA-based majority gate design under radius of effect-induced faults",2005,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"217","225",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444469403&partnerID=40&md5=16eec740e61e8a4cfe0dfdefb9061f76",Conference Paper,Scopus,2-s2.0-28444469403
"Choi, M., Park, N.","Teaching nanotechnology by introducing crossbar-based architecture and quantum-dot cellular automata",2005,"Proceedings - 2005 IEEE International Conference on Microelectronic Systems Education, MSE '05 - Promoting Excellence and Innovation in Microelectronic Systems Education","2005",, 1509349,"29","30",,5,10.1109/MSE.2005.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746164394&doi=10.1109%2fMSE.2005.56&partnerID=40&md5=ca4d98dece4453a2d2b00d7992cdc235",Conference Paper,Scopus,2-s2.0-33746164394
"Choi, M., Park, N.","Locally Synchronous, Globally Asynchronous design for Quantum-Dot Cellular Automata (LSGA QCA)",2005,"2005 5th IEEE Conference on Nanotechnology","1",, 1500707,"287","290",,5,10.1109/NANO.2005.1500707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747009458&doi=10.1109%2fNANO.2005.1500707&partnerID=40&md5=2801a3cdc5bcc76ecbd7af45792a7d38",Conference Paper,Scopus,2-s2.0-33747009458
"Park, J., Kim, C.-S., Zhang, S., Choi, M.","Glucose Oxidase (GOD)-coupled amperometric microsensor with integrated electrochemical actuation system",2005,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","1",, 1604085,"134","138",,5,10.1109/IMTC.1999.776734,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847180928&doi=10.1109%2fIMTC.1999.776734&partnerID=40&md5=4dfe7db6c49b0297e1f1355ad6d3d0b7",Conference Paper,Scopus,2-s2.0-33847180928
"Choi, M., Park, N., Piuri, V., Lombardi, F.","Reliability measurement of mass storage system for onboard instrumentation",2005,"IEEE Transactions on Instrumentation and Measurement","54","6",,"2297","2304",,3,10.1109/TIM.2005.858514,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244442344&doi=10.1109%2fTIM.2005.858514&partnerID=40&md5=f358e505d604afb769cd1f52e28dc3d4",Article,Scopus,2-s2.0-29244442344
"Jang, B., Choi, M., Park, N., Kim, Y.B., Piuri, V., Lombardi, F.","Spare line borrowing technique for distributed memory cores in SoC",2005,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","1",, 1604065,"43","48",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847205408&partnerID=40&md5=981d069354b0a1df09c51c302ca6b3a0",Conference Paper,Scopus,2-s2.0-33847205408
"Park, N.-J., George, K.M., Park, N., Choi, M., Kim, Y.-B., Lombardi, F.","Environmental-based characterization of SoC-based instrumentation systems for stratified testing",2005,"IEEE Transactions on Instrumentation and Measurement","54","3",,"1241","1248",,2,10.1109/TIM.2005.847131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20544447556&doi=10.1109%2fTIM.2005.847131&partnerID=40&md5=bd7661045c67cea9e4a8a5dd499929da",Article,Scopus,2-s2.0-20544447556
"Choi, M., Park, N., Piuri, V., Lombardi, F.","Evaluating the repair of system-on-chip (SoC) using connectivity",2004,"IEEE Transactions on Instrumentation and Measurement","53","6",,"1464","1472",,1,10.1109/TIM.2004.834603,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10244279183&doi=10.1109%2fTIM.2004.834603&partnerID=40&md5=5478c6fd466f9e0e763a21594f26eaed",Article,Scopus,2-s2.0-10244279183
"Zhang, S., Choi, M., Park, N., Lombardi, F.","Probabilistic balancing of fault coverage and test cost in combined built-in self-test/automated test equipment testing environment",2004,"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"48","56",,1,10.1109/DFTVS.2004.1347824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944431590&doi=10.1109%2fDFTVS.2004.1347824&partnerID=40&md5=b107f12202da645017833caa119cfe40",Conference Paper,Scopus,2-s2.0-24944431590
"Zhang, S., Choi, M., Park, N.","Defect characterization and yield analysis of array-based nanoarchitecture",2004,"2004 4th IEEE Conference on Nanotechnology",,,,"50","52",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344378492&partnerID=40&md5=b11b66ff56a0d3aaba4b942fa632abe8",Conference Paper,Scopus,2-s2.0-20344378492
"Zhang, S., Choi, M., Park, N.","Modeling yield of carbon-nanotube/silicon-nanowire FET-based nanoarray architecture with h-hot addressing scheme",2004,"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"356","364",,8,10.1109/DFTVS.2004.1347860,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944504575&doi=10.1109%2fDFTVS.2004.1347860&partnerID=40&md5=8e3f39d0e53be91dbcf662a2e82f7728",Conference Paper,Scopus,2-s2.0-24944504575
"Zhang, S., Choi, M., Park, N., Lombardi, F.","Cost-driven optimization of fault coverage in combined built-in self-test/automated test equipment testing",2004,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","3",,,"2021","2026",,4,10.1109/IMTC.2004.1351486,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644239181&doi=10.1109%2fIMTC.2004.1351486&partnerID=40&md5=56f5c2d0f8ec6076bcbe87754bcb5aae",Conference Paper,Scopus,2-s2.0-4644239181
"Park, N.-J., Jin, B., George, K.M., Park, N., Choi, M.","High confidence testing for instrumentation system-on-chip with unknown-good-yield",2004,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","2",,,"1478","1483",,,10.1109/IMTC.2004.1351346,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644277718&doi=10.1109%2fIMTC.2004.1351346&partnerID=40&md5=1daccd2315d344d917bf65e10c923bd9",Conference Paper,Scopus,2-s2.0-4644277718
"Liu, B., Lombardi, F., Park, N., Choi, M.","Testing layered interconnection networks",2004,"IEEE Transactions on Computers","53","6",,"710","722",,5,10.1109/TC.2004.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042534427&doi=10.1109%2fTC.2004.17&partnerID=40&md5=d0bf6116c17686bf5ddd00280b808eb5",Article,Scopus,2-s2.0-3042534427
"Choi, M., Park, N., Piuri, V., Kim, Y.-B., Lombardi, F.","Balanced dual-stage repair for dependable embedded memory cores",2004,"Journal of Systems Architecture","50","5",,"281","285",,2,10.1016/j.sysarc.2003.08.004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342534502&doi=10.1016%2fj.sysarc.2003.08.004&partnerID=40&md5=be6bb9c805d0f12766687fa13e79203a",Article,Scopus,2-s2.0-2342534502
"Jin, B., Park, N., George, K.M., Choi, M., Yeary, M.B.","Modeling and Analysis of Soft-Test/Repair for CCD-Based Digital X-Ray Systems",2003,"IEEE Transactions on Instrumentation and Measurement","52","6",,"1713","1721",,16,10.1109/TIM.2003.818735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344013023&doi=10.1109%2fTIM.2003.818735&partnerID=40&md5=1569d69ceca2641de03bbc9b086693b4",Review,Scopus,2-s2.0-0344013023
"Bandapati, S.K., Smith, S.C., Choi, M.","Design and Characterization of Null Convention Self-Timed Multipliers",2003,"IEEE Design and Test of Computers","20","6",,"26","36",,22,10.1109/MDT.2003.1246161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347527062&doi=10.1109%2fMDT.2003.1246161&partnerID=40&md5=5f763f48503a8b37c6a4d12adc8457d0",Review,Scopus,2-s2.0-0347527062
"Choi, M., Park, N., Lombardi, F.","Modeling and analysis of fault tolerant multistage interconnection networks",2003,"IEEE Transactions on Instrumentation and Measurement","52","5",,"1509","1519",,13,10.1109/TIM.2003.817906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242636482&doi=10.1109%2fTIM.2003.817906&partnerID=40&md5=459f3254720ca206bac05f31f738eb26",Article,Scopus,2-s2.0-0242636482
"Choi, M., Park, N., Piuri, V., Kim, Y.B., Lombardi, F.","Evaluating the repair of System-on-Chip (SoC) using connectivity",2003,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","1",,,"309","314",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038169965&partnerID=40&md5=f2740c6335604f10a4b929d21e3ab0c3",Conference Paper,Scopus,2-s2.0-0038169965
"Jin, B., Park, N., George, K.M., Choi, M., Yeary, M., Kim, Y.B.","Soft-test/repair of CCD-based digital x-ray instrumentation",2003,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","1",,,"315","320",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037832181&partnerID=40&md5=a72b52625da4436c72d4d3dc8e4c856b",Conference Paper,Scopus,2-s2.0-0037832181
"Park, N.-J., George, K.M., Park, N., Choi, M., Kim, Y.B., Lombardi, F.","Environmental based characterization of SoC for stratified testing",2003,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","1",,,"327","332",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037832160&partnerID=40&md5=4bdfc8a15a98293cf4e0d2b2802f014b",Conference Paper,Scopus,2-s2.0-0037832160
"Choi, M., Pottinger, H.J., Park, N., Kim, Y.-B.","Need for undergraduate and graduate-level education in testing of microelectronic circuits and systems",2003,"Proceedings - 2003 IEEE International Conference on Microelectronic Systems Education: Educating Tomorrow's Microsystems Designers, MSE 2003",,, 1205283,"121","122",,4,10.1109/MSE.2003.1205283,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051911166&doi=10.1109%2fMSE.2003.1205283&partnerID=40&md5=862452f001bb0763b36d2604844f910b",Conference Paper,Scopus,2-s2.0-80051911166
"Park, N.-J., Jin, B., George, K.M., Park, N., Choi, M.","Regressive testing for system-on-chip with Unknown-Good-Yield",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250136,"393","400",,1,10.1109/TSM.2005.1250136,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971260470&doi=10.1109%2fTSM.2005.1250136&partnerID=40&md5=ea02e310e010decc71d2f8c3dd69e9ee",Conference Paper,Scopus,2-s2.0-84971260470
"Choi, M., Park, N.-J., George, K.M., Jin, B., Park, N., Kim, Y.B., Lombardi, F.","Fault tolerant memory design for HW/SW co-reliability in massively parallel computing systems",2003,"Proceedings - 2nd IEEE International Symposium on Network Computing and Applications, NCA 2003",,, 1201173,"341","348",,,10.1109/NCA.2003.1201173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942106761&doi=10.1109%2fNCA.2003.1201173&partnerID=40&md5=ad948117f1ebbb7509f1b59a9f7b18c4",Conference Paper,Scopus,2-s2.0-84942106761
"Choi, M., Park, N.","Dynamic yield analysis and enhancement of FPGA reconfigurable memory systems",2002,"IEEE Transactions on Instrumentation and Measurement","51","6",,"1300","1311",,3,10.1109/TIM.2002.808046,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27744524895&doi=10.1109%2fTIM.2002.808046&partnerID=40&md5=8cf08903579a5a7faf1254e15edba7c2",Article,Scopus,2-s2.0-27744524895
"Choi, M., Park, N., Lombardi, F., Piuri, V.","Quality enhancement of reconfigurable multichip module systems by redundancy utilization",2002,"IEEE Transactions on Instrumentation and Measurement","51","4",,"740","749",,3,10.1109/TIM.2002.803305,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036703764&doi=10.1109%2fTIM.2002.803305&partnerID=40&md5=7035a91e33488db94e6a80d723a7eb93",Article,Scopus,2-s2.0-0036703764
"Choi, M., Park, N., Meyer, F.J., Lombardi, F.","Performance analysis of fault tolerant multistage interconnection networked parallel instrumentation with concurrent testing and diagnosis",2002,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","2",,,"1481","1486",,7,10.1109/IMTC.2002.1007177,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036057486&doi=10.1109%2fIMTC.2002.1007177&partnerID=40&md5=5ac5acbaa6f023076b530f337aafec77",Article,Scopus,2-s2.0-0036057486
"Chang, Y., Choi, M., Park, N., Lombardi, F.","Repairability evaluation of embedded multiple region DRAMs",2002,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2002-January",, 1173541,"428","436",,,10.1109/DFTVS.2002.1173541,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948968554&doi=10.1109%2fDFTVS.2002.1173541&partnerID=40&md5=8969e875ef27c5cc748ea0e6e4cd2f59",Conference Paper,Scopus,2-s2.0-84948968554
"Choi, M., Park, N., Lombardi, F.","Hardware-software Co-reliability in field reconfigurable multi-processor-memory systems",2002,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002",,, 1016525,"138","",,3,10.1109/IPDPS.2002.1016525,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966593275&doi=10.1109%2fIPDPS.2002.1016525&partnerID=40&md5=a106221a86935931cec19e4c970ec9d7",Conference Paper,Scopus,2-s2.0-84966593275
"Choi, M., Meyer, F.J., Lombardi, F., Piuri, V.","Reliability measurement of fault-tolerant onboard memory system under fault clustering",2002,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","2",,,"1161","1166",,9,10.1109/IMTC.2002.1007121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036047799&doi=10.1109%2fIMTC.2002.1007121&partnerID=40&md5=fbe4e5d7ca2eeb76afbb0bac19d3a1be",Article,Scopus,2-s2.0-0036047799
"Choi, M., Park, N., Kim, Y., Lombardi, F.","Hardware/software co-reliability of configurable digital systems",2002,"Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC","2002-January",, 1185620,"67","74",,1,10.1109/PRDC.2002.1185620,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948755390&doi=10.1109%2fPRDC.2002.1185620&partnerID=40&md5=5c15d5f7a8fc39d7129ff07dde42b2cd",Conference Paper,Scopus,2-s2.0-84948755390
"Choi, M., Park, N., Lombardi, F., Kim, Y.B., Piuri, V.","Balanced redundancy utilization in embedded memory cores for dependable systems",2002,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2002-January",, 1173540,"419","427",,6,10.1109/DFTVS.2002.1173540,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249133133&doi=10.1109%2fDFTVS.2002.1173540&partnerID=40&md5=0bfd481c7d04dc53a7d12826ad0372a8",Conference Paper,Scopus,2-s2.0-67249133133
"Choi, M., Park, N.","Dynamic yield analysis and enhancement of FPGA reconfigurable memory system",2001,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","1",,,"386","391",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034829452&partnerID=40&md5=1ab468fb0795e1178b683fcf9edcf9c0",Conference Paper,Scopus,2-s2.0-0034829452
"Choi, M., Park, N., Meyer, F., Lombardi, F.","Connectivity-based multichip module repair",2001,"Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC","2001-January",, 992675,"19","26",,5,10.1109/PRDC.2001.992675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037682281&doi=10.1109%2fPRDC.2001.992675&partnerID=40&md5=11c9c353843f600b36334c998a3d2bbb",Conference Paper,Scopus,2-s2.0-0037682281
"Choi, M., Park, N., Lombardi, F., Piuri, V.","Quality enhancement of reconfigurable multichip module systems by redundant utilization",2001,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","1",,,"204","209",,1,10.1109/IMTC.2001.928813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034820436&doi=10.1109%2fIMTC.2001.928813&partnerID=40&md5=2c5f7fbfb12aa23a2b95ccadfdc518f5",Article,Scopus,2-s2.0-0034820436
