module counter(
input clk, //input clock signal 
input rst, //input reset signal
output reg [7:0] count //output register (8 bits)
);

//Declare internal signal
reg [7:0] temp;

always @(posedge clk) begin //process block begins on the positive edge of the input clock signal 
	if (rst) //check if reset signal is high 
		temp <= 0; //if reset is high, set internal signal to 0
	else //else if reset is low
		temp <= temp + 1; //increment internal signal by 1
end

assign count = temp; //assign internal signal to output register

endmodule //end of module counter