   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO004.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO004_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO004_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO004_Init:
  26              	.LFB112:
  27              		.file 1 "../Dave/Generated/src/IO004/IO004.c"
   1:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO004/IO004.c **** **  DAVE App Name : IO004       App Version: 1.0.22               
   3:../Dave/Generated/src/IO004/IO004.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO004/IO004.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO004/IO004.c **** 
   7:../Dave/Generated/src/IO004/IO004.c **** 
   8:../Dave/Generated/src/IO004/IO004.c **** /*CODE_BLOCK_BEGIN[IO004.c]*/
   9:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  10:../Dave/Generated/src/IO004/IO004.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/IO004/IO004.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  13:../Dave/Generated/src/IO004/IO004.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/IO004/IO004.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  16:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/IO004/IO004.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/IO004/IO004.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/IO004/IO004.c ****  may be used to endorse or promote products derived from this software without**
  23:../Dave/Generated/src/IO004/IO004.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  25:../Dave/Generated/src/IO004/IO004.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/IO004/IO004.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/IO004/IO004.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/IO004/IO004.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/IO004/IO004.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/IO004/IO004.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/IO004/IO004.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/IO004/IO004.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/IO004/IO004.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/IO004/IO004.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/IO004/IO004.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  37:../Dave/Generated/src/IO004/IO004.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/IO004/IO004.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/IO004/IO004.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  41:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  42:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  43:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  44:../Dave/Generated/src/IO004/IO004.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  45:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  46:../Dave/Generated/src/IO004/IO004.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  48:../Dave/Generated/src/IO004/IO004.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  50:../Dave/Generated/src/IO004/IO004.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  51:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  52:../Dave/Generated/src/IO004/IO004.c **** ** MODIFICATION DATE : Mar 16, 2013                                           **
  53:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  54:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  55:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  56:../Dave/Generated/src/IO004/IO004.c **** **                      Author(s) Identity                                    **
  57:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  58:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  59:../Dave/Generated/src/IO004/IO004.c **** ** Initials     Name                                                          **
  60:../Dave/Generated/src/IO004/IO004.c **** ** ---------------------------------------------------------------------------**
  61:../Dave/Generated/src/IO004/IO004.c **** ** PAE        App Developer                                                   **
  62:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  63:../Dave/Generated/src/IO004/IO004.c **** /**
  64:../Dave/Generated/src/IO004/IO004.c ****  * @file   IO004.c
  65:../Dave/Generated/src/IO004/IO004.c ****  *
  66:../Dave/Generated/src/IO004/IO004.c ****  * @brief  IO_Digital _IO004 App
  67:../Dave/Generated/src/IO004/IO004.c ****  *
  68:../Dave/Generated/src/IO004/IO004.c ****  * This app can be used to configure a IO Pin when the output shall be 
  69:../Dave/Generated/src/IO004/IO004.c ****  * controlled by software or when it required  just as a input I/O.IO002 App can 
  70:../Dave/Generated/src/IO004/IO004.c ****  * be used in any case except when the output shall be controlled by software.			
  71:../Dave/Generated/src/IO004/IO004.c ****  *
  72:../Dave/Generated/src/IO004/IO004.c ****  *	Note: 
  73:../Dave/Generated/src/IO004/IO004.c ****  *	The App GUI configures the Port Pin as GPIO in input mode by default.
  74:../Dave/Generated/src/IO004/IO004.c ****  */
  75:../Dave/Generated/src/IO004/IO004.c **** /* Revision History 
  76:../Dave/Generated/src/IO004/IO004.c ****  *
  77:../Dave/Generated/src/IO004/IO004.c ****  * 01 Jan 2013  v1.0.12  Disabled Pad Class & Pad driver configuration for 
  78:../Dave/Generated/src/IO004/IO004.c ****  *                       XMC1000.
  79:../Dave/Generated/src/IO004/IO004.c ****  * 16 Mar 2013  v1.0.14  Modified OMR register configuration (Direct assignment 
  80:../Dave/Generated/src/IO004/IO004.c ****  *                       without reading) to upgrade performance.
  81:../Dave/Generated/src/IO004/IO004.c ****  *
  82:../Dave/Generated/src/IO004/IO004.c ****  */
  83:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO004/IO004.c ****  ** INCLUDE FILES                                                             **
  85:../Dave/Generated/src/IO004/IO004.c ****  ******************************************************************************/
  86:../Dave/Generated/src/IO004/IO004.c **** 
  87:../Dave/Generated/src/IO004/IO004.c **** /** Inclusion of header file */
  88:../Dave/Generated/src/IO004/IO004.c **** #include <DAVE3.h>
  89:../Dave/Generated/src/IO004/IO004.c **** 
  90:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  91:../Dave/Generated/src/IO004/IO004.c **** **                      Private Macro Definitions                             **
  92:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  93:../Dave/Generated/src/IO004/IO004.c **** 
  94:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  95:../Dave/Generated/src/IO004/IO004.c **** **                      Private Type Definitions                              **
  96:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  97:../Dave/Generated/src/IO004/IO004.c **** 
  98:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  99:../Dave/Generated/src/IO004/IO004.c **** **                 Private Function Declarations:
 100:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 101:../Dave/Generated/src/IO004/IO004.c **** 
 102:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 103:../Dave/Generated/src/IO004/IO004.c **** **                      Global Constant Definitions                           **
 104:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 105:../Dave/Generated/src/IO004/IO004.c **** 
 106:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO004/IO004.c **** **                      Global Variable Definitions                           **
 108:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO004/IO004.c **** 
 110:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO004/IO004.c **** **                      Private Constant Definitions                          **
 112:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO004/IO004.c **** 
 114:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 115:../Dave/Generated/src/IO004/IO004.c **** **                 Function like macro definitions                            **
 116:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 117:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 118:../Dave/Generated/src/IO004/IO004.c **** **                      Private Function Definitions                          **
 119:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 120:../Dave/Generated/src/IO004/IO004.c **** 
 121:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 122:../Dave/Generated/src/IO004/IO004.c **** **                      Public Function Definitions                           **
 123:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 124:../Dave/Generated/src/IO004/IO004.c **** /** @ingroup IO004_Func
 125:../Dave/Generated/src/IO004/IO004.c ****  * @{
 126:../Dave/Generated/src/IO004/IO004.c ****  */
 127:../Dave/Generated/src/IO004/IO004.c **** 
 128:../Dave/Generated/src/IO004/IO004.c **** void IO004_Init(void)
 129:../Dave/Generated/src/IO004/IO004.c **** {
  28              		.loc 1 129 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/IO004/IO004.c ****    /* <<<DD_IO004_API_1>>> */
 131:../Dave/Generated/src/IO004/IO004.c **** 
 132:../Dave/Generated/src/IO004/IO004.c **** 	   
 133:../Dave/Generated/src/IO004/IO004.c **** 
 134:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 4 based on User configuration */
 135:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->OMR = 0U<< 4;
  40              		.loc 1 135 0
  41 0004 40F20003 		movw	r3, #:lower16:IO004_Handle1
  42 0008 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  43 000c 5B68     		ldr	r3, [r3, #4]
  44 000e 4FF00002 		mov	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
 136:../Dave/Generated/src/IO004/IO004.c ****   
 137:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD4_Msk));
  46              		.loc 1 137 0
  47 0014 40F20003 		movw	r3, #:lower16:IO004_Handle1
  48 0018 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  49 001c 5A68     		ldr	r2, [r3, #4]
  50 001e 40F20003 		movw	r3, #:lower16:IO004_Handle1
  51 0022 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  52 0026 5B68     		ldr	r3, [r3, #4]
  53 0028 1B6C     		ldr	r3, [r3, #64]
  54 002a 23F4E023 		bic	r3, r3, #458752
  55 002e 1364     		str	r3, [r2, #64]
 138:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD4_Pos) & \
  56              		.loc 1 138 0
  57 0030 40F20003 		movw	r3, #:lower16:IO004_Handle1
  58 0034 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  59 0038 5A68     		ldr	r2, [r3, #4]
  60 003a 40F20003 		movw	r3, #:lower16:IO004_Handle1
  61 003e C0F20003 		movt	r3, #:upper16:IO004_Handle1
  62 0042 5B68     		ldr	r3, [r3, #4]
  63 0044 1B6C     		ldr	r3, [r3, #64]
  64 0046 43F48023 		orr	r3, r3, #262144
  65 004a 1364     		str	r3, [r2, #64]
 139:../Dave/Generated/src/IO004/IO004.c ****                                           PORT0_PDR0_PD4_Msk);
 140:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->IOCR4 |= (0U << 3);   
  66              		.loc 1 140 0
  67 004c 40F20003 		movw	r3, #:lower16:IO004_Handle1
  68 0050 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  69 0054 5A68     		ldr	r2, [r3, #4]
  70 0056 40F20003 		movw	r3, #:lower16:IO004_Handle1
  71 005a C0F20003 		movt	r3, #:upper16:IO004_Handle1
  72 005e 5B68     		ldr	r3, [r3, #4]
  73 0060 5B69     		ldr	r3, [r3, #20]
  74 0062 5361     		str	r3, [r2, #20]
 141:../Dave/Generated/src/IO004/IO004.c **** 
 142:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 0 based on User configuration */
 143:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->OMR = 0U<< 0;
  75              		.loc 1 143 0
  76 0064 40F20003 		movw	r3, #:lower16:IO004_Handle10
  77 0068 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  78 006c 5B68     		ldr	r3, [r3, #4]
  79 006e 4FF00002 		mov	r2, #0
  80 0072 5A60     		str	r2, [r3, #4]
 144:../Dave/Generated/src/IO004/IO004.c ****   
 145:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD0_Msk));
  81              		.loc 1 145 0
  82 0074 40F20003 		movw	r3, #:lower16:IO004_Handle10
  83 0078 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  84 007c 5A68     		ldr	r2, [r3, #4]
  85 007e 40F20003 		movw	r3, #:lower16:IO004_Handle10
  86 0082 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  87 0086 5B68     		ldr	r3, [r3, #4]
  88 0088 1B6C     		ldr	r3, [r3, #64]
  89 008a 23F00703 		bic	r3, r3, #7
  90 008e 1364     		str	r3, [r2, #64]
 146:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD0_Pos) & \
  91              		.loc 1 146 0
  92 0090 40F20003 		movw	r3, #:lower16:IO004_Handle10
  93 0094 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  94 0098 5A68     		ldr	r2, [r3, #4]
  95 009a 40F20003 		movw	r3, #:lower16:IO004_Handle10
  96 009e C0F20003 		movt	r3, #:upper16:IO004_Handle10
  97 00a2 5B68     		ldr	r3, [r3, #4]
  98 00a4 1B6C     		ldr	r3, [r3, #64]
  99 00a6 43F00403 		orr	r3, r3, #4
 100 00aa 1364     		str	r3, [r2, #64]
 147:../Dave/Generated/src/IO004/IO004.c ****                                           PORT0_PDR0_PD0_Msk);
 148:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->IOCR0 |= (0U << 3);   
 101              		.loc 1 148 0
 102 00ac 40F20003 		movw	r3, #:lower16:IO004_Handle10
 103 00b0 C0F20003 		movt	r3, #:upper16:IO004_Handle10
 104 00b4 5A68     		ldr	r2, [r3, #4]
 105 00b6 40F20003 		movw	r3, #:lower16:IO004_Handle10
 106 00ba C0F20003 		movt	r3, #:upper16:IO004_Handle10
 107 00be 5B68     		ldr	r3, [r3, #4]
 108 00c0 1B69     		ldr	r3, [r3, #16]
 109 00c2 1361     		str	r3, [r2, #16]
 149:../Dave/Generated/src/IO004/IO004.c **** 
 150:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 3 Port 0 based on User configuration */
 151:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->OMR = 0U<< 0;
 110              		.loc 1 151 0
 111 00c4 40F20003 		movw	r3, #:lower16:IO004_Handle11
 112 00c8 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 113 00cc 5B68     		ldr	r3, [r3, #4]
 114 00ce 4FF00002 		mov	r2, #0
 115 00d2 5A60     		str	r2, [r3, #4]
 152:../Dave/Generated/src/IO004/IO004.c ****   
 153:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD0_Msk));
 116              		.loc 1 153 0
 117 00d4 40F20003 		movw	r3, #:lower16:IO004_Handle11
 118 00d8 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 119 00dc 5A68     		ldr	r2, [r3, #4]
 120 00de 40F20003 		movw	r3, #:lower16:IO004_Handle11
 121 00e2 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 122 00e6 5B68     		ldr	r3, [r3, #4]
 123 00e8 1B6C     		ldr	r3, [r3, #64]
 124 00ea 23F00703 		bic	r3, r3, #7
 125 00ee 1364     		str	r3, [r2, #64]
 154:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD0_Pos) & \
 126              		.loc 1 154 0
 127 00f0 40F20003 		movw	r3, #:lower16:IO004_Handle11
 128 00f4 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 129 00f8 5A68     		ldr	r2, [r3, #4]
 130 00fa 40F20003 		movw	r3, #:lower16:IO004_Handle11
 131 00fe C0F20003 		movt	r3, #:upper16:IO004_Handle11
 132 0102 5B68     		ldr	r3, [r3, #4]
 133 0104 1B6C     		ldr	r3, [r3, #64]
 134 0106 43F00403 		orr	r3, r3, #4
 135 010a 1364     		str	r3, [r2, #64]
 155:../Dave/Generated/src/IO004/IO004.c ****                                           PORT3_PDR0_PD0_Msk);
 156:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->IOCR0 |= (0U << 3);   
 136              		.loc 1 156 0
 137 010c 40F20003 		movw	r3, #:lower16:IO004_Handle11
 138 0110 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 139 0114 5A68     		ldr	r2, [r3, #4]
 140 0116 40F20003 		movw	r3, #:lower16:IO004_Handle11
 141 011a C0F20003 		movt	r3, #:upper16:IO004_Handle11
 142 011e 5B68     		ldr	r3, [r3, #4]
 143 0120 1B69     		ldr	r3, [r3, #16]
 144 0122 1361     		str	r3, [r2, #16]
 157:../Dave/Generated/src/IO004/IO004.c **** 
 158:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 1 based on User configuration */
 159:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->OMR = 0U<< 1;
 145              		.loc 1 159 0
 146 0124 40F20003 		movw	r3, #:lower16:IO004_Handle12
 147 0128 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 148 012c 5B68     		ldr	r3, [r3, #4]
 149 012e 4FF00002 		mov	r2, #0
 150 0132 5A60     		str	r2, [r3, #4]
 160:../Dave/Generated/src/IO004/IO004.c ****   
 161:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD1_Msk));
 151              		.loc 1 161 0
 152 0134 40F20003 		movw	r3, #:lower16:IO004_Handle12
 153 0138 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 154 013c 5A68     		ldr	r2, [r3, #4]
 155 013e 40F20003 		movw	r3, #:lower16:IO004_Handle12
 156 0142 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 157 0146 5B68     		ldr	r3, [r3, #4]
 158 0148 1B6C     		ldr	r3, [r3, #64]
 159 014a 23F07003 		bic	r3, r3, #112
 160 014e 1364     		str	r3, [r2, #64]
 162:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD1_Pos) & \
 161              		.loc 1 162 0
 162 0150 40F20003 		movw	r3, #:lower16:IO004_Handle12
 163 0154 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 164 0158 5A68     		ldr	r2, [r3, #4]
 165 015a 40F20003 		movw	r3, #:lower16:IO004_Handle12
 166 015e C0F20003 		movt	r3, #:upper16:IO004_Handle12
 167 0162 5B68     		ldr	r3, [r3, #4]
 168 0164 1B6C     		ldr	r3, [r3, #64]
 169 0166 43F04003 		orr	r3, r3, #64
 170 016a 1364     		str	r3, [r2, #64]
 163:../Dave/Generated/src/IO004/IO004.c ****                                           PORT0_PDR0_PD1_Msk);
 164:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->IOCR0 |= (0U << 11);   
 171              		.loc 1 164 0
 172 016c 40F20003 		movw	r3, #:lower16:IO004_Handle12
 173 0170 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 174 0174 5A68     		ldr	r2, [r3, #4]
 175 0176 40F20003 		movw	r3, #:lower16:IO004_Handle12
 176 017a C0F20003 		movt	r3, #:upper16:IO004_Handle12
 177 017e 5B68     		ldr	r3, [r3, #4]
 178 0180 1B69     		ldr	r3, [r3, #16]
 179 0182 1361     		str	r3, [r2, #16]
 165:../Dave/Generated/src/IO004/IO004.c **** 
 166:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 2 based on User configuration */
 167:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->OMR = 0U<< 2;
 180              		.loc 1 167 0
 181 0184 40F20003 		movw	r3, #:lower16:IO004_Handle2
 182 0188 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 183 018c 5B68     		ldr	r3, [r3, #4]
 184 018e 4FF00002 		mov	r2, #0
 185 0192 5A60     		str	r2, [r3, #4]
 168:../Dave/Generated/src/IO004/IO004.c ****   
 169:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD2_Msk));
 186              		.loc 1 169 0
 187 0194 40F20003 		movw	r3, #:lower16:IO004_Handle2
 188 0198 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 189 019c 5A68     		ldr	r2, [r3, #4]
 190 019e 40F20003 		movw	r3, #:lower16:IO004_Handle2
 191 01a2 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 192 01a6 5B68     		ldr	r3, [r3, #4]
 193 01a8 1B6C     		ldr	r3, [r3, #64]
 194 01aa 23F4E063 		bic	r3, r3, #1792
 195 01ae 1364     		str	r3, [r2, #64]
 170:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD2_Pos) & \
 196              		.loc 1 170 0
 197 01b0 40F20003 		movw	r3, #:lower16:IO004_Handle2
 198 01b4 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 199 01b8 5A68     		ldr	r2, [r3, #4]
 200 01ba 40F20003 		movw	r3, #:lower16:IO004_Handle2
 201 01be C0F20003 		movt	r3, #:upper16:IO004_Handle2
 202 01c2 5B68     		ldr	r3, [r3, #4]
 203 01c4 1B6C     		ldr	r3, [r3, #64]
 204 01c6 43F48063 		orr	r3, r3, #1024
 205 01ca 1364     		str	r3, [r2, #64]
 171:../Dave/Generated/src/IO004/IO004.c ****                                           PORT0_PDR0_PD2_Msk);
 172:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->IOCR0 |= (0U << 19);   
 206              		.loc 1 172 0
 207 01cc 40F20003 		movw	r3, #:lower16:IO004_Handle2
 208 01d0 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 209 01d4 5A68     		ldr	r2, [r3, #4]
 210 01d6 40F20003 		movw	r3, #:lower16:IO004_Handle2
 211 01da C0F20003 		movt	r3, #:upper16:IO004_Handle2
 212 01de 5B68     		ldr	r3, [r3, #4]
 213 01e0 1B69     		ldr	r3, [r3, #16]
 214 01e2 1361     		str	r3, [r2, #16]
 173:../Dave/Generated/src/IO004/IO004.c **** 
 174:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 6 based on User configuration */
 175:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->OMR = 0U<< 6;
 215              		.loc 1 175 0
 216 01e4 40F20003 		movw	r3, #:lower16:IO004_Handle4
 217 01e8 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 218 01ec 5B68     		ldr	r3, [r3, #4]
 219 01ee 4FF00002 		mov	r2, #0
 220 01f2 5A60     		str	r2, [r3, #4]
 176:../Dave/Generated/src/IO004/IO004.c ****   
 177:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD6_Msk));
 221              		.loc 1 177 0
 222 01f4 40F20003 		movw	r3, #:lower16:IO004_Handle4
 223 01f8 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 224 01fc 5A68     		ldr	r2, [r3, #4]
 225 01fe 40F20003 		movw	r3, #:lower16:IO004_Handle4
 226 0202 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 227 0206 5B68     		ldr	r3, [r3, #4]
 228 0208 1B6C     		ldr	r3, [r3, #64]
 229 020a 23F0E063 		bic	r3, r3, #117440512
 230 020e 1364     		str	r3, [r2, #64]
 178:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD6_Pos) & \
 231              		.loc 1 178 0
 232 0210 40F20003 		movw	r3, #:lower16:IO004_Handle4
 233 0214 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 234 0218 5A68     		ldr	r2, [r3, #4]
 235 021a 40F20003 		movw	r3, #:lower16:IO004_Handle4
 236 021e C0F20003 		movt	r3, #:upper16:IO004_Handle4
 237 0222 5B68     		ldr	r3, [r3, #4]
 238 0224 1B6C     		ldr	r3, [r3, #64]
 239 0226 43F08063 		orr	r3, r3, #67108864
 240 022a 1364     		str	r3, [r2, #64]
 179:../Dave/Generated/src/IO004/IO004.c ****                                           PORT0_PDR0_PD6_Msk);
 180:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->IOCR4 |= (0U << 19);   
 241              		.loc 1 180 0
 242 022c 40F20003 		movw	r3, #:lower16:IO004_Handle4
 243 0230 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 244 0234 5A68     		ldr	r2, [r3, #4]
 245 0236 40F20003 		movw	r3, #:lower16:IO004_Handle4
 246 023a C0F20003 		movt	r3, #:upper16:IO004_Handle4
 247 023e 5B68     		ldr	r3, [r3, #4]
 248 0240 5B69     		ldr	r3, [r3, #20]
 249 0242 5361     		str	r3, [r2, #20]
 181:../Dave/Generated/src/IO004/IO004.c **** 
 182:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 12 based on User configuration */
 183:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->OMR = 0U<< 12;
 250              		.loc 1 183 0
 251 0244 40F20003 		movw	r3, #:lower16:IO004_Handle5
 252 0248 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 253 024c 5B68     		ldr	r3, [r3, #4]
 254 024e 4FF00002 		mov	r2, #0
 255 0252 5A60     		str	r2, [r3, #4]
 184:../Dave/Generated/src/IO004/IO004.c ****   
 185:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->PDR1  &= (uint32_t)(~(PORT0_PDR1_PD12_Msk));
 256              		.loc 1 185 0
 257 0254 40F20003 		movw	r3, #:lower16:IO004_Handle5
 258 0258 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 259 025c 5A68     		ldr	r2, [r3, #4]
 260 025e 40F20003 		movw	r3, #:lower16:IO004_Handle5
 261 0262 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 262 0266 5B68     		ldr	r3, [r3, #4]
 263 0268 5B6C     		ldr	r3, [r3, #68]
 264 026a 23F4E023 		bic	r3, r3, #458752
 265 026e 5364     		str	r3, [r2, #68]
 186:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->PDR1  |= (uint32_t)((4UL << PORT0_PDR1_PD12_Pos) & \
 266              		.loc 1 186 0
 267 0270 40F20003 		movw	r3, #:lower16:IO004_Handle5
 268 0274 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 269 0278 5A68     		ldr	r2, [r3, #4]
 270 027a 40F20003 		movw	r3, #:lower16:IO004_Handle5
 271 027e C0F20003 		movt	r3, #:upper16:IO004_Handle5
 272 0282 5B68     		ldr	r3, [r3, #4]
 273 0284 5B6C     		ldr	r3, [r3, #68]
 274 0286 43F48023 		orr	r3, r3, #262144
 275 028a 5364     		str	r3, [r2, #68]
 187:../Dave/Generated/src/IO004/IO004.c ****                                      PORT0_PDR1_PD12_Msk);
 188:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->IOCR12 |= (3U << 3);   
 276              		.loc 1 188 0
 277 028c 40F20003 		movw	r3, #:lower16:IO004_Handle5
 278 0290 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 279 0294 5A68     		ldr	r2, [r3, #4]
 280 0296 40F20003 		movw	r3, #:lower16:IO004_Handle5
 281 029a C0F20003 		movt	r3, #:upper16:IO004_Handle5
 282 029e 5B68     		ldr	r3, [r3, #4]
 283 02a0 DB69     		ldr	r3, [r3, #28]
 284 02a2 43F01803 		orr	r3, r3, #24
 285 02a6 D361     		str	r3, [r2, #28]
 189:../Dave/Generated/src/IO004/IO004.c **** 
 190:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 3 Port 4 based on User configuration */
 191:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->OMR = 0U<< 4;
 286              		.loc 1 191 0
 287 02a8 40F20003 		movw	r3, #:lower16:IO004_Handle6
 288 02ac C0F20003 		movt	r3, #:upper16:IO004_Handle6
 289 02b0 5B68     		ldr	r3, [r3, #4]
 290 02b2 4FF00002 		mov	r2, #0
 291 02b6 5A60     		str	r2, [r3, #4]
 192:../Dave/Generated/src/IO004/IO004.c ****   
 193:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD4_Msk));
 292              		.loc 1 193 0
 293 02b8 40F20003 		movw	r3, #:lower16:IO004_Handle6
 294 02bc C0F20003 		movt	r3, #:upper16:IO004_Handle6
 295 02c0 5A68     		ldr	r2, [r3, #4]
 296 02c2 40F20003 		movw	r3, #:lower16:IO004_Handle6
 297 02c6 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 298 02ca 5B68     		ldr	r3, [r3, #4]
 299 02cc 1B6C     		ldr	r3, [r3, #64]
 300 02ce 23F4E023 		bic	r3, r3, #458752
 301 02d2 1364     		str	r3, [r2, #64]
 194:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD4_Pos) & \
 302              		.loc 1 194 0
 303 02d4 40F20003 		movw	r3, #:lower16:IO004_Handle6
 304 02d8 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 305 02dc 5A68     		ldr	r2, [r3, #4]
 306 02de 40F20003 		movw	r3, #:lower16:IO004_Handle6
 307 02e2 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 308 02e6 5B68     		ldr	r3, [r3, #4]
 309 02e8 1B6C     		ldr	r3, [r3, #64]
 310 02ea 43F48023 		orr	r3, r3, #262144
 311 02ee 1364     		str	r3, [r2, #64]
 195:../Dave/Generated/src/IO004/IO004.c ****                                           PORT3_PDR0_PD4_Msk);
 196:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->IOCR4 |= (0U << 3);   
 312              		.loc 1 196 0
 313 02f0 40F20003 		movw	r3, #:lower16:IO004_Handle6
 314 02f4 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 315 02f8 5A68     		ldr	r2, [r3, #4]
 316 02fa 40F20003 		movw	r3, #:lower16:IO004_Handle6
 317 02fe C0F20003 		movt	r3, #:upper16:IO004_Handle6
 318 0302 5B68     		ldr	r3, [r3, #4]
 319 0304 5B69     		ldr	r3, [r3, #20]
 320 0306 5361     		str	r3, [r2, #20]
 197:../Dave/Generated/src/IO004/IO004.c **** 
 198:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 0 based on User configuration */
 199:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->OMR = 0U<< 0;
 321              		.loc 1 199 0
 322 0308 40F20003 		movw	r3, #:lower16:IO004_Handle7
 323 030c C0F20003 		movt	r3, #:upper16:IO004_Handle7
 324 0310 5B68     		ldr	r3, [r3, #4]
 325 0312 4FF00002 		mov	r2, #0
 326 0316 5A60     		str	r2, [r3, #4]
 200:../Dave/Generated/src/IO004/IO004.c ****   
 201:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 327              		.loc 1 201 0
 328 0318 40F20003 		movw	r3, #:lower16:IO004_Handle7
 329 031c C0F20003 		movt	r3, #:upper16:IO004_Handle7
 330 0320 5A68     		ldr	r2, [r3, #4]
 331 0322 40F20003 		movw	r3, #:lower16:IO004_Handle7
 332 0326 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 333 032a 5B68     		ldr	r3, [r3, #4]
 334 032c 1B6C     		ldr	r3, [r3, #64]
 335 032e 23F00703 		bic	r3, r3, #7
 336 0332 1364     		str	r3, [r2, #64]
 202:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 337              		.loc 1 202 0
 338 0334 40F20003 		movw	r3, #:lower16:IO004_Handle7
 339 0338 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 340 033c 5A68     		ldr	r2, [r3, #4]
 341 033e 40F20003 		movw	r3, #:lower16:IO004_Handle7
 342 0342 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 343 0346 5B68     		ldr	r3, [r3, #4]
 344 0348 1B6C     		ldr	r3, [r3, #64]
 345 034a 43F00403 		orr	r3, r3, #4
 346 034e 1364     		str	r3, [r2, #64]
 203:../Dave/Generated/src/IO004/IO004.c ****                                           PORT1_PDR0_PD0_Msk);
 204:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->IOCR0 |= (0U << 3);   
 347              		.loc 1 204 0
 348 0350 40F20003 		movw	r3, #:lower16:IO004_Handle7
 349 0354 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 350 0358 5A68     		ldr	r2, [r3, #4]
 351 035a 40F20003 		movw	r3, #:lower16:IO004_Handle7
 352 035e C0F20003 		movt	r3, #:upper16:IO004_Handle7
 353 0362 5B68     		ldr	r3, [r3, #4]
 354 0364 1B69     		ldr	r3, [r3, #16]
 355 0366 1361     		str	r3, [r2, #16]
 205:../Dave/Generated/src/IO004/IO004.c **** 
 206:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 1 based on User configuration */
 207:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->OMR = 0U<< 1;
 356              		.loc 1 207 0
 357 0368 40F20003 		movw	r3, #:lower16:IO004_Handle8
 358 036c C0F20003 		movt	r3, #:upper16:IO004_Handle8
 359 0370 5B68     		ldr	r3, [r3, #4]
 360 0372 4FF00002 		mov	r2, #0
 361 0376 5A60     		str	r2, [r3, #4]
 208:../Dave/Generated/src/IO004/IO004.c ****   
 209:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 362              		.loc 1 209 0
 363 0378 40F20003 		movw	r3, #:lower16:IO004_Handle8
 364 037c C0F20003 		movt	r3, #:upper16:IO004_Handle8
 365 0380 5A68     		ldr	r2, [r3, #4]
 366 0382 40F20003 		movw	r3, #:lower16:IO004_Handle8
 367 0386 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 368 038a 5B68     		ldr	r3, [r3, #4]
 369 038c 1B6C     		ldr	r3, [r3, #64]
 370 038e 23F07003 		bic	r3, r3, #112
 371 0392 1364     		str	r3, [r2, #64]
 210:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 372              		.loc 1 210 0
 373 0394 40F20003 		movw	r3, #:lower16:IO004_Handle8
 374 0398 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 375 039c 5A68     		ldr	r2, [r3, #4]
 376 039e 40F20003 		movw	r3, #:lower16:IO004_Handle8
 377 03a2 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 378 03a6 5B68     		ldr	r3, [r3, #4]
 379 03a8 1B6C     		ldr	r3, [r3, #64]
 380 03aa 43F04003 		orr	r3, r3, #64
 381 03ae 1364     		str	r3, [r2, #64]
 211:../Dave/Generated/src/IO004/IO004.c ****                                           PORT1_PDR0_PD1_Msk);
 212:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->IOCR0 |= (0U << 11);   
 382              		.loc 1 212 0
 383 03b0 40F20003 		movw	r3, #:lower16:IO004_Handle8
 384 03b4 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 385 03b8 5A68     		ldr	r2, [r3, #4]
 386 03ba 40F20003 		movw	r3, #:lower16:IO004_Handle8
 387 03be C0F20003 		movt	r3, #:upper16:IO004_Handle8
 388 03c2 5B68     		ldr	r3, [r3, #4]
 389 03c4 1B69     		ldr	r3, [r3, #16]
 390 03c6 1361     		str	r3, [r2, #16]
 213:../Dave/Generated/src/IO004/IO004.c **** 
 214:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 3 Port 2 based on User configuration */
 215:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->OMR = 0U<< 2;
 391              		.loc 1 215 0
 392 03c8 40F20003 		movw	r3, #:lower16:IO004_Handle9
 393 03cc C0F20003 		movt	r3, #:upper16:IO004_Handle9
 394 03d0 5B68     		ldr	r3, [r3, #4]
 395 03d2 4FF00002 		mov	r2, #0
 396 03d6 5A60     		str	r2, [r3, #4]
 216:../Dave/Generated/src/IO004/IO004.c ****   
 217:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD2_Msk));
 397              		.loc 1 217 0
 398 03d8 40F20003 		movw	r3, #:lower16:IO004_Handle9
 399 03dc C0F20003 		movt	r3, #:upper16:IO004_Handle9
 400 03e0 5A68     		ldr	r2, [r3, #4]
 401 03e2 40F20003 		movw	r3, #:lower16:IO004_Handle9
 402 03e6 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 403 03ea 5B68     		ldr	r3, [r3, #4]
 404 03ec 1B6C     		ldr	r3, [r3, #64]
 405 03ee 23F4E063 		bic	r3, r3, #1792
 406 03f2 1364     		str	r3, [r2, #64]
 218:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD2_Pos) & \
 407              		.loc 1 218 0
 408 03f4 40F20003 		movw	r3, #:lower16:IO004_Handle9
 409 03f8 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 410 03fc 5A68     		ldr	r2, [r3, #4]
 411 03fe 40F20003 		movw	r3, #:lower16:IO004_Handle9
 412 0402 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 413 0406 5B68     		ldr	r3, [r3, #4]
 414 0408 1B6C     		ldr	r3, [r3, #64]
 415 040a 43F48063 		orr	r3, r3, #1024
 416 040e 1364     		str	r3, [r2, #64]
 219:../Dave/Generated/src/IO004/IO004.c ****                                           PORT3_PDR0_PD2_Msk);
 220:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->IOCR0 |= (2U << 19);
 417              		.loc 1 220 0
 418 0410 40F20003 		movw	r3, #:lower16:IO004_Handle9
 419 0414 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 420 0418 5A68     		ldr	r2, [r3, #4]
 421 041a 40F20003 		movw	r3, #:lower16:IO004_Handle9
 422 041e C0F20003 		movt	r3, #:upper16:IO004_Handle9
 423 0422 5B68     		ldr	r3, [r3, #4]
 424 0424 1B69     		ldr	r3, [r3, #16]
 425 0426 43F48013 		orr	r3, r3, #1048576
 426 042a 1361     		str	r3, [r2, #16]
 221:../Dave/Generated/src/IO004/IO004.c **** }
 427              		.loc 1 221 0
 428 042c BD46     		mov	sp, r7
 429 042e 80BC     		pop	{r7}
 430 0430 7047     		bx	lr
 431              		.cfi_endproc
 432              	.LFE112:
 434 0432 00BF     		.section	.text.IO004_DisableOutputDriver,"ax",%progbits
 435              		.align	2
 436              		.global	IO004_DisableOutputDriver
 437              		.thumb
 438              		.thumb_func
 440              	IO004_DisableOutputDriver:
 441              	.LFB113:
 222:../Dave/Generated/src/IO004/IO004.c **** 
 223:../Dave/Generated/src/IO004/IO004.c **** void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
 224:../Dave/Generated/src/IO004/IO004.c **** {
 442              		.loc 1 224 0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 16
 445              		@ frame_needed = 1, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 447 0000 80B4     		push	{r7}
 448              	.LCFI2:
 449              		.cfi_def_cfa_offset 4
 450              		.cfi_offset 7, -4
 451 0002 85B0     		sub	sp, sp, #20
 452              	.LCFI3:
 453              		.cfi_def_cfa_offset 24
 454 0004 00AF     		add	r7, sp, #0
 455              	.LCFI4:
 456              		.cfi_def_cfa_register 7
 457 0006 7860     		str	r0, [r7, #4]
 458 0008 0B46     		mov	r3, r1
 459 000a FB70     		strb	r3, [r7, #3]
 225:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 460              		.loc 1 225 0
 461 000c 7B68     		ldr	r3, [r7, #4]
 462 000e 5B78     		ldrb	r3, [r3, #1]
 463 0010 FB73     		strb	r3, [r7, #15]
 226:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 227:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 464              		.loc 1 227 0
 465 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 466 0014 032B     		cmp	r3, #3
 467 0016 23D8     		bhi	.L3
 228:../Dave/Generated/src/IO004/IO004.c ****   {
 229:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 468              		.loc 1 229 0
 469 0018 7B68     		ldr	r3, [r7, #4]
 470 001a 5B68     		ldr	r3, [r3, #4]
 471 001c 7A68     		ldr	r2, [r7, #4]
 472 001e 5268     		ldr	r2, [r2, #4]
 473 0020 1169     		ldr	r1, [r2, #16]
 474 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 475 0024 4FEAC202 		lsl	r2, r2, #3
 476 0028 02F10302 		add	r2, r2, #3
 477 002c 4FF01F00 		mov	r0, #31
 478 0030 00FA02F2 		lsl	r2, r0, r2
 479 0034 6FEA0202 		mvn	r2, r2
 480 0038 0A40     		ands	r2, r2, r1
 481 003a 1A61     		str	r2, [r3, #16]
 230:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 482              		.loc 1 230 0
 483 003c 7B68     		ldr	r3, [r7, #4]
 484 003e 5B68     		ldr	r3, [r3, #4]
 485 0040 7A68     		ldr	r2, [r7, #4]
 486 0042 5268     		ldr	r2, [r2, #4]
 487 0044 1169     		ldr	r1, [r2, #16]
 488 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 489 0048 02F01F00 		and	r0, r2, #31
 490 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 491 004e 4FEAC202 		lsl	r2, r2, #3
 492 0052 02F10302 		add	r2, r2, #3
 493 0056 00FA02F2 		lsl	r2, r0, r2
 494 005a 0A43     		orrs	r2, r2, r1
 495 005c 1A61     		str	r2, [r3, #16]
 496 005e 88E0     		b	.L2
 497              	.L3:
 231:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 498              		.loc 1 231 0
 499 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 500 0062 032B     		cmp	r3, #3
 501 0064 2AD9     		bls	.L5
 502              		.loc 1 231 0 is_stmt 0 discriminator 1
 503 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 504 0068 072B     		cmp	r3, #7
 505 006a 27D8     		bhi	.L5
 232:../Dave/Generated/src/IO004/IO004.c ****   {
 233:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 506              		.loc 1 233 0 is_stmt 1
 507 006c FB7B     		ldrb	r3, [r7, #15]
 508 006e A3F10403 		sub	r3, r3, #4
 509 0072 FB73     		strb	r3, [r7, #15]
 234:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 510              		.loc 1 234 0
 511 0074 7B68     		ldr	r3, [r7, #4]
 512 0076 5B68     		ldr	r3, [r3, #4]
 513 0078 7A68     		ldr	r2, [r7, #4]
 514 007a 5268     		ldr	r2, [r2, #4]
 515 007c 5169     		ldr	r1, [r2, #20]
 516 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 517 0080 4FEAC202 		lsl	r2, r2, #3
 518 0084 02F10302 		add	r2, r2, #3
 519 0088 4FF01F00 		mov	r0, #31
 520 008c 00FA02F2 		lsl	r2, r0, r2
 521 0090 6FEA0202 		mvn	r2, r2
 522 0094 0A40     		ands	r2, r2, r1
 523 0096 5A61     		str	r2, [r3, #20]
 235:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 524              		.loc 1 235 0
 525 0098 7B68     		ldr	r3, [r7, #4]
 526 009a 5B68     		ldr	r3, [r3, #4]
 527 009c 7A68     		ldr	r2, [r7, #4]
 528 009e 5268     		ldr	r2, [r2, #4]
 529 00a0 5169     		ldr	r1, [r2, #20]
 530 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 531 00a4 02F01F00 		and	r0, r2, #31
 532 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 533 00aa 4FEAC202 		lsl	r2, r2, #3
 534 00ae 02F10302 		add	r2, r2, #3
 535 00b2 00FA02F2 		lsl	r2, r0, r2
 536 00b6 0A43     		orrs	r2, r2, r1
 537 00b8 5A61     		str	r2, [r3, #20]
 538 00ba 5AE0     		b	.L2
 539              	.L5:
 236:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 540              		.loc 1 236 0
 541 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 542 00be 072B     		cmp	r3, #7
 543 00c0 2AD9     		bls	.L6
 544              		.loc 1 236 0 is_stmt 0 discriminator 1
 545 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 546 00c4 0B2B     		cmp	r3, #11
 547 00c6 27D8     		bhi	.L6
 237:../Dave/Generated/src/IO004/IO004.c ****   {
 238:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 548              		.loc 1 238 0 is_stmt 1
 549 00c8 FB7B     		ldrb	r3, [r7, #15]
 550 00ca A3F10803 		sub	r3, r3, #8
 551 00ce FB73     		strb	r3, [r7, #15]
 239:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 552              		.loc 1 239 0
 553 00d0 7B68     		ldr	r3, [r7, #4]
 554 00d2 5B68     		ldr	r3, [r3, #4]
 555 00d4 7A68     		ldr	r2, [r7, #4]
 556 00d6 5268     		ldr	r2, [r2, #4]
 557 00d8 9169     		ldr	r1, [r2, #24]
 558 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 559 00dc 4FEAC202 		lsl	r2, r2, #3
 560 00e0 02F10302 		add	r2, r2, #3
 561 00e4 4FF01F00 		mov	r0, #31
 562 00e8 00FA02F2 		lsl	r2, r0, r2
 563 00ec 6FEA0202 		mvn	r2, r2
 564 00f0 0A40     		ands	r2, r2, r1
 565 00f2 9A61     		str	r2, [r3, #24]
 240:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 566              		.loc 1 240 0
 567 00f4 7B68     		ldr	r3, [r7, #4]
 568 00f6 5B68     		ldr	r3, [r3, #4]
 569 00f8 7A68     		ldr	r2, [r7, #4]
 570 00fa 5268     		ldr	r2, [r2, #4]
 571 00fc 9169     		ldr	r1, [r2, #24]
 572 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 573 0100 02F01F00 		and	r0, r2, #31
 574 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 575 0106 4FEAC202 		lsl	r2, r2, #3
 576 010a 02F10302 		add	r2, r2, #3
 577 010e 00FA02F2 		lsl	r2, r0, r2
 578 0112 0A43     		orrs	r2, r2, r1
 579 0114 9A61     		str	r2, [r3, #24]
 580 0116 2CE0     		b	.L2
 581              	.L6:
 241:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 582              		.loc 1 241 0
 583 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 584 011a 0B2B     		cmp	r3, #11
 585 011c 29D9     		bls	.L2
 586              		.loc 1 241 0 is_stmt 0 discriminator 1
 587 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 588 0120 0F2B     		cmp	r3, #15
 589 0122 26D8     		bhi	.L2
 242:../Dave/Generated/src/IO004/IO004.c ****   {
 243:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 590              		.loc 1 243 0 is_stmt 1
 591 0124 FB7B     		ldrb	r3, [r7, #15]
 592 0126 A3F10C03 		sub	r3, r3, #12
 593 012a FB73     		strb	r3, [r7, #15]
 244:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 594              		.loc 1 244 0
 595 012c 7B68     		ldr	r3, [r7, #4]
 596 012e 5B68     		ldr	r3, [r3, #4]
 597 0130 7A68     		ldr	r2, [r7, #4]
 598 0132 5268     		ldr	r2, [r2, #4]
 599 0134 D169     		ldr	r1, [r2, #28]
 600 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 601 0138 4FEAC202 		lsl	r2, r2, #3
 602 013c 02F10302 		add	r2, r2, #3
 603 0140 4FF01F00 		mov	r0, #31
 604 0144 00FA02F2 		lsl	r2, r0, r2
 605 0148 6FEA0202 		mvn	r2, r2
 606 014c 0A40     		ands	r2, r2, r1
 607 014e DA61     		str	r2, [r3, #28]
 245:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 608              		.loc 1 245 0
 609 0150 7B68     		ldr	r3, [r7, #4]
 610 0152 5B68     		ldr	r3, [r3, #4]
 611 0154 7A68     		ldr	r2, [r7, #4]
 612 0156 5268     		ldr	r2, [r2, #4]
 613 0158 D169     		ldr	r1, [r2, #28]
 614 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 615 015c 02F01F00 		and	r0, r2, #31
 616 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 617 0162 4FEAC202 		lsl	r2, r2, #3
 618 0166 02F10302 		add	r2, r2, #3
 619 016a 00FA02F2 		lsl	r2, r0, r2
 620 016e 0A43     		orrs	r2, r2, r1
 621 0170 DA61     		str	r2, [r3, #28]
 622              	.L2:
 246:../Dave/Generated/src/IO004/IO004.c ****   }
 247:../Dave/Generated/src/IO004/IO004.c ****   else
 248:../Dave/Generated/src/IO004/IO004.c ****   {
 249:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 250:../Dave/Generated/src/IO004/IO004.c ****   }
 251:../Dave/Generated/src/IO004/IO004.c **** 
 252:../Dave/Generated/src/IO004/IO004.c **** }
 623              		.loc 1 252 0
 624 0172 07F11407 		add	r7, r7, #20
 625 0176 BD46     		mov	sp, r7
 626 0178 80BC     		pop	{r7}
 627 017a 7047     		bx	lr
 628              		.cfi_endproc
 629              	.LFE113:
 631              		.section	.text.IO004_EnableOutputDriver,"ax",%progbits
 632              		.align	2
 633              		.global	IO004_EnableOutputDriver
 634              		.thumb
 635              		.thumb_func
 637              	IO004_EnableOutputDriver:
 638              	.LFB114:
 253:../Dave/Generated/src/IO004/IO004.c **** 
 254:../Dave/Generated/src/IO004/IO004.c **** void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
 255:../Dave/Generated/src/IO004/IO004.c **** {
 639              		.loc 1 255 0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 16
 642              		@ frame_needed = 1, uses_anonymous_args = 0
 643              		@ link register save eliminated.
 644 0000 80B4     		push	{r7}
 645              	.LCFI5:
 646              		.cfi_def_cfa_offset 4
 647              		.cfi_offset 7, -4
 648 0002 85B0     		sub	sp, sp, #20
 649              	.LCFI6:
 650              		.cfi_def_cfa_offset 24
 651 0004 00AF     		add	r7, sp, #0
 652              	.LCFI7:
 653              		.cfi_def_cfa_register 7
 654 0006 7860     		str	r0, [r7, #4]
 655 0008 0B46     		mov	r3, r1
 656 000a FB70     		strb	r3, [r7, #3]
 256:../Dave/Generated/src/IO004/IO004.c **** 
 257:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 657              		.loc 1 257 0
 658 000c 7B68     		ldr	r3, [r7, #4]
 659 000e 5B78     		ldrb	r3, [r3, #1]
 660 0010 FB73     		strb	r3, [r7, #15]
 258:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 259:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 661              		.loc 1 259 0
 662 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 663 0014 032B     		cmp	r3, #3
 664 0016 23D8     		bhi	.L8
 260:../Dave/Generated/src/IO004/IO004.c ****   {
 261:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 665              		.loc 1 261 0
 666 0018 7B68     		ldr	r3, [r7, #4]
 667 001a 5B68     		ldr	r3, [r3, #4]
 668 001c 7A68     		ldr	r2, [r7, #4]
 669 001e 5268     		ldr	r2, [r2, #4]
 670 0020 1169     		ldr	r1, [r2, #16]
 671 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 672 0024 4FEAC202 		lsl	r2, r2, #3
 673 0028 02F10302 		add	r2, r2, #3
 674 002c 4FF01F00 		mov	r0, #31
 675 0030 00FA02F2 		lsl	r2, r0, r2
 676 0034 6FEA0202 		mvn	r2, r2
 677 0038 0A40     		ands	r2, r2, r1
 678 003a 1A61     		str	r2, [r3, #16]
 262:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 679              		.loc 1 262 0
 680 003c 7B68     		ldr	r3, [r7, #4]
 681 003e 5B68     		ldr	r3, [r3, #4]
 682 0040 7A68     		ldr	r2, [r7, #4]
 683 0042 5268     		ldr	r2, [r2, #4]
 684 0044 1169     		ldr	r1, [r2, #16]
 685 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 686 0048 02F01F00 		and	r0, r2, #31
 687 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 688 004e 4FEAC202 		lsl	r2, r2, #3
 689 0052 02F10302 		add	r2, r2, #3
 690 0056 00FA02F2 		lsl	r2, r0, r2
 691 005a 0A43     		orrs	r2, r2, r1
 692 005c 1A61     		str	r2, [r3, #16]
 693 005e 88E0     		b	.L7
 694              	.L8:
 263:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 695              		.loc 1 263 0
 696 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 697 0062 032B     		cmp	r3, #3
 698 0064 2AD9     		bls	.L10
 699              		.loc 1 263 0 is_stmt 0 discriminator 1
 700 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 701 0068 072B     		cmp	r3, #7
 702 006a 27D8     		bhi	.L10
 264:../Dave/Generated/src/IO004/IO004.c ****   {
 265:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 703              		.loc 1 265 0 is_stmt 1
 704 006c FB7B     		ldrb	r3, [r7, #15]
 705 006e A3F10403 		sub	r3, r3, #4
 706 0072 FB73     		strb	r3, [r7, #15]
 266:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 707              		.loc 1 266 0
 708 0074 7B68     		ldr	r3, [r7, #4]
 709 0076 5B68     		ldr	r3, [r3, #4]
 710 0078 7A68     		ldr	r2, [r7, #4]
 711 007a 5268     		ldr	r2, [r2, #4]
 712 007c 5169     		ldr	r1, [r2, #20]
 713 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 714 0080 4FEAC202 		lsl	r2, r2, #3
 715 0084 02F10302 		add	r2, r2, #3
 716 0088 4FF01F00 		mov	r0, #31
 717 008c 00FA02F2 		lsl	r2, r0, r2
 718 0090 6FEA0202 		mvn	r2, r2
 719 0094 0A40     		ands	r2, r2, r1
 720 0096 5A61     		str	r2, [r3, #20]
 267:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 721              		.loc 1 267 0
 722 0098 7B68     		ldr	r3, [r7, #4]
 723 009a 5B68     		ldr	r3, [r3, #4]
 724 009c 7A68     		ldr	r2, [r7, #4]
 725 009e 5268     		ldr	r2, [r2, #4]
 726 00a0 5169     		ldr	r1, [r2, #20]
 727 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 728 00a4 02F01F00 		and	r0, r2, #31
 729 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 730 00aa 4FEAC202 		lsl	r2, r2, #3
 731 00ae 02F10302 		add	r2, r2, #3
 732 00b2 00FA02F2 		lsl	r2, r0, r2
 733 00b6 0A43     		orrs	r2, r2, r1
 734 00b8 5A61     		str	r2, [r3, #20]
 735 00ba 5AE0     		b	.L7
 736              	.L10:
 268:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 737              		.loc 1 268 0
 738 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 739 00be 072B     		cmp	r3, #7
 740 00c0 2AD9     		bls	.L11
 741              		.loc 1 268 0 is_stmt 0 discriminator 1
 742 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 743 00c4 0B2B     		cmp	r3, #11
 744 00c6 27D8     		bhi	.L11
 269:../Dave/Generated/src/IO004/IO004.c ****   {
 270:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 745              		.loc 1 270 0 is_stmt 1
 746 00c8 FB7B     		ldrb	r3, [r7, #15]
 747 00ca A3F10803 		sub	r3, r3, #8
 748 00ce FB73     		strb	r3, [r7, #15]
 271:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 749              		.loc 1 271 0
 750 00d0 7B68     		ldr	r3, [r7, #4]
 751 00d2 5B68     		ldr	r3, [r3, #4]
 752 00d4 7A68     		ldr	r2, [r7, #4]
 753 00d6 5268     		ldr	r2, [r2, #4]
 754 00d8 9169     		ldr	r1, [r2, #24]
 755 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 756 00dc 4FEAC202 		lsl	r2, r2, #3
 757 00e0 02F10302 		add	r2, r2, #3
 758 00e4 4FF01F00 		mov	r0, #31
 759 00e8 00FA02F2 		lsl	r2, r0, r2
 760 00ec 6FEA0202 		mvn	r2, r2
 761 00f0 0A40     		ands	r2, r2, r1
 762 00f2 9A61     		str	r2, [r3, #24]
 272:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 763              		.loc 1 272 0
 764 00f4 7B68     		ldr	r3, [r7, #4]
 765 00f6 5B68     		ldr	r3, [r3, #4]
 766 00f8 7A68     		ldr	r2, [r7, #4]
 767 00fa 5268     		ldr	r2, [r2, #4]
 768 00fc 9169     		ldr	r1, [r2, #24]
 769 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 770 0100 02F01F00 		and	r0, r2, #31
 771 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 772 0106 4FEAC202 		lsl	r2, r2, #3
 773 010a 02F10302 		add	r2, r2, #3
 774 010e 00FA02F2 		lsl	r2, r0, r2
 775 0112 0A43     		orrs	r2, r2, r1
 776 0114 9A61     		str	r2, [r3, #24]
 777 0116 2CE0     		b	.L7
 778              	.L11:
 273:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 779              		.loc 1 273 0
 780 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 781 011a 0B2B     		cmp	r3, #11
 782 011c 29D9     		bls	.L7
 783              		.loc 1 273 0 is_stmt 0 discriminator 1
 784 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 785 0120 0F2B     		cmp	r3, #15
 786 0122 26D8     		bhi	.L7
 274:../Dave/Generated/src/IO004/IO004.c ****   {
 275:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 787              		.loc 1 275 0 is_stmt 1
 788 0124 FB7B     		ldrb	r3, [r7, #15]
 789 0126 A3F10C03 		sub	r3, r3, #12
 790 012a FB73     		strb	r3, [r7, #15]
 276:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 791              		.loc 1 276 0
 792 012c 7B68     		ldr	r3, [r7, #4]
 793 012e 5B68     		ldr	r3, [r3, #4]
 794 0130 7A68     		ldr	r2, [r7, #4]
 795 0132 5268     		ldr	r2, [r2, #4]
 796 0134 D169     		ldr	r1, [r2, #28]
 797 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 798 0138 4FEAC202 		lsl	r2, r2, #3
 799 013c 02F10302 		add	r2, r2, #3
 800 0140 4FF01F00 		mov	r0, #31
 801 0144 00FA02F2 		lsl	r2, r0, r2
 802 0148 6FEA0202 		mvn	r2, r2
 803 014c 0A40     		ands	r2, r2, r1
 804 014e DA61     		str	r2, [r3, #28]
 277:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 805              		.loc 1 277 0
 806 0150 7B68     		ldr	r3, [r7, #4]
 807 0152 5B68     		ldr	r3, [r3, #4]
 808 0154 7A68     		ldr	r2, [r7, #4]
 809 0156 5268     		ldr	r2, [r2, #4]
 810 0158 D169     		ldr	r1, [r2, #28]
 811 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 812 015c 02F01F00 		and	r0, r2, #31
 813 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 814 0162 4FEAC202 		lsl	r2, r2, #3
 815 0166 02F10302 		add	r2, r2, #3
 816 016a 00FA02F2 		lsl	r2, r0, r2
 817 016e 0A43     		orrs	r2, r2, r1
 818 0170 DA61     		str	r2, [r3, #28]
 819              	.L7:
 278:../Dave/Generated/src/IO004/IO004.c ****   }
 279:../Dave/Generated/src/IO004/IO004.c ****   else
 280:../Dave/Generated/src/IO004/IO004.c ****   {
 281:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 282:../Dave/Generated/src/IO004/IO004.c ****   }
 283:../Dave/Generated/src/IO004/IO004.c **** }
 820              		.loc 1 283 0
 821 0172 07F11407 		add	r7, r7, #20
 822 0176 BD46     		mov	sp, r7
 823 0178 80BC     		pop	{r7}
 824 017a 7047     		bx	lr
 825              		.cfi_endproc
 826              	.LFE114:
 828              		.text
 829              	.Letext0:
 830              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 831              		.file 3 "C:\\DAVE3_workspace\\ws3.1.10\\Test4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/IO00
 832              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 833              		.file 5 "C:\\DAVE3_workspace\\ws3.1.10\\Test4500\\Dave\\Generated\\inc\\DAVESupport/../../inc/IO00
DEFINED SYMBOLS
                            *ABS*:00000000 IO004.c
C:\Users\Carlos\AppData\Local\Temp\ccIA5QjQ.s:20     .text.IO004_Init:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\ccIA5QjQ.s:25     .text.IO004_Init:00000000 IO004_Init
C:\Users\Carlos\AppData\Local\Temp\ccIA5QjQ.s:435    .text.IO004_DisableOutputDriver:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\ccIA5QjQ.s:440    .text.IO004_DisableOutputDriver:00000000 IO004_DisableOutputDriver
C:\Users\Carlos\AppData\Local\Temp\ccIA5QjQ.s:632    .text.IO004_EnableOutputDriver:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\ccIA5QjQ.s:637    .text.IO004_EnableOutputDriver:00000000 IO004_EnableOutputDriver
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.6730aed6a8e49268c462cbcb73e91a8e
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.91819d6149ee56f9404d69053d48d018
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.82a8db895dc146da001475dd68223522
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.ec21866ed24322af6d30be63c4791501
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9

UNDEFINED SYMBOLS
IO004_Handle1
IO004_Handle10
IO004_Handle11
IO004_Handle12
IO004_Handle2
IO004_Handle4
IO004_Handle5
IO004_Handle6
IO004_Handle7
IO004_Handle8
IO004_Handle9
