# VLSI Physical Design for ASICs
## Objective
The objective of VLSI (Very Large Scale Integration) physical design for ASICs (Application-Specific Integrated Circuits) is to transform a logical design description (RTL - Register Transfer Level) into a physical layout that can be fabricated as an integrated circuit. This involves translating the high-level functional representation of the circuit into a physical implementation that meets design constraints, performance targets, and manufacturability requirements.

# SKILL OUTCOMES
+ Architectural Design
+ RTL Design / Behavioral Modeling
+ Floorplanning
+ placement
+ clock Tree Synthesis
+ Routing

# INSTALLATION
https://github.com/kunalg123/riscv_workshop_collaterals/blob/master/run.sh
+ Download the run.sh
+ Open terminal
+ cd Downloads
+ ./run.sh
  
# COURSE CONTENT COVERAGE
## DAY 1 
<img width="536" alt="image" src="https://github.com/PoojaR07/pes_asic_class/assets/135737910/e31d7c49-7160-443f-b73f-585cde8f3419">

![Screenshot from 2023-08-20 19-54-45](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/5160f5dc-0d92-42c1-9383-2ddc4770535b)

![Screenshot from 2023-08-20 19-55-25](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/7e1ddd07-05ee-4f07-bf76-8f05ce31b79b)

![Screenshot from 2023-08-20 21-16-47](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/61d6ec00-0ea2-49fa-af58-4f08a9297197)

![Screenshot from 2023-08-20 21-20-30](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/bf6d2202-d05d-42dc-8335-6d3221d27e59)
![Screenshot from 2023-08-20 21-22-48](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/96053eaf-0ea6-42f6-9deb-396e1b4ff7c7)

![Screenshot from 2023-08-20 21-43-23](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/2db681f1-d0cf-47a6-a38d-22bee6813bf7)

![Screenshot from 2023-08-20 22-11-56](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/c33e952f-3a79-4665-a240-00a2128597bc)

![Screenshot from 2023-08-20 22-11-30](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/b6418cf7-5ede-4cf7-8ad0-fb2ae02b9dfe)

![Screenshot from 2023-08-20 22-15-08](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/31cca5f3-1466-4548-a77d-73baf1c684a0)

![Screenshot from 2023-08-20 22-14-46](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/0642867f-ccb3-4ea6-8fbe-30b88c2a9bd5)

<img width="453" alt="image" src="https://github.com/Veda1809/pes_asic_class/assets/142098395/8c63e751-8882-4b1e-a2f8-84da628ee604">

<img width="454" alt="image" src="https://github.com/Veda1809/pes_asic_class/assets/142098395/3954540e-800f-4503-97ef-6c77daacd058">

<img width="430" alt="image" src="https://github.com/Veda1809/pes_asic_class/assets/142098395/3b7aed64-37cd-492f-b9b5-cd840103566a">

![Screenshot from 2023-08-21 21-29-29](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/fa84c6c8-ab12-4aba-831e-e34f04f1ce11)

![Screenshot from 2023-08-21 21-29-58](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/8146a3a0-dd7d-4137-8ecf-11f02d263f97)

![Screenshot from 2023-08-21 21-31-24](https://github.com/NandeeshaSwamy/pes_asic_class/assets/135755149/63e68a8b-35ff-4110-b90c-7145d42391e5)
