<HTML>
<!-- created Dec 13 2011 from lm32.texi line 15 via texi2www -->
<BODY BGCOLOR="FFFFFF">
<A HREF="http://www.rtems.com" target="Text Frame">
  <IMG align=right BORDER=0 SRC="../images/rtems_logo.jpg" ALT="RTEMS Logo"> </A>
<H1>RTEMS 4.10.2 On-Line Library</H1>
<HR>
<HEAD>
<TITLE>Lattice Mico32 Specific Information</TITLE>
<LINK REL="Precedes" HREF="cpu_supplement00081.html">
<LINK REV="Precedes" HREF="">
<LINK REV="Subdocument" HREF="index.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A><IMG ALIGN=MIDDLE SRC="../images/missing-arrow.gif" ALT="prev"></A>
<A HREF="index.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00081.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<H1>Chapter 6: Lattice Mico32 Specific Information</H1>
<MENU>
<LI><A HREF="cpu_supplement00081.html">Lattice Mico32 Specific Information CPU Model Dependent Features</A>
<LI><A HREF="cpu_supplement00082.html">Lattice Mico32 Specific Information Register Architecture</A>
<LI><A HREF="cpu_supplement00083.html">Lattice Mico32 Specific Information Calling Conventions</A>
<LI><A HREF="cpu_supplement00084.html">Lattice Mico32 Specific Information Memory Model</A>
<LI><A HREF="cpu_supplement00085.html">Lattice Mico32 Specific Information Interrupt Processing</A>
<LI><A HREF="cpu_supplement00086.html">Lattice Mico32 Specific Information Default Fatal Error Processing</A>
<LI><A HREF="cpu_supplement00087.html">Lattice Mico32 Specific Information Board Support Packages</A>
</MENU>
<P>
This chaper discusses the Lattice Mico32 architecture dependencies in
this port of RTEMS. The Lattice Mico32 is a 32-bit Harvard, RISC
architecture &quot;soft&quot; microprocessor, available for free with an open IP
core licensing agreement. Although mainly targeted for Lattice FPGA
devices the microprocessor can be implemented on other vendors' FPGAs,
too.
</P>
<H3>Architecture Documents</H3>
<P>
For information on the Lattice Mico32 architecture, refer to the
following documents available from Lattice Semiconductor
`<CODE>http://www.latticesemi.com/</CODE>'.
</P>
<UL>
<LI><CITE>&quot;LatticeMico32 Processor Reference Manual&quot;</CITE>
`<CODE>http://www.latticesemi.com/dynamic/view_document.cfm?document_id=20890</CODE>'
</UL>

<P><HR>
<LINK REL="Precedes" HREF="cpu_supplement00081.html">
<LINK REV="Precedes" HREF="">
<LINK REV="Subdocument" HREF="index.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A><IMG ALIGN=MIDDLE SRC="../images/missing-arrow.gif" ALT="prev"></A>
<A HREF="index.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00081.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<P>Copyright &copy; 1988-2008 <A HREF="http://www.oarcorp.com" target="Text Frame">OAR Corporation</A>
</BODY></HTML>
