<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='929' ll='931' type='void llvm::MachineRegisterInfo::addLiveIn(llvm::MCRegister Reg, llvm::Register vreg = llvm::Register())'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='923'>//===--------------------------------------------------------------------===//
  // LiveIn Management
  //===--------------------------------------------------------------------===//

  /// addLiveIn - Add the specified register as a live-in.  Note that it
  /// is an error to add the same register to the same set more than once.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='603' u='c' c='_ZN4llvm13MIRParserImpl17parseRegisterInfoERNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='652' u='c' c='_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='115' u='c' c='_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEN4llvm10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='637' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4114' u='c' c='_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='315' u='c' c='_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='402' u='c' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='585' u='c' c='_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='635' u='c' c='_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='724' u='c' c='_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='406' u='c' c='_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='274' u='c' c='_ZNK4llvm17BPFTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='843' u='c' c='_ZNK4llvm21HexagonTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='874' u='c' c='_ZNK4llvm21HexagonTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='464' u='c' c='_ZNK4llvm19LanaiTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='654' u='c' c='_ZNK4llvm20MSP430TargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='110' u='c' c='_ZN12_GLOBAL__N_124MipsIncomingValueHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1250' u='c' c='_ZL9addLiveInRN4llvm15MachineFunctionEjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='80' u='c' c='_ZN4llvm16MipsFunctionInfo17initGlobalBaseRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='108' u='c' c='_ZN4llvm16MipsFunctionInfo17initGlobalBaseRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='143' u='c' c='_ZN4llvm16MipsFunctionInfo17initGlobalBaseRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3209' u='c' c='_ZL16unpackFromRegLocRN4llvm12SelectionDAGENS_7SDValueERKNS_11CCValAssignERKNS_5SDLocERKNS_19RISCVTargetLoweringE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3288' u='c' c='_ZL23unpackF64OnRV32DSoftABIRN4llvm12SelectionDAGENS_7SDValueERKNS_11CCValAssignERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3300' u='c' c='_ZL23unpackF64OnRV32DSoftABIRN4llvm12SelectionDAGENS_7SDValueERKNS_11CCValAssignERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3546' u='c' c='_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='419' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='447' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='554' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1430' u='c' c='_ZNK4llvm21SystemZTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp' l='729' u='c' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1105' u='c' c='_ZNK4llvm25WebAssemblyTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='948' u='c' c='_ZN12_GLOBAL__N_122WebAssemblyRegStackify20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='305' u='c' c='_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1313' u='c' c='_ZNK4llvm19XCoreTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1364' u='c' c='_ZNK4llvm19XCoreTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/Assembler.cpp' l='196' u='c' c='_ZN4llvm8exegesis16assembleToStreamERKNS0_14ExegesisTargetESt10unique_ptrINS_17LLVMTargetMachineESt14default_deleteIS5_EENS_8ArrayRefIjEENS9_INS0_13Re7426203'/>
