

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Thu Jun 13 11:27:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7750677|  7750677|  25.810 ms|  25.810 ms|  7750677|  7750677|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop21_loop22_loop23_loop24_loop25_loop26  |  7750675|  7750675|        21|          1|          1|  7750656|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      718|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      309|    -|
|Memory               |      105|     -|       32|       33|    0|
|Multiplexer          |        -|     -|        -|      243|    -|
|Register             |        -|     -|     1210|      384|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      105|     7|     1703|     1687|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        7|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_5ns_7ns_11_1_1_U16              |mul_5ns_7ns_11_1_1              |        0|   0|    0|   33|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  309|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U17  |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_12s_6ns_7s_16_4_1_U18           |mac_muladd_12s_6ns_7s_16_4_1           |         i0 * i1 + i2|
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    +-------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |v76_U  |node5_v76_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |v77_U  |node5_v77_RAM_AUTO_1R1W  |      105|   0|   0|    0|  53824|   32|     1|      1722368|
    +-------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total  |                         |      105|  32|  33|    0|  53840|   64|     2|      1722880|
    +-------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln169_1_fu_315_p2               |         +|   0|  0|  30|          23|           1|
    |add_ln169_fu_762_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln170_1_fu_477_p2               |         +|   0|  0|  25|          18|           1|
    |add_ln170_fu_836_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln171_1_fu_463_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln171_fu_551_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln172_1_fu_449_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln172_fu_571_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln173_1_fu_435_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln173_fu_612_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln174_fu_733_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln182_1_fu_966_p2               |         +|   0|  0|  17|          12|          12|
    |add_ln182_2_fu_984_p2               |         +|   0|  0|  17|          12|          12|
    |add_ln182_fu_942_p2                 |         +|   0|  0|  17|          10|          10|
    |empty_15_fu_857_p2                  |         +|   0|  0|  14|           7|           3|
    |empty_17_fu_804_p2                  |         +|   0|  0|  14|           7|           7|
    |empty_18_fu_911_p2                  |         +|   0|  0|  14|           7|           7|
    |empty_24_fu_817_p2                  |         +|   0|  0|  19|          12|          12|
    |empty_fu_795_p2                     |         +|   0|  0|  14|           7|           3|
    |sub_ln182_1_fu_978_p2               |         -|   0|  0|  17|          12|          12|
    |sub_ln182_fu_960_p2                 |         -|   0|  0|  17|          12|          12|
    |and_ln169_1_fu_339_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln169_2_fu_387_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln169_3_fu_357_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln169_fu_534_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln170_1_fu_381_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln170_2_fu_393_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln170_fu_546_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln171_1_fu_417_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln171_fu_594_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln172_fu_599_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter20  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5    |       and|   0|  0|   2|           1|           1|
    |ap_condition_458                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_476                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op232_write_state21    |       and|   0|  0|   2|           1|           1|
    |cmp66_not_fu_693_p2                 |      icmp|   0|  0|  12|           4|           2|
    |cmp69_not_fu_876_p2                 |      icmp|   0|  0|  10|           2|           3|
    |cmp72_not_fu_881_p2                 |      icmp|   0|  0|  10|           2|           3|
    |empty_29_fu_687_p2                  |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln169_fu_309_p2                |      icmp|   0|  0|  30|          23|          21|
    |icmp_ln170_fu_321_p2                |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln171_fu_351_p2                |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln172_fu_345_p2                |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln173_fu_333_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln174_fu_528_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln176_fu_727_p2                |      icmp|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |brmerge12_fu_892_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_16_fu_863_p2                  |        or|   0|  0|   7|           7|           7|
    |empty_19_fu_649_p2                  |        or|   0|  0|   2|           2|           2|
    |empty_28_fu_663_p2                  |        or|   0|  0|   2|           2|           2|
    |or_ln170_1_fu_375_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln170_fu_363_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln171_1_fu_405_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln171_fu_399_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln172_1_fu_589_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln172_2_fu_429_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln172_fu_423_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln173_1_fu_622_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln173_2_fu_628_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln173_fu_618_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln176_fu_703_p2                  |        or|   0|  0|   2|           2|           2|
    |tmp_fu_886_p2                       |        or|   0|  0|   2|           1|           1|
    |select_ln169_1_fu_768_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln169_fu_829_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln170_1_fu_842_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln170_2_fu_483_p3            |    select|   0|  0|  18|           1|           1|
    |select_ln170_fu_539_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln171_1_fu_564_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln171_2_fu_469_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln171_fu_557_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln172_1_fu_605_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln172_2_fu_455_p3            |    select|   0|  0|  11|           1|           1|
    |select_ln172_fu_577_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln173_1_fu_641_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln173_2_fu_441_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln173_fu_633_p3              |    select|   0|  0|   5|           1|           1|
    |v87_fu_1007_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln169_fu_327_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln170_fu_369_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_fu_411_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln172_fu_584_p2                 |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 718|         356|         267|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten105_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten12_load   |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten34_load   |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten65_load   |   9|          2|   18|         36|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   10|         20|
    |ap_sig_allocacmp_v78_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_v79_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_v80_load                |   9|          2|    2|          4|
    |ap_sig_allocacmp_v81_load                |   9|          2|    2|          4|
    |ap_sig_allocacmp_v82_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_v83_load                |   9|          2|    5|         10|
    |indvar_flatten105_fu_156                 |   9|          2|   23|         46|
    |indvar_flatten12_fu_132                  |   9|          2|   11|         22|
    |indvar_flatten34_fu_140                  |   9|          2|   12|         24|
    |indvar_flatten65_fu_148                  |   9|          2|   18|         36|
    |indvar_flatten_fu_124                    |   9|          2|   10|         20|
    |real_start                               |   9|          2|    1|          2|
    |v111_blk_n                               |   9|          2|    1|          2|
    |v112_blk_n                               |   9|          2|    1|          2|
    |v78_fu_152                               |   9|          2|    6|         12|
    |v79_fu_144                               |   9|          2|    6|         12|
    |v80_fu_136                               |   9|          2|    2|          4|
    |v81_fu_128                               |   9|          2|    2|          4|
    |v82_fu_120                               |   9|          2|    5|         10|
    |v83_fu_116                               |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 243|         54|  205|        410|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |and_ln169_3_reg_1130                              |   1|   0|    1|          0|
    |and_ln170_1_reg_1145                              |   1|   0|    1|          0|
    |and_ln170_2_reg_1150                              |   1|   0|    1|          0|
    |and_ln171_1_reg_1171                              |   1|   0|    1|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg                        |   1|   0|    1|          0|
    |brmerge12_reg_1263                                |   1|   0|    1|          0|
    |cmp66_not_reg_1213                                |   1|   0|    1|          0|
    |empty_15_reg_1254                                 |   7|   0|    7|          0|
    |empty_20_reg_1228                                 |  11|   0|   11|          0|
    |empty_24_reg_1239                                 |  12|   0|   12|          0|
    |empty_29_reg_1208                                 |   1|   0|    1|          0|
    |empty_reg_1234                                    |   7|   0|    7|          0|
    |empty_reg_1234_pp0_iter4_reg                      |   7|   0|    7|          0|
    |icmp_ln170_reg_1118                               |   1|   0|    1|          0|
    |icmp_ln176_reg_1218                               |   1|   0|    1|          0|
    |indvar_flatten105_fu_156                          |  23|   0|   23|          0|
    |indvar_flatten12_fu_132                           |  11|   0|   11|          0|
    |indvar_flatten34_fu_140                           |  12|   0|   12|          0|
    |indvar_flatten65_fu_148                           |  18|   0|   18|          0|
    |indvar_flatten_fu_124                             |  10|   0|   10|          0|
    |or_ln170_1_reg_1140                               |   1|   0|    1|          0|
    |or_ln170_reg_1135                                 |   1|   0|    1|          0|
    |or_ln171_1_reg_1161                               |   1|   0|    1|          0|
    |or_ln171_reg_1156                                 |   1|   0|    1|          0|
    |or_ln172_2_reg_1177                               |   1|   0|    1|          0|
    |select_ln169_1_reg_1222                           |   6|   0|    6|          0|
    |select_ln171_1_reg_1182                           |   2|   0|    2|          0|
    |select_ln172_1_reg_1189                           |   2|   0|    2|          0|
    |select_ln173_1_reg_1202                           |   5|   0|    5|          0|
    |select_ln173_reg_1196                             |   5|   0|    5|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp_6_reg_1259                                    |   1|   0|    1|          0|
    |v104_addr_reg_1277                                |  12|   0|   12|          0|
    |v104_load_reg_1298                                |  32|   0|   32|          0|
    |v112_read_reg_1267                                |  32|   0|   32|          0|
    |v76_addr_reg_1282                                 |   4|   0|    4|          0|
    |v78_fu_152                                        |   6|   0|    6|          0|
    |v79_fu_144                                        |   6|   0|    6|          0|
    |v80_fu_136                                        |   2|   0|    2|          0|
    |v81_fu_128                                        |   2|   0|    2|          0|
    |v82_fu_120                                        |   5|   0|    5|          0|
    |v83_fu_116                                        |   5|   0|    5|          0|
    |v85_reg_1293                                      |  32|   0|   32|          0|
    |v87_reg_1308                                      |  32|   0|   32|          0|
    |v88_reg_1313                                      |  32|   0|   32|          0|
    |v89_reg_1318                                      |  32|   0|   32|          0|
    |xor_ln169_reg_1125                                |   1|   0|    1|          0|
    |xor_ln171_reg_1166                                |   1|   0|    1|          0|
    |and_ln169_3_reg_1130                              |  64|  32|    1|          0|
    |brmerge12_reg_1263                                |  64|  32|    1|          0|
    |cmp66_not_reg_1213                                |  64|  32|    1|          0|
    |empty_29_reg_1208                                 |  64|  32|    1|          0|
    |icmp_ln170_reg_1118                               |  64|  32|    1|          0|
    |icmp_ln176_reg_1218                               |  64|  32|    1|          0|
    |select_ln171_1_reg_1182                           |  64|  32|    2|          0|
    |select_ln172_1_reg_1189                           |  64|  32|    2|          0|
    |select_ln173_1_reg_1202                           |  64|  32|    5|          0|
    |select_ln173_reg_1196                             |  64|  32|    5|          0|
    |tmp_6_reg_1259                                    |  64|  32|    1|          0|
    |v76_addr_reg_1282                                 |  64|  32|    4|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1210| 384|  467|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node5|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node5|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         node5|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v112_dout            |   in|   32|     ap_fifo|          v112|       pointer|
|v112_num_data_valid  |   in|   17|     ap_fifo|          v112|       pointer|
|v112_fifo_cap        |   in|   17|     ap_fifo|          v112|       pointer|
|v112_empty_n         |   in|    1|     ap_fifo|          v112|       pointer|
|v112_read            |  out|    1|     ap_fifo|          v112|       pointer|
|v111_din             |  out|   32|     ap_fifo|          v111|       pointer|
|v111_num_data_valid  |   in|   17|     ap_fifo|          v111|       pointer|
|v111_fifo_cap        |   in|   17|     ap_fifo|          v111|       pointer|
|v111_full_n          |   in|    1|     ap_fifo|          v111|       pointer|
|v111_write           |  out|    1|     ap_fifo|          v111|       pointer|
|v104_address0        |  out|   12|   ap_memory|          v104|         array|
|v104_ce0             |  out|    1|   ap_memory|          v104|         array|
|v104_q0              |   in|   32|   ap_memory|          v104|         array|
+---------------------+-----+-----+------------+--------------+--------------+

