// Seed: 3748435994
`default_nettype wire
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    output id_11,
    input id_12,
    output id_13,
    output logic id_14,
    output id_15,
    input logic id_16,
    input id_17,
    input logic id_18
);
  logic id_19;
  assign id_19 = id_4;
  assign id_15 = id_7;
  type_30(
      id_15, (1)
  );
  assign id_9 = id_16;
  always @(1 or posedge id_3) id_1 = id_18;
endmodule
