
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012251                       # Number of seconds simulated
sim_ticks                                 12251385000                       # Number of ticks simulated
final_tick                                12251385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 462172                       # Simulator instruction rate (inst/s)
host_op_rate                                   695667                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              262590545                       # Simulator tick rate (ticks/s)
host_mem_usage                               10369332                       # Number of bytes of host memory used
host_seconds                                    46.66                       # Real time elapsed on the host
sim_insts                                    21563018                       # Number of instructions simulated
sim_ops                                      32456920                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           30848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           20032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               50880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        30848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          30848                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              482                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              313                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  795                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2517919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1635080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4153000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2517919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2517919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2517919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1635080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               4153000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       313.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1595                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          795                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   50880                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    50880                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                36                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                89                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    12251045000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    795                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      540                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      202                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       40                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          161                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     308.869565                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    199.300277                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    290.968279                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            48     29.81%     29.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           40     24.84%     54.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           22     13.66%     68.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           17     10.56%     78.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      3.11%     81.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      7.45%     89.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.24%     90.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      3.11%     93.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      6.21%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           161                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        30848                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        20032                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2517919.402581830509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1635080.441925545456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          482                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          313                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16437500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     12975750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34102.70                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     41456.07                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      14507000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 29413250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3975000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18247.80                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36997.80                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          4.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       4.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       629                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.12                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    15410119.50                       # Average gap between requests
system.mem_ctrl.pageHitRate                     79.12                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    250470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2527560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5443500                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                247680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         28667580                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4161120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2920175940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2968713270                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.316544                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           12238754750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        354500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   12165098000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     10836000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9373000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     62863500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3148740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6748800                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                430080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         39010800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6758400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2912860080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2979243885                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.176089                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           12235038250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        730500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3900000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   12132315500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     17599500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11295000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     85544500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2327110                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2327110                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            120770                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1763534                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4607                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                144                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1763534                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1753194                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10340                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          889                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    10994561                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2570884                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            80                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            36                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9591342                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           148                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         24502771                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             123983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       26045240                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2327110                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1757801                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24231202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  242066                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1006                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   9591239                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   281                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           24477311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.596667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.669836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2545950     10.40%     10.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4780601     19.53%     29.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 17150760     70.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24477311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.094973                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.062951                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2421951                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1564827                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18956430                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1413070                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 121033                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               37680830                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                394256                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 121033                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3433674                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  493807                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1388                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19252411                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1174998                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               37251177                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                218020                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 509407                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  17348                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               12                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            45687499                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              85220747                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54821825                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3878                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              39841096                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5846403                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1817566                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11721338                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2826821                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           7723421                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           788683                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   36835217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 107                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  34939076                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             50628                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4378403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6308636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             95                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      24477311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.427407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.710580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3184426     13.01%     13.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7646694     31.24%     44.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13646191     55.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24477311                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     62      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   114      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  120      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5296345     88.60%     88.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                680645     11.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               321      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              21279636     60.90%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2926      0.01%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    23      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   78      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  116      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 223      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11076475     31.70%     92.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2578209      7.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              70      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            428      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               34939076                       # Type of FU issued
system.cpu.iq.rate                           1.425923                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5977545                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.171085                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          100379080                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          41211878                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     34420838                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4556                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2047                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1985                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               40913745                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2555                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4967709                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1448199                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        27391                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       377014                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 121033                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  194426                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2028                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            36835324                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1703                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11721338                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2826821                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 45                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1984                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            198                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          58770                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        62272                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               121042                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              34618926                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              10994556                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            320150                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     13565440                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2012879                       # Number of branches executed
system.cpu.iew.exec_stores                    2570884                       # Number of stores executed
system.cpu.iew.exec_rate                     1.412858                       # Inst execution rate
system.cpu.iew.wb_sent                       34554696                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      34422823                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  29418125                       # num instructions producing a value
system.cpu.iew.wb_consumers                  31499223                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.404854                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.933932                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4174050                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            120839                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     24164313                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.343176                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.843409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5871114     24.30%     24.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4129478     17.09%     41.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14163721     58.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     24164313                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21563018                       # Number of instructions committed
system.cpu.commit.committedOps               32456920                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       12722946                       # Number of memory references committed
system.cpu.commit.loads                      10273139                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1989191                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1975                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  32455378                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 4360                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          105      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         19729940     60.79%     60.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2924      0.01%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              76      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            222      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10273075     31.65%     92.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2449392      7.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          32456920                       # Class of committed instruction
system.cpu.commit.bw_lim_events              14163721                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     46631562                       # The number of ROB reads
system.cpu.rob.rob_writes                    73574940                       # The number of ROB writes
system.cpu.timesIdled                             310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           25460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    21563018                       # Number of Instructions Simulated
system.cpu.committedOps                      32456920                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.136333                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.136333                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.880024                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.880024                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 50169764                       # number of integer regfile reads
system.cpu.int_regfile_writes                29972066                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3828                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1507                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10044707                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12309540                       # number of cc regfile writes
system.cpu.misc_regfile_reads                17755443                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           243.541466                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8476491                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          26406.514019                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   243.541466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          67813065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         67813065                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6026556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6026556                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2449614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2449614                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      8476170                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8476170                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8476170                       # number of overall hits
system.cpu.dcache.overall_hits::total         8476170                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          193                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          423                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          423                       # number of overall misses
system.cpu.dcache.overall_misses::total           423                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19463000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19463000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17276000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17276000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     36739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     36739000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36739000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6026786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6026786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2449807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2449807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      8476593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8476593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8476593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8476593                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84621.739130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84621.739130                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89512.953368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89512.953368                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86853.427896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86853.427896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86853.427896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86853.427896                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.dcache.writebacks::total                34                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          191                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16963000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16963000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28633500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28633500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28633500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28633500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89773.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89773.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88811.518325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88811.518325                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89200.934579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89200.934579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89200.934579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89200.934579                       # average overall mshr miss latency
system.cpu.dcache.replacements                     67                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.715427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9591118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19259.273092                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.715427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          76730410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         76730410                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9590620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9590620                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9590620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9590620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9590620                       # number of overall hits
system.cpu.icache.overall_hits::total         9590620                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          619                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           619                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          619                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            619                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          619                       # number of overall misses
system.cpu.icache.overall_misses::total           619                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48946000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48946000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     48946000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48946000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48946000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48946000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9591239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9591239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9591239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9591239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9591239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9591239                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79072.697900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79072.697900                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79072.697900                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79072.697900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79072.697900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79072.697900                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          499                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          499                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          499                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          499                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40591500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40591500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40591500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40591500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40591500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40591500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81345.691383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81345.691383                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81345.691383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81345.691383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81345.691383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81345.691383                       # average overall mshr miss latency
system.cpu.icache.replacements                    242                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1129                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 628                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            34                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               275                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                191                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               191                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            629                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          709                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1947                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    54528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                820                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006098                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.077896                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      815     99.39%     99.39% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.61%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  820                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               632500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1245000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              802999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              654.795249                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    852                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  795                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.071698                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   376.449074                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   278.346176                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.091907                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.067956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.159862                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          795                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          656                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.194092                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7619                       # Number of tag accesses
system.l2cache.tags.data_accesses                7619                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks           34                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           34                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  23                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              8                       # number of overall hits
system.l2cache.overall_hits::total                 23                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          191                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            191                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          483                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          605                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           483                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           313                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               796                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          483                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          313                       # number of overall misses
system.l2cache.overall_misses::total              796                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16676500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16676500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     39679000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11389500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     51068500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     39679000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     28066000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     67745000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     39679000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     28066000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     67745000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks           34                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           34                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          191                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          498                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          130                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          628                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          498                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          321                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             819                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          498                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          321                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            819                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.969880                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.938462                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.963376                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.969880                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.975078                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.971917                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.969880                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.975078                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.971917                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 87311.518325                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 87311.518325                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 82151.138716                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 93356.557377                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84410.743802                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 82151.138716                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 89667.731629                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85106.783920                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 82151.138716                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 89667.731629                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85106.783920                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          191                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          191                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          483                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          605                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          483                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          313                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          796                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          483                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          313                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          796                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     16294500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     16294500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38715000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11145500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     49860500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     38715000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     27440000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     66155000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     38715000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     27440000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     66155000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.969880                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.938462                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.963376                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.969880                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.975078                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.971917                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.969880                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.975078                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.971917                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 85311.518325                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 85311.518325                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 80155.279503                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91356.557377                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82414.049587                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 80155.279503                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 87667.731629                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83109.296482                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 80155.279503                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 87667.731629                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83109.296482                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            795                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 604                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                191                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               191                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            604                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1590                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        50880                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                795                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      795    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  795                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               397500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1987500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              654.795444                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    795                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  795                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   376.449192                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   278.346253                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011488                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.008494                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.019983                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          795                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          656                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.024261                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13515                       # Number of tag accesses
system.l3cache.tags.data_accesses               13515                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          191                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            191                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          482                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          604                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           482                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           313                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               795                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          482                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          313                       # number of overall misses
system.l3cache.overall_misses::total              795                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     14575500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     14575500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     34377000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     10047500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     44424500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     34377000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     24623000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     59000000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     34377000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     24623000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     59000000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          191                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          191                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          482                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          604                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          482                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          313                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             795                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          482                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          313                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            795                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 76311.518325                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 76311.518325                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71321.576763                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 82356.557377                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73550.496689                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 71321.576763                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 78667.731629                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 74213.836478                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 71321.576763                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 78667.731629                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 74213.836478                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          191                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          191                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          482                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          604                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          482                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          313                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          795                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          482                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          313                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          795                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     14193500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     14193500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33413000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9803500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     43216500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     33413000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     23997000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     57410000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     33413000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     23997000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     57410000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 74311.518325                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 74311.518325                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69321.576763                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80356.557377                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71550.496689                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69321.576763                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 76667.731629                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 72213.836478                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69321.576763                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 76667.731629                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 72213.836478                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12251385000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                604                       # Transaction distribution
system.membus.trans_dist::ReadExReq               191                       # Transaction distribution
system.membus.trans_dist::ReadExResp              191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           604                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 795                       # Request fanout histogram
system.membus.reqLayer0.occupancy              397500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2159250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------