// Seed: 505159828
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    output wand id_2
);
  logic [-1 : -1  **  1] id_4;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd2
) (
    input tri0 id_0,
    output supply1 _id_1,
    output wand id_2,
    input tri id_3
);
  logic [-1 : id_1] id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2
  );
endmodule
module module_2 (
    output supply0 id_0,
    input  uwire   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
endmodule
module module_3 (
    output tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4,
    output supply1 id_5
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2
  );
endmodule
