{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462396420682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462396420684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 16:13:40 2016 " "Processing started: Wed May 04 16:13:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462396420684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462396420684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462396420684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1462396421338 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(154) " "Verilog HDL information at piano.sv(154): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(272) " "Verilog HDL information at piano.sv(272): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 272 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(285) " "Verilog HDL information at piano.sv(285): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(298) " "Verilog HDL information at piano.sv(298): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(310) " "Verilog HDL information at piano.sv(310): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 310 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(322) " "Verilog HDL information at piano.sv(322): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 322 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(335) " "Verilog HDL information at piano.sv(335): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 335 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(347) " "Verilog HDL information at piano.sv(347): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 347 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(359) " "Verilog HDL information at piano.sv(359): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 359 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(374) " "Verilog HDL information at piano.sv(374): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 374 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(387) " "Verilog HDL information at piano.sv(387): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 387 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(399) " "Verilog HDL information at piano.sv(399): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 399 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(411) " "Verilog HDL information at piano.sv(411): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 411 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(424) " "Verilog HDL information at piano.sv(424): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(436) " "Verilog HDL information at piano.sv(436): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 436 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(448) " "Verilog HDL information at piano.sv(448): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 448 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN piano.sv(2) " "Verilog HDL Declaration information at piano.sv(2): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462396429128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.sv 1 1 " "Found 1 design units, including 1 entities, in source file piano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396429129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429477 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396429477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(561) " "Verilog HDL information at pianocontroller.sv(561): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 561 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(614) " "Verilog HDL information at pianocontroller.sv(614): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 614 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(667) " "Verilog HDL information at pianocontroller.sv(667): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 667 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(721) " "Verilog HDL information at pianocontroller.sv(721): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 721 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396429486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianocontroller.sv 5 5 " "Found 5 design units, including 5 entities, in source file pianocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pianocontroller " "Found entity 1: pianocontroller" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429487 ""} { "Info" "ISGN_ENTITY_NAME" "2 onesec " "Found entity 2: onesec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429487 ""} { "Info" "ISGN_ENTITY_NAME" "3 halfsec " "Found entity 3: halfsec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429487 ""} { "Info" "ISGN_ENTITY_NAME" "4 hhalfsec " "Found entity 4: hhalfsec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429487 ""} { "Info" "ISGN_ENTITY_NAME" "5 hhhalfsec " "Found entity 5: hhhalfsec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396429487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musictoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file musictoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 musictoplevel " "Found entity 1: musictoplevel" {  } { { "musictoplevel.sv" "" { Text "U:/audio_interface_notes/musictoplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396429493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396429493 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "o22 pianocontroller.sv(475) " "SystemVerilog error at pianocontroller.sv(475): can't resolve implicit port connection(s) to instance \"o22\" without a module declaration or an extern equivalent" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 475 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Quartus II" 0 -1 1462396429496 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "o28 pianocontroller.sv(481) " "SystemVerilog error at pianocontroller.sv(481): can't resolve implicit port connection(s) to instance \"o28\" without a module declaration or an extern equivalent" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 481 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Quartus II" 0 -1 1462396429496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/audio_interface_notes/output_files/audio_interface.map.smsg " "Generated suppressed messages file U:/audio_interface_notes/output_files/audio_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462396429570 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462396429714 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 04 16:13:49 2016 " "Processing ended: Wed May 04 16:13:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462396429714 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462396429714 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462396429714 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462396429714 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462396430477 ""}
