

================================================================
== Vitis HLS Report for 'ipv4_drop_optional_ip_header_512_s'
================================================================
* Date:           Sat Mar 18 14:34:30 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ipv4_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.114 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       80|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      150|    -|
|Register             |        -|     -|     3950|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3950|      230|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_313_p2               |         +|   0|  0|  12|           4|           3|
    |ap_condition_197                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_253                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_259                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_263                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_267                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_270                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_275                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_279                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_285                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_332                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op118_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op121_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_120_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_134_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_fu_349_p2             |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_condition_303                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_81                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_90                   |        or|   0|  0|   2|           1|           1|
    |select_ln239_fu_359_p3            |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln173_1_fu_402_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln173_fu_437_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  80|          37|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+------+-----------+
    |               Name              | LUT| Input Size| Bits | Total Bits|
    +---------------------------------+----+-----------+------+-----------+
    |ap_done                          |   9|          2|     1|          2|
    |doh_state                        |  54|         10|     3|         30|
    |length_V                         |   9|          2|     4|          8|
    |m_axis_rx_data_internal_blk_n    |   9|          2|     1|          2|
    |m_axis_rx_data_internal_din      |  31|          6|  1024|       6144|
    |prevWord_data_V_1                |  20|          4|   512|       2048|
    |rx_process2dropFifo_blk_n        |   9|          2|     1|          2|
    |rx_process2dropLengthFifo_blk_n  |   9|          2|     1|          2|
    +---------------------------------+----+-----------+------+-----------+
    |Total                            | 150|         30|  1547|       8238|
    +---------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------------+------+----+------+-----------+
    |                Name                |  FF  | LUT| Bits | Const Bits|
    +------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                           |     1|   0|     1|          0|
    |ap_done_reg                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1             |     1|   0|     1|          0|
    |currWord_data_V_5_reg_519           |   512|   0|   512|          0|
    |currWord_data_V_reg_546             |   512|   0|   512|          0|
    |doh_state                           |     3|   0|     3|          0|
    |doh_state_load_reg_511              |     3|   0|     3|          0|
    |icmp_ln1064_reg_601                 |     1|   0|     1|          0|
    |length_V                            |     4|   0|     4|          0|
    |p_Result_27_i_reg_559               |     4|   0|     4|          0|
    |p_Result_32_i_reg_532               |    20|   0|    20|          0|
    |prevWord_data_V_1                   |   512|   0|   512|          0|
    |prevWord_keep_V_1                   |    64|   0|    64|          0|
    |reg_209                             |    64|   0|    64|          0|
    |rx_process2dropFifo_read_1_reg_573  |  1024|   0|  1024|          0|
    |tmp_2_i_reg_569                     |     1|   0|     1|          0|
    |tmp_3_i_reg_542                     |     1|   0|     1|          0|
    |tmp_4_i_reg_515                     |     1|   0|     1|          0|
    |tmp_5_i_reg_597                     |     1|   0|     1|          0|
    |tmp_5_reg_537                       |     1|   0|     1|          0|
    |tmp_i_51_reg_581                    |     1|   0|     1|          0|
    |tmp_i_reg_593                       |     1|   0|     1|          0|
    |tmp_reg_564                         |     1|   0|     1|          0|
    |trunc_ln144_5_reg_605               |   512|   0|   512|          0|
    |trunc_ln144_reg_585                 |   512|   0|   512|          0|
    |trunc_ln674_1_reg_527               |   160|   0|   160|          0|
    |trunc_ln674_reg_554                 |    32|   0|    32|          0|
    +------------------------------------+------+----+------+-----------+
    |Total                               |  3950|   0|  3950|          0|
    +------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+-----------------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+-----------------------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_continue                        |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|rx_process2dropFifo_dout           |   in|  1024|     ap_fifo|                rx_process2dropFifo|       pointer|
|rx_process2dropFifo_empty_n        |   in|     1|     ap_fifo|                rx_process2dropFifo|       pointer|
|rx_process2dropFifo_read           |  out|     1|     ap_fifo|                rx_process2dropFifo|       pointer|
|rx_process2dropLengthFifo_dout     |   in|     4|     ap_fifo|          rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_empty_n  |   in|     1|     ap_fifo|          rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_read     |  out|     1|     ap_fifo|          rx_process2dropLengthFifo|       pointer|
|m_axis_rx_data_internal_din        |  out|  1024|     ap_fifo|            m_axis_rx_data_internal|       pointer|
|m_axis_rx_data_internal_full_n     |   in|     1|     ap_fifo|            m_axis_rx_data_internal|       pointer|
|m_axis_rx_data_internal_write      |  out|     1|     ap_fifo|            m_axis_rx_data_internal|       pointer|
+-----------------------------------+-----+------+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%doh_state_load = load i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:211]   --->   Operation 3 'load' 'doh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "%switch_ln211 = switch i3 %doh_state_load, void, i3 6, void, i3 1, void, i3 2, void, i3 3, void, i3 5, void, i3 4, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:211]   --->   Operation 4 'switch' 'switch_ln211' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.51ns)   --->   "%store_ln321 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:321]   --->   Operation 5 'store' 'store_ln321' <Predicate = (doh_state_load == 4)> <Delay = 0.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rx_process2dropFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 6 'nbreadreq' 'tmp_4_i' <Predicate = (doh_state_load == 5)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %tmp_4_i, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:294]   --->   Operation 7 'br' 'br_ln294' <Predicate = (doh_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.16ns)   --->   "%rx_process2dropFifo_read_3 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rx_process2dropFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 8 'read' 'rx_process2dropFifo_read_3' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%currWord_data_V_5 = trunc i1024 %rx_process2dropFifo_read_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 9 'trunc' 'currWord_data_V_5' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%currWord_keep_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rx_process2dropFifo_read_3, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 10 'partselect' 'currWord_keep_V_1' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%currWord_last_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rx_process2dropFifo_read_3, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 11 'bitselect' 'currWord_last_V_3' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i1024 %rx_process2dropFifo_read_3"   --->   Operation 12 'trunc' 'trunc_ln674_1' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_32_i = partselect i20 @_ssdm_op_PartSelect.i20.i1024.i32.i32, i1024 %rx_process2dropFifo_read_3, i32 512, i32 531"   --->   Operation 13 'partselect' 'p_Result_32_i' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rx_process2dropFifo_read_3, i32 532"   --->   Operation 14 'bitselect' 'tmp_5' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %tmp_5, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:304]   --->   Operation 15 'br' 'br_ln304' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.51ns)   --->   "%store_ln306 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:306]   --->   Operation 16 'store' 'store_ln306' <Predicate = (doh_state_load == 5 & tmp_4_i & !tmp_5)> <Delay = 0.51>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln307 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:307]   --->   Operation 17 'br' 'br_ln307' <Predicate = (doh_state_load == 5 & tmp_4_i & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %currWord_last_V_3, void %._crit_edge13.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:308]   --->   Operation 18 'br' 'br_ln308' <Predicate = (doh_state_load == 5 & tmp_4_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.51ns)   --->   "%store_ln310 = store i3 6, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:310]   --->   Operation 19 'store' 'store_ln310' <Predicate = (doh_state_load == 5 & tmp_4_i & tmp_5 & currWord_last_V_3)> <Delay = 0.51>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln311 = br void %._crit_edge13.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:311]   --->   Operation 20 'br' 'br_ln311' <Predicate = (doh_state_load == 5 & tmp_4_i & tmp_5 & currWord_last_V_3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = (doh_state_load == 5 & tmp_4_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln312 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:312]   --->   Operation 22 'br' 'br_ln312' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln313 = br void %ipv4_drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:313]   --->   Operation 23 'br' 'br_ln313' <Predicate = (doh_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rx_process2dropFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_3_i' <Predicate = (doh_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_3_i, void %._crit_edge10.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:273]   --->   Operation 25 'br' 'br_ln273' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%rx_process2dropFifo_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rx_process2dropFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'rx_process2dropFifo_read_2' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %rx_process2dropFifo_read_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'trunc' 'currWord_data_V' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rx_process2dropFifo_read_2, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'partselect' 'currWord_keep_V' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rx_process2dropFifo_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'bitselect' 'currWord_last_V_2' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %rx_process2dropFifo_read_2"   --->   Operation 30 'trunc' 'trunc_ln674' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_27_i = partselect i4 @_ssdm_op_PartSelect.i4.i1024.i32.i32, i1024 %rx_process2dropFifo_read_2, i32 512, i32 515"   --->   Operation 31 'partselect' 'p_Result_27_i' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rx_process2dropFifo_read_2, i32 516"   --->   Operation 32 'bitselect' 'tmp' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %tmp, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:283]   --->   Operation 33 'br' 'br_ln283' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.51ns)   --->   "%store_ln285 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:285]   --->   Operation 34 'store' 'store_ln285' <Predicate = (doh_state_load == 3 & tmp_3_i & !tmp)> <Delay = 0.51>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln286 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:286]   --->   Operation 35 'br' 'br_ln286' <Predicate = (doh_state_load == 3 & tmp_3_i & !tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %currWord_last_V_2, void %._crit_edge11.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:287]   --->   Operation 36 'br' 'br_ln287' <Predicate = (doh_state_load == 3 & tmp_3_i & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.51ns)   --->   "%store_ln289 = store i3 4, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:289]   --->   Operation 37 'store' 'store_ln289' <Predicate = (doh_state_load == 3 & tmp_3_i & tmp & currWord_last_V_2)> <Delay = 0.51>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln290 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:290]   --->   Operation 38 'br' 'br_ln290' <Predicate = (doh_state_load == 3 & tmp_3_i & tmp & currWord_last_V_2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (doh_state_load == 3 & tmp_3_i & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln291 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:291]   --->   Operation 40 'br' 'br_ln291' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln292 = br void %ipv4_drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:292]   --->   Operation 41 'br' 'br_ln292' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rx_process2dropFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 42 'nbreadreq' 'tmp_2_i' <Predicate = (doh_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %tmp_2_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:262]   --->   Operation 43 'br' 'br_ln262' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.16ns)   --->   "%rx_process2dropFifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rx_process2dropFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'read' 'rx_process2dropFifo_read_1' <Predicate = (doh_state_load == 2 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rx_process2dropFifo_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'bitselect' 'currWord_last_V' <Predicate = (doh_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %currWord_last_V, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:266]   --->   Operation 46 'br' 'br_ln266' <Predicate = (doh_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.51ns)   --->   "%store_ln268 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:268]   --->   Operation 47 'store' 'store_ln268' <Predicate = (doh_state_load == 2 & tmp_2_i & currWord_last_V)> <Delay = 0.51>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln269 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:269]   --->   Operation 48 'br' 'br_ln269' <Predicate = (doh_state_load == 2 & tmp_2_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln270 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:270]   --->   Operation 49 'br' 'br_ln270' <Predicate = (doh_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln271 = br void %ipv4_drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:271]   --->   Operation 50 'br' 'br_ln271' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i_51 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rx_process2dropFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 51 'nbreadreq' 'tmp_i_51' <Predicate = (doh_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %tmp_i_51, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:248]   --->   Operation 52 'br' 'br_ln248' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.16ns)   --->   "%rx_process2dropFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rx_process2dropFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'read' 'rx_process2dropFifo_read' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i1024 %rx_process2dropFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 54 'trunc' 'trunc_ln144' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rx_process2dropFifo_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 55 'partselect' 'trunc_ln144_1' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%length_V_load = load i4 %length_V"   --->   Operation 56 'load' 'length_V_load' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln886 = add i4 %length_V_load, i4 14"   --->   Operation 57 'add' 'add_ln886' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln886 = store i4 %add_ln886, i4 %length_V"   --->   Operation 58 'store' 'store_ln886' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.49ns)   --->   "%switch_ln252 = switch i4 %length_V_load, void %._crit_edge7.i, i4 3, void, i4 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:252]   --->   Operation 59 'switch' 'switch_ln252' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.49>
ST_1 : Operation 60 [1/1] (0.51ns)   --->   "%store_ln257 = store i3 2, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:257]   --->   Operation 60 'store' 'store_ln257' <Predicate = (doh_state_load == 1 & tmp_i_51 & length_V_load == 2)> <Delay = 0.51>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln258 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:258]   --->   Operation 61 'br' 'br_ln258' <Predicate = (doh_state_load == 1 & tmp_i_51 & length_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.51ns)   --->   "%store_ln254 = store i3 3, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:254]   --->   Operation 62 'store' 'store_ln254' <Predicate = (doh_state_load == 1 & tmp_i_51 & length_V_load == 3)> <Delay = 0.51>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln255 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:255]   --->   Operation 63 'br' 'br_ln255' <Predicate = (doh_state_load == 1 & tmp_i_51 & length_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (doh_state_load == 1 & tmp_i_51 & length_V_load != 3)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln259 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:259]   --->   Operation 65 'br' 'br_ln259' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln260 = br void %ipv4_drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:260]   --->   Operation 66 'br' 'br_ln260' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.51ns)   --->   "%store_ln330 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:330]   --->   Operation 67 'store' 'store_ln330' <Predicate = (doh_state_load == 6)> <Delay = 0.51>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rx_process2dropLengthFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 68 'nbreadreq' 'tmp_i' <Predicate = (doh_state_load == 7) | (doh_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:214]   --->   Operation 69 'br' 'br_ln214' <Predicate = (doh_state_load == 7) | (doh_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rx_process2dropFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 70 'nbreadreq' 'tmp_5_i' <Predicate = (doh_state_load == 7 & tmp_i) | (doh_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_5_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:214]   --->   Operation 71 'br' 'br_ln214' <Predicate = (doh_state_load == 7 & tmp_i) | (doh_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.16ns)   --->   "%rx_process2dropLengthFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 72 'read' 'rx_process2dropLengthFifo_read' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i) | (doh_state_load == 0 & tmp_i & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln144 = store i4 %rx_process2dropLengthFifo_read, i4 %length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 73 'store' 'store_ln144' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i) | (doh_state_load == 0 & tmp_i & tmp_5_i)> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "%icmp_ln1064 = icmp_eq  i4 %rx_process2dropLengthFifo_read, i4 5"   --->   Operation 74 'icmp' 'icmp_ln1064' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i) | (doh_state_load == 0 & tmp_i & tmp_5_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln1064, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:235]   --->   Operation 75 'br' 'br_ln235' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i) | (doh_state_load == 0 & tmp_i & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.16ns)   --->   "%rx_process2dropFifo_read_4 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rx_process2dropFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'read' 'rx_process2dropFifo_read_4' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln144_5 = trunc i1024 %rx_process2dropFifo_read_4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 77 'trunc' 'trunc_ln144_5' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rx_process2dropFifo_read_4, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 78 'partselect' 'trunc_ln144_3' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rx_process2dropFifo_read_4, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 79 'bitselect' 'tmp_6' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.27ns)   --->   "%select_ln239 = select i1 %tmp_6, i3 6, i3 5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:239]   --->   Operation 80 'select' 'select_ln239' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.51ns)   --->   "%store_ln239 = store i3 %select_ln239, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:239]   --->   Operation 81 'store' 'store_ln239' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.51>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln245 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:245]   --->   Operation 82 'br' 'br_ln245' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i) | (doh_state_load == 0 & tmp_i & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln246 = br void %ipv4_drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:246]   --->   Operation 83 'br' 'br_ln246' <Predicate = (doh_state_load == 7) | (doh_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:196]   --->   Operation 96 'specpipeline' 'specpipeline_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_1"   --->   Operation 97 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_11 = load i64 %prevWord_keep_V_1"   --->   Operation 98 'load' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_23_i = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511"   --->   Operation 99 'partselect' 'p_Result_23_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_24_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_11, i32 4, i32 63"   --->   Operation 100 'partselect' 'p_Result_24_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln173_2 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i5.i60.i32.i480, i5 16, i60 %p_Result_24_i, i32 0, i480 %p_Result_23_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 101 'bitconcatenate' 'or_ln173_2' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i577 %or_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 102 'zext' 'zext_ln173_2' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_rx_data_internal, i1024 %zext_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 103 'write' 'write_ln173' <Predicate = (doh_state_load == 4)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln322 = br void %ipv4_drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:322]   --->   Operation 104 'br' 'br_ln322' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_29_i = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511"   --->   Operation 105 'partselect' 'p_Result_29_i' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_30_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_11, i32 20, i32 63"   --->   Operation 106 'partselect' 'p_Result_30_i' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.12ns)   --->   "%xor_ln173_1 = xor i1 %tmp_5, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 107 'xor' 'xor_ln173_1' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln173_4 = zext i1 %xor_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 108 'zext' 'zext_ln173_4' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i436.i12.i20.i44.i160.i352, i436 0, i12 %zext_ln173_4, i20 %p_Result_32_i, i44 %p_Result_30_i, i160 %trunc_ln674_1, i352 %p_Result_29_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 109 'bitconcatenate' 'p_1' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_rx_data_internal, i1024 %p_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 110 'write' 'write_ln173' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (0.45ns)   --->   "%store_ln303 = store i512 %currWord_data_V_5, i512 %prevWord_data_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:303]   --->   Operation 111 'store' 'store_ln303' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.45>
ST_2 : Operation 112 [1/1] (0.45ns)   --->   "%store_ln303 = store i64 %currWord_keep_V_1, i64 %prevWord_keep_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:303]   --->   Operation 112 'store' 'store_ln303' <Predicate = (doh_state_load == 5 & tmp_4_i)> <Delay = 0.45>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511"   --->   Operation 113 'partselect' 'p_Result_i' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_25_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_11, i32 4, i32 63"   --->   Operation 114 'partselect' 'p_Result_25_i' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%xor_ln173 = xor i1 %tmp, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 115 'xor' 'xor_ln173' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i1 %xor_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 116 'zext' 'zext_ln173_3' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i420.i28.i4.i60.i32.i480, i420 0, i28 %zext_ln173_3, i4 %p_Result_27_i, i60 %p_Result_25_i, i32 %trunc_ln674, i480 %p_Result_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 117 'bitconcatenate' 'p_s' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_rx_data_internal, i1024 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'write' 'write_ln173' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/1] (0.45ns)   --->   "%store_ln282 = store i512 %currWord_data_V, i512 %prevWord_data_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:282]   --->   Operation 119 'store' 'store_ln282' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.45>
ST_2 : Operation 120 [1/1] (0.45ns)   --->   "%store_ln282 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:282]   --->   Operation 120 'store' 'store_ln282' <Predicate = (doh_state_load == 3 & tmp_3_i)> <Delay = 0.45>
ST_2 : Operation 121 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_rx_data_internal, i1024 %rx_process2dropFifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 121 'write' 'write_ln173' <Predicate = (doh_state_load == 2 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 122 [1/1] (0.45ns)   --->   "%store_ln144 = store i512 %trunc_ln144, i512 %prevWord_data_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 122 'store' 'store_ln144' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.45>
ST_2 : Operation 123 [1/1] (0.45ns)   --->   "%store_ln144 = store i64 %trunc_ln144_1, i64 %prevWord_keep_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 123 'store' 'store_ln144' <Predicate = (doh_state_load == 1 & tmp_i_51)> <Delay = 0.45>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_i_52 = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511"   --->   Operation 124 'partselect' 'p_Result_i_52' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_22_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_11, i32 20, i32 63"   --->   Operation 125 'partselect' 'p_Result_22_i' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i21.i44.i160.i352, i21 1048576, i44 %p_Result_22_i, i160 0, i352 %p_Result_i_52" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 126 'bitconcatenate' 'or_ln' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 127 'zext' 'zext_ln173' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_rx_data_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 128 'write' 'write_ln173' <Predicate = (doh_state_load == 6)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln331 = br void %ipv4_drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:331]   --->   Operation 129 'br' 'br_ln331' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.45ns)   --->   "%store_ln144 = store i512 %trunc_ln144_5, i512 %prevWord_data_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 130 'store' 'store_ln144' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.45>
ST_2 : Operation 131 [1/1] (0.45ns)   --->   "%store_ln144 = store i64 %trunc_ln144_3, i64 %prevWord_keep_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 131 'store' 'store_ln144' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.45>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln243 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.hpp:243]   --->   Operation 132 'br' 'br_ln243' <Predicate = (doh_state_load == 7 & tmp_i & tmp_5_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_5_i & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ doh_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_process2dropLengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_process2dropFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ m_axis_rx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
doh_state_load                 (load          ) [ 011]
switch_ln211                   (switch        ) [ 000]
store_ln321                    (store         ) [ 000]
tmp_4_i                        (nbreadreq     ) [ 011]
br_ln294                       (br            ) [ 000]
rx_process2dropFifo_read_3     (read          ) [ 000]
currWord_data_V_5              (trunc         ) [ 011]
currWord_keep_V_1              (partselect    ) [ 011]
currWord_last_V_3              (bitselect     ) [ 010]
trunc_ln674_1                  (trunc         ) [ 011]
p_Result_32_i                  (partselect    ) [ 011]
tmp_5                          (bitselect     ) [ 011]
br_ln304                       (br            ) [ 000]
store_ln306                    (store         ) [ 000]
br_ln307                       (br            ) [ 000]
br_ln308                       (br            ) [ 000]
store_ln310                    (store         ) [ 000]
br_ln311                       (br            ) [ 000]
br_ln0                         (br            ) [ 000]
br_ln312                       (br            ) [ 000]
br_ln313                       (br            ) [ 000]
tmp_3_i                        (nbreadreq     ) [ 011]
br_ln273                       (br            ) [ 000]
rx_process2dropFifo_read_2     (read          ) [ 000]
currWord_data_V                (trunc         ) [ 011]
currWord_keep_V                (partselect    ) [ 011]
currWord_last_V_2              (bitselect     ) [ 010]
trunc_ln674                    (trunc         ) [ 011]
p_Result_27_i                  (partselect    ) [ 011]
tmp                            (bitselect     ) [ 011]
br_ln283                       (br            ) [ 000]
store_ln285                    (store         ) [ 000]
br_ln286                       (br            ) [ 000]
br_ln287                       (br            ) [ 000]
store_ln289                    (store         ) [ 000]
br_ln290                       (br            ) [ 000]
br_ln0                         (br            ) [ 000]
br_ln291                       (br            ) [ 000]
br_ln292                       (br            ) [ 000]
tmp_2_i                        (nbreadreq     ) [ 011]
br_ln262                       (br            ) [ 000]
rx_process2dropFifo_read_1     (read          ) [ 011]
currWord_last_V                (bitselect     ) [ 010]
br_ln266                       (br            ) [ 000]
store_ln268                    (store         ) [ 000]
br_ln269                       (br            ) [ 000]
br_ln270                       (br            ) [ 000]
br_ln271                       (br            ) [ 000]
tmp_i_51                       (nbreadreq     ) [ 011]
br_ln248                       (br            ) [ 000]
rx_process2dropFifo_read       (read          ) [ 000]
trunc_ln144                    (trunc         ) [ 011]
trunc_ln144_1                  (partselect    ) [ 011]
length_V_load                  (load          ) [ 010]
add_ln886                      (add           ) [ 000]
store_ln886                    (store         ) [ 000]
switch_ln252                   (switch        ) [ 000]
store_ln257                    (store         ) [ 000]
br_ln258                       (br            ) [ 000]
store_ln254                    (store         ) [ 000]
br_ln255                       (br            ) [ 000]
br_ln0                         (br            ) [ 000]
br_ln259                       (br            ) [ 000]
br_ln260                       (br            ) [ 000]
store_ln330                    (store         ) [ 000]
tmp_i                          (nbreadreq     ) [ 011]
br_ln214                       (br            ) [ 000]
tmp_5_i                        (nbreadreq     ) [ 011]
br_ln214                       (br            ) [ 000]
rx_process2dropLengthFifo_read (read          ) [ 000]
store_ln144                    (store         ) [ 000]
icmp_ln1064                    (icmp          ) [ 011]
br_ln235                       (br            ) [ 000]
rx_process2dropFifo_read_4     (read          ) [ 000]
trunc_ln144_5                  (trunc         ) [ 011]
trunc_ln144_3                  (partselect    ) [ 011]
tmp_6                          (bitselect     ) [ 000]
select_ln239                   (select        ) [ 000]
store_ln239                    (store         ) [ 000]
br_ln245                       (br            ) [ 000]
br_ln246                       (br            ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specpipeline_ln196             (specpipeline  ) [ 000]
p_Val2_s                       (load          ) [ 000]
p_Val2_11                      (load          ) [ 000]
p_Result_23_i                  (partselect    ) [ 000]
p_Result_24_i                  (partselect    ) [ 000]
or_ln173_2                     (bitconcatenate) [ 000]
zext_ln173_2                   (zext          ) [ 000]
write_ln173                    (write         ) [ 000]
br_ln322                       (br            ) [ 000]
p_Result_29_i                  (partselect    ) [ 000]
p_Result_30_i                  (partselect    ) [ 000]
xor_ln173_1                    (xor           ) [ 000]
zext_ln173_4                   (zext          ) [ 000]
p_1                            (bitconcatenate) [ 000]
write_ln173                    (write         ) [ 000]
store_ln303                    (store         ) [ 000]
store_ln303                    (store         ) [ 000]
p_Result_i                     (partselect    ) [ 000]
p_Result_25_i                  (partselect    ) [ 000]
xor_ln173                      (xor           ) [ 000]
zext_ln173_3                   (zext          ) [ 000]
p_s                            (bitconcatenate) [ 000]
write_ln173                    (write         ) [ 000]
store_ln282                    (store         ) [ 000]
store_ln282                    (store         ) [ 000]
write_ln173                    (write         ) [ 000]
store_ln144                    (store         ) [ 000]
store_ln144                    (store         ) [ 000]
p_Result_i_52                  (partselect    ) [ 000]
p_Result_22_i                  (partselect    ) [ 000]
or_ln                          (bitconcatenate) [ 000]
zext_ln173                     (zext          ) [ 000]
write_ln173                    (write         ) [ 000]
br_ln331                       (br            ) [ 000]
store_ln144                    (store         ) [ 000]
store_ln144                    (store         ) [ 000]
br_ln243                       (br            ) [ 000]
ret_ln0                        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="doh_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doh_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_process2dropLengthFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_process2dropFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="length_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_rx_data_internal">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i5.i60.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i352.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1024.i436.i12.i20.i44.i160.i352"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1024.i420.i28.i4.i60.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i21.i44.i160.i352"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="grp_nbreadreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1024" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 tmp_3_i/1 tmp_2_i/1 tmp_i_51/1 tmp_5_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1024" slack="0"/>
<pin id="130" dir="0" index="1" bw="1024" slack="0"/>
<pin id="131" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_process2dropFifo_read_3/1 rx_process2dropFifo_read_2/1 rx_process2dropFifo_read_1/1 rx_process2dropFifo_read/1 rx_process2dropFifo_read_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_i_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rx_process2dropLengthFifo_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_process2dropLengthFifo_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1024" slack="0"/>
<pin id="151" dir="0" index="2" bw="1024" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="1024" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="0" index="3" bw="11" slack="0"/>
<pin id="160" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V_1/1 currWord_keep_V/1 trunc_ln144_1/1 trunc_ln144_3/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1024" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_3/1 currWord_last_V_2/1 currWord_last_V/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="480" slack="0"/>
<pin id="175" dir="0" index="1" bw="512" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="10" slack="0"/>
<pin id="178" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_23_i/2 p_Result_i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="60" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="7" slack="0"/>
<pin id="187" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_24_i/2 p_Result_25_i/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="352" slack="0"/>
<pin id="193" dir="0" index="1" bw="512" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="0" index="3" bw="10" slack="0"/>
<pin id="196" dir="1" index="4" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_i/2 p_Result_i_52/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="44" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_30_i/2 p_Result_22_i/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep_V_1 currWord_keep_V trunc_ln144_1 trunc_ln144_3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="doh_state_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="doh_state_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln321_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="currWord_data_V_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1024" slack="0"/>
<pin id="225" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_5/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln674_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1024" slack="0"/>
<pin id="229" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_32_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="20" slack="0"/>
<pin id="233" dir="0" index="1" bw="1024" slack="0"/>
<pin id="234" dir="0" index="2" bw="11" slack="0"/>
<pin id="235" dir="0" index="3" bw="11" slack="0"/>
<pin id="236" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_32_i/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_5_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1024" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln306_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln310_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="currWord_data_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1024" slack="0"/>
<pin id="263" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln674_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1024" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_27_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1024" slack="0"/>
<pin id="272" dir="0" index="2" bw="11" slack="0"/>
<pin id="273" dir="0" index="3" bw="11" slack="0"/>
<pin id="274" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_27_i/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1024" slack="0"/>
<pin id="282" dir="0" index="2" bw="11" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln285_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln289_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln268_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln144_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1024" slack="0"/>
<pin id="307" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="length_V_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_V_load/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln886_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln886_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln257_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln254_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln330_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln144_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln1064_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln144_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1024" slack="0"/>
<pin id="357" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144_5/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln239_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln239_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Val2_s_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="512" slack="0"/>
<pin id="375" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_Val2_11_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_11/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln173_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="577" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="0" index="2" bw="60" slack="0"/>
<pin id="389" dir="0" index="3" bw="1" slack="0"/>
<pin id="390" dir="0" index="4" bw="480" slack="0"/>
<pin id="391" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln173_2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln173_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="577" slack="0"/>
<pin id="399" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln173_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln173_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_4/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1024" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="0" index="3" bw="20" slack="1"/>
<pin id="416" dir="0" index="4" bw="44" slack="0"/>
<pin id="417" dir="0" index="5" bw="160" slack="1"/>
<pin id="418" dir="0" index="6" bw="352" slack="0"/>
<pin id="419" dir="1" index="7" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln303_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="512" slack="1"/>
<pin id="428" dir="0" index="1" bw="512" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln303_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln173_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln173_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_3/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_s_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1024" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="0" index="3" bw="4" slack="1"/>
<pin id="451" dir="0" index="4" bw="60" slack="0"/>
<pin id="452" dir="0" index="5" bw="32" slack="1"/>
<pin id="453" dir="0" index="6" bw="480" slack="0"/>
<pin id="454" dir="1" index="7" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln282_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="512" slack="1"/>
<pin id="463" dir="0" index="1" bw="512" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln282_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln144_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="512" slack="1"/>
<pin id="474" dir="0" index="1" bw="512" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln144_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="1"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="577" slack="0"/>
<pin id="485" dir="0" index="1" bw="21" slack="0"/>
<pin id="486" dir="0" index="2" bw="44" slack="0"/>
<pin id="487" dir="0" index="3" bw="1" slack="0"/>
<pin id="488" dir="0" index="4" bw="352" slack="0"/>
<pin id="489" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln173_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="577" slack="0"/>
<pin id="497" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln144_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="512" slack="1"/>
<pin id="502" dir="0" index="1" bw="512" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln144_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="doh_state_load_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="doh_state_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_4_i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="519" class="1005" name="currWord_data_V_5_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="512" slack="1"/>
<pin id="521" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln674_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="160" slack="1"/>
<pin id="529" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_Result_32_i_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="20" slack="1"/>
<pin id="534" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32_i "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_5_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_3_i_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="546" class="1005" name="currWord_data_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="512" slack="1"/>
<pin id="548" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="554" class="1005" name="trunc_ln674_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_Result_27_i_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27_i "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_2_i_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="573" class="1005" name="rx_process2dropFifo_read_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1024" slack="1"/>
<pin id="575" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="rx_process2dropFifo_read_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_i_51_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_51 "/>
</bind>
</comp>

<comp id="585" class="1005" name="trunc_ln144_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="512" slack="1"/>
<pin id="587" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_5_i_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln1064_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="605" class="1005" name="trunc_ln144_5_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="512" slack="1"/>
<pin id="607" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="128" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="128" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="179"><net_src comp="78" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="80" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="86" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="197"><net_src comp="96" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="82" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="206"><net_src comp="100" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="102" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="212"><net_src comp="155" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="128" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="128" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="128" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="128" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="128" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="128" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="128" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="128" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="128" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="10" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="142" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="142" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="128" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="165" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="0" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="2" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="382"><net_src comp="4" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="392"><net_src comp="90" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="92" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="182" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="396"><net_src comp="173" pin="4"/><net_sink comp="385" pin=4"/></net>

<net id="400"><net_src comp="385" pin="5"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="406"><net_src comp="104" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="420"><net_src comp="106" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="108" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="200" pin="4"/><net_sink comp="411" pin=4"/></net>

<net id="424"><net_src comp="191" pin="4"/><net_sink comp="411" pin=6"/></net>

<net id="425"><net_src comp="411" pin="7"/><net_sink comp="148" pin=2"/></net>

<net id="430"><net_src comp="2" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="209" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="4" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="104" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="455"><net_src comp="110" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="112" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="182" pin="4"/><net_sink comp="446" pin=4"/></net>

<net id="459"><net_src comp="173" pin="4"/><net_sink comp="446" pin=6"/></net>

<net id="460"><net_src comp="446" pin="7"/><net_sink comp="148" pin=2"/></net>

<net id="465"><net_src comp="2" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="209" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="4" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="2" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="209" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="4" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="490"><net_src comp="114" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="116" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="200" pin="4"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="118" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="494"><net_src comp="191" pin="4"/><net_sink comp="483" pin=4"/></net>

<net id="498"><net_src comp="483" pin="5"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="504"><net_src comp="2" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="209" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="4" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="213" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="120" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="223" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="530"><net_src comp="227" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="411" pin=5"/></net>

<net id="535"><net_src comp="231" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="540"><net_src comp="241" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="545"><net_src comp="120" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="261" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="557"><net_src comp="265" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="446" pin=5"/></net>

<net id="562"><net_src comp="269" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="446" pin=3"/></net>

<net id="567"><net_src comp="279" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="572"><net_src comp="120" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="128" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="584"><net_src comp="120" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="305" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="596"><net_src comp="134" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="120" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="349" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="355" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="500" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: doh_state | {1 }
	Port: prevWord_data_V_1 | {2 }
	Port: prevWord_keep_V_1 | {2 }
	Port: rx_process2dropLengthFifo | {}
	Port: rx_process2dropFifo | {}
	Port: length_V | {1 }
	Port: m_axis_rx_data_internal | {2 }
 - Input state : 
	Port: ipv4_drop_optional_ip_header<512> : doh_state | {1 }
	Port: ipv4_drop_optional_ip_header<512> : prevWord_data_V_1 | {2 }
	Port: ipv4_drop_optional_ip_header<512> : prevWord_keep_V_1 | {2 }
	Port: ipv4_drop_optional_ip_header<512> : rx_process2dropLengthFifo | {1 }
	Port: ipv4_drop_optional_ip_header<512> : rx_process2dropFifo | {1 }
	Port: ipv4_drop_optional_ip_header<512> : length_V | {1 }
	Port: ipv4_drop_optional_ip_header<512> : m_axis_rx_data_internal | {}
  - Chain level:
	State 1
		switch_ln211 : 1
		br_ln304 : 1
		br_ln308 : 1
		br_ln283 : 1
		br_ln287 : 1
		br_ln266 : 1
		add_ln886 : 1
		store_ln886 : 2
		switch_ln252 : 1
		br_ln235 : 1
		select_ln239 : 1
		store_ln239 : 2
	State 2
		p_Result_23_i : 1
		p_Result_24_i : 1
		or_ln173_2 : 2
		zext_ln173_2 : 3
		write_ln173 : 4
		p_Result_29_i : 1
		p_Result_30_i : 1
		p_1 : 1
		write_ln173 : 2
		p_Result_i : 1
		p_Result_25_i : 1
		p_s : 1
		write_ln173 : 2
		p_Result_i_52 : 1
		p_Result_22_i : 1
		or_ln : 2
		zext_ln173 : 3
		write_ln173 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|    add   |              add_ln886_fu_313              |    0    |    12   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |             icmp_ln1064_fu_349             |    0    |    9    |
|----------|--------------------------------------------|---------|---------|
|    xor   |             xor_ln173_1_fu_402             |    0    |    2    |
|          |              xor_ln173_fu_437              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|  select  |             select_ln239_fu_359            |    0    |    3    |
|----------|--------------------------------------------|---------|---------|
| nbreadreq|            grp_nbreadreq_fu_120            |    0    |    0    |
|          |           tmp_i_nbreadreq_fu_134           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   read   |               grp_read_fu_128              |    0    |    0    |
|          | rx_process2dropLengthFifo_read_read_fu_142 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |              grp_write_fu_148              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_155                 |    0    |    0    |
|          |                 grp_fu_173                 |    0    |    0    |
|          |                 grp_fu_182                 |    0    |    0    |
|partselect|                 grp_fu_191                 |    0    |    0    |
|          |                 grp_fu_200                 |    0    |    0    |
|          |            p_Result_32_i_fu_231            |    0    |    0    |
|          |            p_Result_27_i_fu_269            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_165                 |    0    |    0    |
| bitselect|                tmp_5_fu_241                |    0    |    0    |
|          |                 tmp_fu_279                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |          currWord_data_V_5_fu_223          |    0    |    0    |
|          |            trunc_ln674_1_fu_227            |    0    |    0    |
|   trunc  |           currWord_data_V_fu_261           |    0    |    0    |
|          |             trunc_ln674_fu_265             |    0    |    0    |
|          |             trunc_ln144_fu_305             |    0    |    0    |
|          |            trunc_ln144_5_fu_355            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              or_ln173_2_fu_385             |    0    |    0    |
|bitconcatenate|                 p_1_fu_411                 |    0    |    0    |
|          |                 p_s_fu_446                 |    0    |    0    |
|          |                or_ln_fu_483                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             zext_ln173_2_fu_397            |    0    |    0    |
|   zext   |             zext_ln173_4_fu_407            |    0    |    0    |
|          |             zext_ln173_3_fu_442            |    0    |    0    |
|          |              zext_ln173_fu_495             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    28   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|     currWord_data_V_5_reg_519    |   512  |
|      currWord_data_V_reg_546     |   512  |
|      doh_state_load_reg_511      |    3   |
|        icmp_ln1064_reg_601       |    1   |
|       p_Result_27_i_reg_559      |    4   |
|       p_Result_32_i_reg_532      |   20   |
|              reg_209             |   64   |
|rx_process2dropFifo_read_1_reg_573|  1024  |
|          tmp_2_i_reg_569         |    1   |
|          tmp_3_i_reg_542         |    1   |
|          tmp_4_i_reg_515         |    1   |
|          tmp_5_i_reg_597         |    1   |
|           tmp_5_reg_537          |    1   |
|         tmp_i_51_reg_581         |    1   |
|           tmp_i_reg_593          |    1   |
|            tmp_reg_564           |    1   |
|       trunc_ln144_5_reg_605      |   512  |
|        trunc_ln144_reg_585       |   512  |
|       trunc_ln674_1_reg_527      |   160  |
|        trunc_ln674_reg_554       |   32   |
+----------------------------------+--------+
|               Total              |  3364  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_148 |  p2  |   5  | 1024 |  5120  ||    26   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  5120  || 0.485571||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   26   |
|  Register |    -   |  3364  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3364  |   54   |
+-----------+--------+--------+--------+
