# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do aes_algo_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/altera/13.1/aes_algo {D:/altera/13.1/aes_algo/pt2sm.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pt2sm
# 
# Top level modules:
# 	pt2sm
# 
# vlog -sv -work work +incdir+D:/altera/13.1/aes_algo {D:/altera/13.1/aes_algo/pt2sm_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pt2sm_tb
# 
# Top level modules:
# 	pt2sm_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  pt2sm_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pt2sm_tb 
# Loading sv_std.std
# Loading work.pt2sm_tb
# Loading work.pt2sm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# State Matrix:
# [0][0]: ff
# [0][1]: bb
# [0][2]: 77
# [0][3]: 33
# [1][0]: ee
# [1][1]: aa
# [1][2]: 66
# [1][3]: 22
# [2][0]: dd
# [2][1]: 99
# [2][2]: 55
# [2][3]: 11
# [3][0]: cc
# [3][1]: 88
# [3][2]: 44
# [3][3]: 00
# ** Note: $finish    : D:/altera/13.1/aes_algo/pt2sm_tb.sv(35)
#    Time: 10 ps  Iteration: 0  Instance: /pt2sm_tb
# 1
# Break in Module pt2sm_tb at D:/altera/13.1/aes_algo/pt2sm_tb.sv line 35
# Simulation Breakpoint: 1
# Break in Module pt2sm_tb at D:/altera/13.1/aes_algo/pt2sm_tb.sv line 35
# MACRO ./aes_algo_run_msim_rtl_verilog.do PAUSED at line 17
