Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Thu Mar 28 12:55:57 2024
| Host              : LAPTOP-3EF4A3RH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1827 register/latch pins with no clock driven by root clock pin: i_clk_74_25_P (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4942 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.215        0.000                      0                27445        0.003        0.000                      0                27429        0.397        0.000                       0                 18230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
i_clk_156_25_P                                                                                       {0.000 3.200}          6.400           156.250         
  qpll0clk_in[0]                                                                                     {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                                                                                  {0.000 1.600}          3.200           312.500         
      rx_clk_out_0                                                                                   {0.000 3.200}          6.400           156.250         
    rxoutclkpcs_out[0]                                                                               {0.000 1.552}          3.103           322.266         
    txoutclk_out[0]                                                                                  {0.000 1.600}          3.200           312.500         
      ila_tx_clk_out                                                                                 {0.000 3.200}          6.400           156.250         
  qpll0refclk_in[0]                                                                                  {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.337        0.000                      0                 1050        0.019        0.000                      0                 1050       24.532        0.000                       0                   491  
    rxoutclk_out[0]                                                                                                                                                                                                                                    0.448        0.000                       0                     3  
      rx_clk_out_0                                                                                         3.989        0.000                      0                 3603        0.011        0.000                      0                 3603        0.627        0.000                       0                  1952  
    rxoutclkpcs_out[0]                                                                                     2.283        0.000                      0                   34        0.043        0.000                      0                   34        1.277        0.000                       0                    15  
    txoutclk_out[0]                                                                                                                                                                                                                                    0.397        0.000                       0                     3  
      ila_tx_clk_out                                                                                       2.215        0.000                      0                22533        0.003        0.000                      0                22533        0.618        0.000                       0                 15766  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ila_tx_clk_out                                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        5.966        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  ila_tx_clk_out                                                                                            49.698        0.000                      0                    8                                                                        
rx_clk_out_0                                                                                         ila_tx_clk_out                                                                                             5.070        0.000                      0                  128        0.045        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.979        0.000                      0                  100        0.130        0.000                      0                  100  
**async_default**                                                                                    ila_tx_clk_out                                                                                       ila_tx_clk_out                                                                                             5.550        0.000                      0                   97        0.103        0.000                      0                   97  
**async_default**                                                                                    ila_tx_clk_out                                                                                       rx_clk_out_0                                                                                               5.198        0.000                      0                    6        0.173        0.000                      0                    6  
**async_default**                                                                                    rx_clk_out_0                                                                                         rx_clk_out_0                                                                                               5.543        0.000                      0                    3        0.336        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.282ns (9.802%)  route 2.595ns (90.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Source):      1.648ns (routing 0.654ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.648     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y334        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.067     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.731     9.384    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X84Y137        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.082     9.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.450     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X85Y129        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.133    10.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.414    10.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.200    24.800    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.800    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                 14.337    

Slack (MET) :             19.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.568ns  (logic 5.308ns (61.951%)  route 3.260ns (38.049%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 53.072 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.476ns (routing 0.598ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    33.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.083    33.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X77Y332        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.047    33.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.402    33.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.476    53.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.072    
                         clock uncertainty           -0.200    52.872    
    SLICE_X77Y334        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.062    52.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.810    
                         arrival time                         -33.568    
  -------------------------------------------------------------------
                         slack                                 19.242    

Slack (MET) :             19.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.568ns  (logic 5.308ns (61.951%)  route 3.260ns (38.049%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 53.072 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.476ns (routing 0.598ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    33.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.083    33.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X77Y332        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.047    33.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.402    33.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.476    53.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.072    
                         clock uncertainty           -0.200    52.872    
    SLICE_X77Y334        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.062    52.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.810    
                         arrival time                         -33.568    
  -------------------------------------------------------------------
                         slack                                 19.242    

Slack (MET) :             19.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.568ns  (logic 5.308ns (61.951%)  route 3.260ns (38.049%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 53.072 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.476ns (routing 0.598ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    33.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.083    33.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X77Y332        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.047    33.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.402    33.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.476    53.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.072    
                         clock uncertainty           -0.200    52.872    
    SLICE_X77Y334        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.062    52.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.810    
                         arrival time                         -33.568    
  -------------------------------------------------------------------
                         slack                                 19.242    

Slack (MET) :             19.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.568ns  (logic 5.308ns (61.951%)  route 3.260ns (38.049%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 53.072 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.476ns (routing 0.598ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    33.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.083    33.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X77Y332        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.047    33.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.402    33.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.476    53.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.072    
                         clock uncertainty           -0.200    52.872    
    SLICE_X77Y334        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.062    52.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.810    
                         arrival time                         -33.568    
  -------------------------------------------------------------------
                         slack                                 19.242    

Slack (MET) :             19.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.568ns  (logic 5.308ns (61.951%)  route 3.260ns (38.049%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 53.072 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.476ns (routing 0.598ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    33.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.083    33.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X77Y332        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.047    33.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.402    33.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.476    53.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.072    
                         clock uncertainty           -0.200    52.872    
    SLICE_X77Y334        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.062    52.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.810    
                         arrival time                         -33.568    
  -------------------------------------------------------------------
                         slack                                 19.242    

Slack (MET) :             19.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.568ns  (logic 5.308ns (61.951%)  route 3.260ns (38.049%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 53.072 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.476ns (routing 0.598ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    33.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.083    33.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X77Y332        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.047    33.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.402    33.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.476    53.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.072    
                         clock uncertainty           -0.200    52.872    
    SLICE_X77Y334        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.062    52.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.810    
                         arrival time                         -33.568    
  -------------------------------------------------------------------
                         slack                                 19.242    

Slack (MET) :             19.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.426ns  (logic 5.267ns (62.509%)  route 3.159ns (37.491%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    33.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.384    33.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X77Y333        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X77Y333        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    53.070    
                         clock uncertainty           -0.200    52.870    
    SLICE_X77Y333        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.062    52.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.808    
                         arrival time                         -33.426    
  -------------------------------------------------------------------
                         slack                                 19.382    

Slack (MET) :             19.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.426ns  (logic 5.267ns (62.509%)  route 3.159ns (37.491%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    33.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.384    33.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X77Y333        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X77Y333        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    53.070    
                         clock uncertainty           -0.200    52.870    
    SLICE_X77Y333        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.062    52.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.808    
                         arrival time                         -33.426    
  -------------------------------------------------------------------
                         slack                                 19.382    

Slack (MET) :             19.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.426ns  (logic 5.267ns (62.509%)  route 3.159ns (37.491%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.992    31.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y131        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047    31.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.783    32.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y332        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    33.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.384    33.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X77Y333        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X77Y333        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    53.070    
                         clock uncertainty           -0.200    52.870    
    SLICE_X77Y333        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.062    52.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.808    
                         arrival time                         -33.426    
  -------------------------------------------------------------------
                         slack                                 19.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.654ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    4.249ns
  Clock Net Delay (Source):      1.021ns (routing 0.385ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.425ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.021     2.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y340        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X78Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.150     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X78Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.249     2.405    
    SLICE_X78Y340        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.654ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    4.249ns
  Clock Net Delay (Source):      1.021ns (routing 0.385ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.425ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.021     2.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y341        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X78Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.150     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X78Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.249     2.405    
    SLICE_X78Y341        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.669ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    4.249ns
  Clock Net Delay (Source):      1.036ns (routing 0.385ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.425ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.036     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/Q
                         net (fo=2, routed)           0.035     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[16]
    SLICE_X86Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.165     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism             -4.249     2.420    
    SLICE_X86Y131        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    4.250ns
  Clock Net Delay (Source):      1.039ns (routing 0.385ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.425ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.039     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/Q
                         net (fo=2, routed)           0.039     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[4]
    SLICE_X86Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.169     6.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
                         clock pessimism             -4.250     2.423    
    SLICE_X86Y131        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.658ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    4.250ns
  Clock Net Delay (Source):      1.024ns (routing 0.385ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.425ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.024     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/Q
                         net (fo=2, routed)           0.041     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]
    SLICE_X85Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.154     6.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                         clock pessimism             -4.250     2.408    
    SLICE_X85Y129        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.648ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    4.248ns
  Clock Net Delay (Source):      1.016ns (routing 0.385ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.425ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.016     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y332        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.039     2.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.144     6.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.248     2.400    
    SLICE_X78Y332        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.037ns (46.250%)  route 0.043ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.605ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    4.245ns
  Clock Net Delay (Source):      0.976ns (routing 0.385ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.425ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.976     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X76Y335        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y335        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.043     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X76Y335        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.101     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X76Y335        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.245     2.360    
    SLICE_X76Y335        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.061ns (45.522%)  route 0.073ns (54.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.659ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    4.205ns
  Clock Net Delay (Source):      1.017ns (routing 0.385ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.425ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.017     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/Q
                         net (fo=1, routed)           0.049     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[11]
    SLICE_X85Y125        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1/O
                         net (fo=1, routed)           0.024     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.155     6.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
                         clock pessimism             -4.205     2.454    
    SLICE_X85Y125        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Net Delay (Source):      0.984ns (routing 0.385ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.425ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.984     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X73Y342        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y342        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.045     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[1]
    SLICE_X73Y342        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.110     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X73Y342        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -4.246     2.368    
    SLICE_X73Y342        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.657ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    4.249ns
  Clock Net Delay (Source):      1.024ns (routing 0.385ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.425ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.024     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/Q
                         net (fo=2, routed)           0.045     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[25]
    SLICE_X85Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.153     6.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                         clock pessimism             -4.249     2.408    
    SLICE_X85Y130        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.122         50.000      48.878     BUFGCE_X0Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X73Y341  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y95        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y94        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.591         0.143       0.448      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.113       0.490      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_out_0
  To Clock:  rx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        3.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.379ns (16.336%)  route 1.941ns (83.664%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.532 - 6.400 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.172ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.157ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.047     1.271    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X92Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y390        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     1.342 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/Q
                         net (fo=50, routed)          0.371     1.713    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_term_block_d3
    SLICE_X93Y390        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7/O
                         net (fo=4, routed)           0.317     2.118    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7_n_0
    SLICE_X93Y390        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6/O
                         net (fo=3, routed)           0.146     2.313    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6_n_0
    SLICE_X93Y389        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.401 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3/O
                         net (fo=32, routed)          1.054     3.455    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3_n_0
    SLICE_X90Y384        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     3.538 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[9]_i_1__0/O
                         net (fo=1, routed)           0.053     3.591    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_67
    SLICE_X90Y384        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.935     7.532    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X90Y384        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[9]/C
                         clock pessimism              0.071     7.603    
                         clock uncertainty           -0.046     7.557    
    SLICE_X90Y384        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.023     7.580    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[9]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.368ns (16.204%)  route 1.903ns (83.796%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 7.540 - 6.400 ) 
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.172ns, distribution 0.882ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.157ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.054     1.278    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X94Y353        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y353        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     1.347 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[24]/Q
                         net (fo=92, routed)          0.791     2.138    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/p_5_in191_in
    SLICE_X89Y358        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.135     2.273 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4/O
                         net (fo=16, routed)          0.918     3.191    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4_n_0
    SLICE_X93Y356        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     3.222 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48[4]_i_2/O
                         net (fo=1, routed)           0.144     3.366    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48[4]_i_2_n_0
    SLICE_X92Y356        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.133     3.499 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48[4]_i_1/O
                         net (fo=1, routed)           0.050     3.549    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48_nxt[4]
    SLICE_X92Y356        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.943     7.540    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X92Y356        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48_reg[4]/C
                         clock pessimism              0.083     7.623    
                         clock uncertainty           -0.046     7.577    
    SLICE_X92Y356        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023     7.600    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_48_reg[4]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.277ns (12.771%)  route 1.892ns (87.229%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 7.523 - 6.400 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.172ns, distribution 0.899ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.157ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.071     1.295    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X86Y358        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y358        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.365 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[7]/Q
                         net (fo=69, routed)          1.132     2.497    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/p_2_in172_in
    SLICE_X91Y354        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.061     2.558 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56[17]_i_3/O
                         net (fo=3, routed)           0.513     3.071    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56[17]_i_3_n_0
    SLICE_X95Y359        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.032     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32[5]_i_2/O
                         net (fo=1, routed)           0.199     3.302    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32[5]_i_2_n_0
    SLICE_X95Y363        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.114     3.416 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32[5]_i_1/O
                         net (fo=1, routed)           0.048     3.464    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32_nxt[5]
    SLICE_X95Y363        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.926     7.523    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X95Y363        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32_reg[5]/C
                         clock pessimism              0.045     7.568    
                         clock uncertainty           -0.046     7.522    
    SLICE_X95Y363        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023     7.545    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_32_reg[5]
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.462ns (20.962%)  route 1.742ns (79.038%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.533 - 6.400 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.172ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.157ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.047     1.271    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X92Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y390        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     1.342 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/Q
                         net (fo=50, routed)          0.371     1.713    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_term_block_d3
    SLICE_X93Y390        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7/O
                         net (fo=4, routed)           0.317     2.118    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7_n_0
    SLICE_X93Y390        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6/O
                         net (fo=3, routed)           0.146     2.313    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6_n_0
    SLICE_X93Y389        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.401 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3/O
                         net (fo=32, routed)          0.797     3.198    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3_n_0
    SLICE_X90Y383        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.333 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[25]_i_3/O
                         net (fo=1, routed)           0.040     3.373    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[25]_i_3_n_0
    SLICE_X90Y383        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.031     3.404 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[25]_i_1__0/O
                         net (fo=1, routed)           0.071     3.475    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_51
    SLICE_X90Y383        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.936     7.533    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X90Y383        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[25]/C
                         clock pessimism              0.071     7.604    
                         clock uncertainty           -0.046     7.558    
    SLICE_X90Y383        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023     7.581    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[25]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.410ns (18.687%)  route 1.784ns (81.313%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 7.526 - 6.400 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.172ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.157ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.047     1.271    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X92Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y390        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     1.342 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/Q
                         net (fo=50, routed)          0.371     1.713    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_term_block_d3
    SLICE_X93Y390        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7/O
                         net (fo=4, routed)           0.317     2.118    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7_n_0
    SLICE_X93Y390        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6/O
                         net (fo=3, routed)           0.146     2.313    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6_n_0
    SLICE_X93Y389        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.401 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3/O
                         net (fo=32, routed)          0.901     3.302    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3_n_0
    SLICE_X89Y381        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     3.416 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[12]_i_1__0/O
                         net (fo=1, routed)           0.049     3.465    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_64
    SLICE_X89Y381        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.929     7.526    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y381        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]/C
                         clock pessimism              0.071     7.597    
                         clock uncertainty           -0.046     7.551    
    SLICE_X89Y381        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023     7.574    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.339ns (15.360%)  route 1.868ns (84.640%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.535 - 6.400 ) 
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.172ns, distribution 0.882ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.157ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.054     1.278    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X94Y353        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y353        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     1.347 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[24]/Q
                         net (fo=92, routed)          0.791     2.138    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/p_5_in191_in
    SLICE_X89Y358        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.135     2.273 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4/O
                         net (fo=16, routed)          1.029     3.302    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4_n_0
    SLICE_X92Y355        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.135     3.437 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56[14]_i_1/O
                         net (fo=1, routed)           0.048     3.485    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56_nxt[14]
    SLICE_X92Y355        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.938     7.535    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X92Y355        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56_reg[14]/C
                         clock pessimism              0.083     7.618    
                         clock uncertainty           -0.046     7.572    
    SLICE_X92Y355        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023     7.595    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_56_reg[14]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_24_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.296ns (13.485%)  route 1.899ns (86.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 7.528 - 6.400 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.172ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.157ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.047     1.271    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X96Y353        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y353        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.068     1.339 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[28]/Q
                         net (fo=83, routed)          0.788     2.127    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/p_1_in185_in
    SLICE_X89Y358        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     2.241 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4/O
                         net (fo=16, routed)          1.062     3.303    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4_n_0
    SLICE_X94Y356        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.114     3.417 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_24[11]_i_1/O
                         net (fo=1, routed)           0.049     3.466    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_24_nxt[11]
    SLICE_X94Y356        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_24_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.931     7.528    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X94Y356        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_24_reg[11]/C
                         clock pessimism              0.083     7.611    
                         clock uncertainty           -0.046     7.565    
    SLICE_X94Y356        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023     7.588    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_24_reg[11]
  -------------------------------------------------------------------
                         required time                          7.588    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.429ns (19.843%)  route 1.733ns (80.157%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 7.527 - 6.400 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.172ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.157ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.047     1.271    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X92Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y390        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     1.342 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/Q
                         net (fo=50, routed)          0.371     1.713    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_term_block_d3
    SLICE_X93Y390        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7/O
                         net (fo=4, routed)           0.317     2.118    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7_n_0
    SLICE_X93Y390        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6/O
                         net (fo=3, routed)           0.146     2.313    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6_n_0
    SLICE_X93Y389        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.401 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3/O
                         net (fo=32, routed)          0.849     3.250    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3_n_0
    SLICE_X89Y384        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.133     3.383 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[18]_i_1__0/O
                         net (fo=1, routed)           0.050     3.433    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_58
    SLICE_X89Y384        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.930     7.527    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y384        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[18]/C
                         clock pessimism              0.071     7.598    
                         clock uncertainty           -0.046     7.552    
    SLICE_X89Y384        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023     7.575    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[18]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.429ns (19.991%)  route 1.717ns (80.009%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 7.537 - 6.400 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.172ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.157ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.047     1.271    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X92Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y390        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     1.342 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_term_block_d3_reg/Q
                         net (fo=50, routed)          0.371     1.713    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_term_block_d3
    SLICE_X93Y390        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7/O
                         net (fo=4, routed)           0.317     2.118    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_7_n_0
    SLICE_X93Y390        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6/O
                         net (fo=3, routed)           0.146     2.313    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_6_n_0
    SLICE_X93Y389        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.401 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3/O
                         net (fo=32, routed)          0.833     3.234    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[23]_i_3_n_0
    SLICE_X89Y383        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.133     3.367 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[17]_i_1__0/O
                         net (fo=1, routed)           0.050     3.417    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_59
    SLICE_X89Y383        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.940     7.537    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y383        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[17]/C
                         clock pessimism              0.071     7.608    
                         clock uncertainty           -0.046     7.562    
    SLICE_X89Y383        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023     7.585    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[17]
  -------------------------------------------------------------------
                         required time                          7.585    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.263ns (12.204%)  route 1.892ns (87.796%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.535 - 6.400 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.172ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.157ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.047     1.271    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X96Y353        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y353        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.068     1.339 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_reg[28]/Q
                         net (fo=83, routed)          0.788     2.127    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/p_1_in185_in
    SLICE_X89Y358        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     2.241 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4/O
                         net (fo=16, routed)          1.054     3.295    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_64[3]_i_4_n_0
    SLICE_X94Y354        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.376 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_8[12]_i_1/O
                         net (fo=1, routed)           0.050     3.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_8_nxt[12]
    SLICE_X94Y354        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.938     7.535    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X94Y354        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_8_reg[12]/C
                         clock pessimism              0.083     7.618    
                         clock uncertainty           -0.046     7.572    
    SLICE_X94Y354        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023     7.595    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/crc_8_reg[12]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                  4.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.056ns (36.129%)  route 0.099ns (63.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.931ns (routing 0.157ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.172ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.931     1.128    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X92Y384        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y384        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.056     1.184 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[16]/Q
                         net (fo=1, routed)           0.099     1.283    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1[16]
    SLICE_X93Y384        SRL16E                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.099     1.323    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X93Y384        SRL16E                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[16]_srl3/CLK
                         clock pessimism             -0.071     1.252    
    SLICE_X93Y384        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.020     1.272    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.054ns (35.762%)  route 0.097ns (64.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.957ns (routing 0.157ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.172ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.957     1.154    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X88Y369        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y369        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     1.208 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[16]/Q
                         net (fo=1, routed)           0.097     1.305    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/DIC0
    SLICE_X88Y366        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.107     1.331    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/WCLK
    SLICE_X88Y366        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMC/CLK
                         clock pessimism             -0.112     1.219    
    SLICE_X88Y366        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.073     1.292    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.055ns (47.009%)  route 0.062ns (52.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.935ns (routing 0.157ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.172ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.935     1.132    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X93Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y386        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.055     1.187 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[23]/Q
                         net (fo=1, routed)           0.062     1.249    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1[23]
    SLICE_X93Y384        SRL16E                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.099     1.323    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X93Y384        SRL16E                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[23]_srl3/CLK
                         clock pessimism             -0.110     1.213    
    SLICE_X93Y384        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.022     1.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d4_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.545%)  route 0.072ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.638ns (routing 0.108ns, distribution 0.530ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.119ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.638     0.784    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X96Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y390        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.822 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[34]/Q
                         net (fo=1, routed)           0.072     0.894    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1[34]
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.724     0.891    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[34]/C
                         clock pessimism             -0.062     0.829    
    SLICE_X96Y389        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.876    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.655ns (routing 0.108ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.119ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.655     0.801    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y388        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.840 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[23]/Q
                         net (fo=1, routed)           0.033     0.873    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2[23]
    SLICE_X89Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.744     0.911    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[23]/C
                         clock pessimism             -0.104     0.807    
    SLICE_X89Y388        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.854    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.653ns (routing 0.108ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.742ns (routing 0.119ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.653     0.799    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X94Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y387        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.838 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[40]/Q
                         net (fo=1, routed)           0.033     0.871    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[55]_1[40]
    SLICE_X94Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.742     0.909    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X94Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[40]/C
                         clock pessimism             -0.104     0.805    
    SLICE_X94Y387        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.852    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.642ns (routing 0.108ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.728ns (routing 0.119ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.642     0.788    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y403        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.827 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[45]/Q
                         net (fo=1, routed)           0.034     0.861    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[45]
    SLICE_X95Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.728     0.895    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[45]/C
                         clock pessimism             -0.101     0.794    
    SLICE_X95Y403        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.841    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.053ns (37.324%)  route 0.089ns (62.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.921ns (routing 0.157ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.172ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.921     1.118    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y403        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     1.171 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[29]/Q
                         net (fo=2, routed)           0.089     1.260    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[29]
    SLICE_X94Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.040     1.264    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X94Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[29]/C
                         clock pessimism             -0.071     1.193    
    SLICE_X94Y403        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.240    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.643ns (routing 0.108ns, distribution 0.535ns)
  Clock Net Delay (Destination): 0.729ns (routing 0.119ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.643     0.789    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y398        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y398        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.828 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[11]/Q
                         net (fo=2, routed)           0.037     0.865    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[11]
    SLICE_X95Y398        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.729     0.896    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X95Y398        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[11]/C
                         clock pessimism             -0.101     0.795    
    SLICE_X95Y398        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.842    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.649ns (routing 0.108ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.736ns (routing 0.119ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.649     0.795    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X94Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y400        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.834 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[15]/Q
                         net (fo=2, routed)           0.037     0.871    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[15]
    SLICE_X94Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.736     0.903    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X94Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[15]/C
                         clock pessimism             -0.102     0.801    
    SLICE_X94Y400        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.848    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk_out_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMD/CLK
Min Period        n/a     RAMS32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_1/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     0.936         6.400       5.464      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_1/RAMA_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.468         3.200       2.732      SLICE_X90Y376        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/tstamp_d4_reg[1]_srl3/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y366        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.468         3.200       2.732      SLICE_X87Y369        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_1/RAMA_D1/CLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.750         0.123       0.627      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.097       0.662      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]
  To Clock:  rxoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.167ns (25.772%)  route 0.481ns (74.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.225ns = ( 3.328 - 3.103 ) 
    Source Clock Delay      (SCD):    0.376ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.376ns (routing 0.008ns, distribution 0.368ns)
  Clock Net Delay (Destination): 0.225ns (routing 0.005ns, distribution 0.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.376     0.376    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.445 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.154     0.599    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y416        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.098     0.697 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.327     1.024    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X96Y417        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.225     3.328    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y417        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.057     3.385    
                         clock uncertainty           -0.035     3.350    
    SLICE_X96Y417        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.043     3.307    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.116ns (18.530%)  route 0.510ns (81.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.227ns = ( 3.330 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.227ns (routing 0.005ns, distribution 0.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.363     0.935    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.227     3.330    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.013     3.343    
                         clock uncertainty           -0.035     3.308    
    SLICE_X96Y418        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     3.265    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.116ns (18.530%)  route 0.510ns (81.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.227ns = ( 3.330 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.227ns (routing 0.005ns, distribution 0.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.363     0.935    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.227     3.330    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.013     3.343    
                         clock uncertainty           -0.035     3.308    
    SLICE_X96Y418        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     3.265    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.116ns (18.530%)  route 0.510ns (81.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.227ns = ( 3.330 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.227ns (routing 0.005ns, distribution 0.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.363     0.935    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.227     3.330    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.013     3.343    
                         clock uncertainty           -0.035     3.308    
    SLICE_X96Y418        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043     3.265    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.116ns (18.650%)  route 0.506ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 3.332 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.229ns (routing 0.005ns, distribution 0.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.359     0.931    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.229     3.332    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.013     3.345    
                         clock uncertainty           -0.035     3.310    
    SLICE_X96Y418        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.043     3.267    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.116ns (18.650%)  route 0.506ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 3.332 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.229ns (routing 0.005ns, distribution 0.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.359     0.931    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.229     3.332    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.013     3.345    
                         clock uncertainty           -0.035     3.310    
    SLICE_X96Y418        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.043     3.267    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.116ns (18.650%)  route 0.506ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 3.332 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.229ns (routing 0.005ns, distribution 0.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.359     0.931    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.229     3.332    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.013     3.345    
                         clock uncertainty           -0.035     3.310    
    SLICE_X96Y418        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.043     3.267    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.116ns (18.650%)  route 0.506ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.229ns = ( 3.332 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.229ns (routing 0.005ns, distribution 0.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.359     0.931    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.229     3.332    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.013     3.345    
                         clock uncertainty           -0.035     3.310    
    SLICE_X96Y418        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.043     3.267    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.116ns (22.437%)  route 0.401ns (77.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.235ns = ( 3.338 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.235ns (routing 0.005ns, distribution 0.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.254     0.826    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     3.338    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.056     3.394    
                         clock uncertainty           -0.035     3.359    
    SLICE_X96Y416        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     3.316    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          3.316    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.116ns (22.612%)  route 0.397ns (77.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.236ns = ( 3.339 - 3.103 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.008ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.236ns (routing 0.005ns, distribution 0.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.309     0.309    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y413        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y413        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.378 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.147     0.525    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X96Y416        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     0.572 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.250     0.822    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.236     3.339    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.056     3.395    
                         clock uncertainty           -0.035     3.360    
    SLICE_X96Y416        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.043     3.317    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.317    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  2.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.054ns (22.500%)  route 0.186ns (77.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.225ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.225ns (routing 0.005ns, distribution 0.220ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.008ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.225     0.225    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y417        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y417        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.054     0.279 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.186     0.465    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     0.388    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.013     0.375    
    SLICE_X96Y418        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.422    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.054ns (28.421%)  route 0.136ns (71.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.387ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.235ns (routing 0.005ns, distribution 0.230ns)
  Clock Net Delay (Destination): 0.387ns (routing 0.008ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     0.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     0.289 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.136     0.425    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.387     0.387    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.013     0.374    
    SLICE_X96Y418        FDRE (Hold_EFF2_SLICEM_C_R)
                                                     -0.014     0.360    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.054ns (28.421%)  route 0.136ns (71.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.387ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.235ns (routing 0.005ns, distribution 0.230ns)
  Clock Net Delay (Destination): 0.387ns (routing 0.008ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     0.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     0.289 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.136     0.425    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.387     0.387    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.013     0.374    
    SLICE_X96Y418        FDRE (Hold_FFF2_SLICEM_C_R)
                                                     -0.014     0.360    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.054ns (28.421%)  route 0.136ns (71.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.387ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.235ns (routing 0.005ns, distribution 0.230ns)
  Clock Net Delay (Destination): 0.387ns (routing 0.008ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     0.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     0.289 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.136     0.425    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.387     0.387    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.013     0.374    
    SLICE_X96Y418        FDRE (Hold_GFF2_SLICEM_C_R)
                                                     -0.014     0.360    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.054ns (28.272%)  route 0.137ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.235ns (routing 0.005ns, distribution 0.230ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.008ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     0.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     0.289 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.137     0.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     0.388    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.013     0.375    
    SLICE_X96Y418        FDRE (Hold_AFF2_SLICEM_C_R)
                                                     -0.014     0.361    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.054ns (28.272%)  route 0.137ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.235ns (routing 0.005ns, distribution 0.230ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.008ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     0.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     0.289 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.137     0.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     0.388    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.013     0.375    
    SLICE_X96Y418        FDRE (Hold_BFF2_SLICEM_C_R)
                                                     -0.014     0.361    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.054ns (28.272%)  route 0.137ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.235ns (routing 0.005ns, distribution 0.230ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.008ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     0.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     0.289 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.137     0.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     0.388    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.013     0.375    
    SLICE_X96Y418        FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.014     0.361    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.054ns (28.272%)  route 0.137ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.235ns (routing 0.005ns, distribution 0.230ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.008ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.235     0.235    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y416        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y416        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.054     0.289 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.137     0.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     0.388    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.013     0.375    
    SLICE_X96Y418        FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.014     0.361    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.186ns (routing 0.005ns, distribution 0.181ns)
  Clock Net Delay (Destination): 0.237ns (routing 0.006ns, distribution 0.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.186     0.186    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y418        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.226 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.087     0.313    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.237     0.237    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.045     0.192    
    SLICE_X96Y418        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.239    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.186ns (routing 0.005ns, distribution 0.181ns)
  Clock Net Delay (Destination): 0.237ns (routing 0.006ns, distribution 0.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.186     0.186    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y418        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.225 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/Q
                         net (fo=1, routed)           0.097     0.322    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[5]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.237     0.237    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X96Y418        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.045     0.192    
    SLICE_X96Y418        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.239    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X96Y413  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X96Y414  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X96Y417  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X96Y418  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X96Y418  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y413  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X96Y414  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X96Y418  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X96Y418  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X96Y418  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y413  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y413  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X96Y416  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X96Y414  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X96Y414  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X96Y417  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y93        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y92        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.569         0.172       0.397      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.131       0.441      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ila_tx_clk_out
  To Clock:  ila_tx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        2.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.099ns (2.510%)  route 3.846ns (97.490%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 7.747 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.381ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.634     5.521    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.151     7.747    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r_reg[0]/C
                         clock pessimism              0.096     7.843    
                         clock uncertainty           -0.046     7.797    
    SLICE_X74Y406        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.061     7.736    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.099ns (2.510%)  route 3.846ns (97.490%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 7.747 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.381ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.634     5.521    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.151     7.747    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[0]/C
                         clock pessimism              0.096     7.843    
                         clock uncertainty           -0.046     7.797    
    SLICE_X74Y406        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.061     7.736    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.099ns (2.510%)  route 3.846ns (97.490%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 7.747 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.381ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.634     5.521    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.151     7.747    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[0]/C
                         clock pessimism              0.096     7.843    
                         clock uncertainty           -0.046     7.797    
    SLICE_X74Y406        FDSE (Setup_BFF2_SLICEM_C_S)
                                                     -0.061     7.736    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.099ns (2.510%)  route 3.845ns (97.490%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 7.746 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.381ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.633     5.520    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.150     7.746    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]/C
                         clock pessimism              0.096     7.842    
                         clock uncertainty           -0.046     7.796    
    SLICE_X74Y405        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.061     7.735    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.099ns (2.510%)  route 3.845ns (97.490%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 7.746 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.381ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.633     5.520    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.150     7.746    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[63]/C
                         clock pessimism              0.096     7.842    
                         clock uncertainty           -0.046     7.796    
    SLICE_X74Y405        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.061     7.735    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[63]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.099ns (2.510%)  route 3.845ns (97.490%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 7.746 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.381ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.633     5.520    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.150     7.746    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[63]/C
                         clock pessimism              0.096     7.842    
                         clock uncertainty           -0.046     7.796    
    SLICE_X74Y405        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.061     7.735    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[63]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty1_p5_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.099ns (2.511%)  route 3.844ns (97.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 7.746 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.381ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.632     5.519    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y406        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty1_p5_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.150     7.746    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y406        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty1_p5_r_reg[2]/C
                         clock pessimism              0.096     7.842    
                         clock uncertainty           -0.046     7.796    
    SLICE_X74Y406        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.062     7.734    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty1_p5_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.099ns (2.511%)  route 3.844ns (97.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 7.746 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.381ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.632     5.519    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y406        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.150     7.746    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y406        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[2]/C
                         clock pessimism              0.096     7.842    
                         clock uncertainty           -0.046     7.796    
    SLICE_X74Y406        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.062     7.734    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty2_p5_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.099ns (2.511%)  route 3.844ns (97.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 7.746 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.381ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.632     5.519    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y406        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.150     7.746    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y406        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[2]/C
                         clock pessimism              0.096     7.842    
                         clock uncertainty           -0.046     7.796    
    SLICE_X74Y406        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.062     7.734    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty3_p5_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.099ns (2.511%)  route 3.843ns (97.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 7.745 - 6.400 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.417ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.381ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.353     1.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X84Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y400        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.647 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.212     3.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.887 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1146, routed)        1.631     5.518    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/meta2_reg[0]
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.149     7.745    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X74Y405        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]/C
                         clock pessimism              0.096     7.841    
                         clock uncertainty           -0.046     7.795    
    SLICE_X74Y405        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.062     7.733    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  2.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 ethernet_inst/ethernet_controller_axi_stream_bridge_inst/o_tx_axis_tdata_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.056ns (43.750%)  route 0.072ns (56.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.237ns (routing 0.381ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.417ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.237     1.433    ethernet_inst/ethernet_controller_axi_stream_bridge_inst/CLK
    SLICE_X86Y386        FDCE                                         r  ethernet_inst/ethernet_controller_axi_stream_bridge_inst/o_tx_axis_tdata_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y386        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.056     1.489 r  ethernet_inst/ethernet_controller_axi_stream_bridge_inst/o_tx_axis_tdata_reg[47]/Q
                         net (fo=3, routed)           0.072     1.561    ila_ethernet_inst/inst/ila_core_inst/probe1[47]
    SLICE_X87Y387        SRL16E                                       r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.414     1.637    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X87Y387        SRL16E                                       r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism             -0.099     1.538    
    SLICE_X87Y387        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.020     1.558    ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][481]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.053ns (31.928%)  route 0.113ns (68.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.209ns (routing 0.381ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.417ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.209     1.405    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X79Y367        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y367        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.053     1.458 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][481]/Q
                         net (fo=1, routed)           0.113     1.571    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WRITE_DATA_I[31]
    RAMB36_X10Y73        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.472     1.695    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/out
    RAMB36_X10Y73        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     1.594    
    RAMB36_X10Y73        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.035     1.559    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1222]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.053ns (37.063%)  route 0.090ns (62.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.218ns (routing 0.381ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.417ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.218     1.414    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X82Y374        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y374        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.053     1.467 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1222]/Q
                         net (fo=1, routed)           0.090     1.557    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/WRITE_DATA_I[18]
    RAMB36_X10Y75        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.456     1.679    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X10Y75        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     1.578    
    RAMB36_X10Y75        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                     -0.035     1.543    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][995]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.053ns (34.194%)  route 0.102ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.169ns (routing 0.381ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.417ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.169     1.365    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X68Y382        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][995]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y382        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.053     1.418 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][995]/Q
                         net (fo=1, routed)           0.102     1.520    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WRITE_DATA_I[33]
    RAMB36_X8Y76         RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.414     1.637    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/out
    RAMB36_X8Y76         RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.096     1.541    
    RAMB36_X8Y76         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                     -0.035     1.506    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1325]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.054ns (32.143%)  route 0.114ns (67.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.270ns (routing 0.381ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.417ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.270     1.466    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X96Y347        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1325]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y347        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.054     1.520 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1325]/Q
                         net (fo=1, routed)           0.114     1.634    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/WRITE_DATA_I[13]
    RAMB36_X12Y69        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.542     1.765    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X12Y69        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.111     1.654    
    RAMB36_X12Y69        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.035     1.619    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][459]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.056ns (33.333%)  route 0.112ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.210ns (routing 0.381ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.417ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.210     1.406    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X79Y365        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][459]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y365        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.056     1.462 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][459]/Q
                         net (fo=1, routed)           0.112     1.574    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WRITE_DATA_I[9]
    RAMB36_X10Y73        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.472     1.695    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/out
    RAMB36_X10Y73        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     1.594    
    RAMB36_X10Y73        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.035     1.559    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1331]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.053ns (31.928%)  route 0.113ns (68.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.273ns (routing 0.381ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.417ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.273     1.469    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X96Y348        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1331]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y348        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.053     1.522 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1331]/Q
                         net (fo=1, routed)           0.113     1.635    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/WRITE_DATA_I[19]
    RAMB36_X12Y69        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.542     1.765    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X12Y69        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.111     1.654    
    RAMB36_X12Y69        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[17])
                                                     -0.035     1.619    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1172]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.052ns (36.364%)  route 0.091ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.218ns (routing 0.381ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.417ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.218     1.414    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X82Y384        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y384        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.052     1.466 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][1172]/Q
                         net (fo=1, routed)           0.091     1.557    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/WRITE_DATA_I[4]
    RAMB36_X10Y77        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.454     1.677    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X10Y77        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     1.576    
    RAMB36_X10Y77        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.035     1.541    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][267]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.041ns (35.043%)  route 0.076ns (64.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.868ns (routing 0.246ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.273ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.868     1.014    ila_ethernet_inst/inst/ila_core_inst/out
    SLICE_X96Y368        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][267]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y368        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.055 r  ila_ethernet_inst/inst/ila_core_inst/shifted_data_in_reg[8][267]/Q
                         net (fo=1, routed)           0.076     1.131    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/WRITE_DATA_I[33]
    RAMB36_X12Y73        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.050     1.217    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X12Y73        RAMB36E2                                     r  ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.082     1.135    
    RAMB36_X12Y73        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                     -0.020     1.115    ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.055ns (31.609%)  route 0.119ns (68.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.199ns (routing 0.381ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.417ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.199     1.395    ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X81Y379        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y379        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.055     1.450 r  ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[52]/Q
                         net (fo=3, routed)           0.119     1.569    ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[104]
    SLICE_X82Y380        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.382     1.605    ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y380        FDRE                                         r  ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[52]/C
                         clock pessimism             -0.099     1.506    
    SLICE_X82Y380        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.552    ila_ethernet_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_tx_clk_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X12Y73        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB36_X12Y73        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X10Y74        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB36_X10Y74        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X11Y74        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB36_X11Y74        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X9Y78         ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB36_X9Y78         ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X11Y75        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB36_X11Y75        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X11Y75        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X10Y77        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X10Y75        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X11Y77        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X11Y71        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X10Y72        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X12Y76        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK           n/a                     0.495         3.200       2.705      RAMB36_X12Y71        ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X10Y70        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X8Y71         ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X12Y73        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X10Y74        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X9Y78         ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X11Y75        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X11Y70        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB18_X9Y140        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X10Y70        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X8Y75         ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X8Y75         ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X10Y78        ila_ethernet_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.774         0.156       0.618      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.124       0.659      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  ila_tx_clk_out
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.966ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.458ns  (logic 0.069ns (15.066%)  route 0.389ns (84.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y338                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X78Y338        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.069     0.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.389     0.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X77Y338        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X77Y338        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.268ns  (logic 0.070ns (26.119%)  route 0.198ns (73.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y340                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X71Y340        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.198     0.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X71Y342        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y342        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.266ns  (logic 0.070ns (26.316%)  route 0.196ns (73.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y340                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X71Y340        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.196     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X71Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y341        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.257ns  (logic 0.070ns (27.237%)  route 0.187ns (72.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y338                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X78Y338        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.187     0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X78Y339        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y339        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.255ns  (logic 0.070ns (27.451%)  route 0.185ns (72.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y340                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X71Y340        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.185     0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X71Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y341        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.252ns  (logic 0.072ns (28.571%)  route 0.180ns (71.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y340                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X71Y340        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     0.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.180     0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X71Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y341        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.223ns  (logic 0.069ns (30.942%)  route 0.154ns (69.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y338                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X78Y338        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     0.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.154     0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X77Y338        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X77Y338        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.210ns  (logic 0.070ns (33.333%)  route 0.140ns (66.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y338                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X78Y338        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.140     0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X78Y339        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y339        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  6.214    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  ila_tx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack       49.698ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.326ns  (logic 0.070ns (21.472%)  route 0.256ns (78.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y341                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X71Y341        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.256     0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X71Y340        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                 49.698    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.318ns  (logic 0.069ns (21.698%)  route 0.249ns (78.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y338                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X77Y338        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.249     0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X77Y337        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X77Y337        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 49.706    

Slack (MET) :             49.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.266ns  (logic 0.072ns (27.068%)  route 0.194ns (72.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y339                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X78Y339        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     0.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.194     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X78Y337        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X78Y337        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                 49.758    

Slack (MET) :             49.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.070ns (26.718%)  route 0.192ns (73.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y341                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X71Y341        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.192     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X71Y339        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X71Y339        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.762    

Slack (MET) :             49.808ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.216ns  (logic 0.069ns (31.944%)  route 0.147ns (68.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y341                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X71Y341        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.069     0.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.147     0.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X71Y340        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                 49.808    

Slack (MET) :             49.810ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.214ns  (logic 0.066ns (30.841%)  route 0.148ns (69.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y338                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X77Y338        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.148     0.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X77Y337        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X77Y337        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                 49.810    

Slack (MET) :             49.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.210ns  (logic 0.070ns (33.333%)  route 0.140ns (66.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y341                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X71Y341        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.140     0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X71Y340        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                 49.814    

Slack (MET) :             49.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.207ns  (logic 0.070ns (33.816%)  route 0.137ns (66.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y339                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X78Y339        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.137     0.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X78Y338        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X78Y338        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                 49.817    





---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_out_0
  To Clock:  ila_tx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.254ns (17.775%)  route 1.175ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 7.853 - 6.400 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.172ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.381ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.107     1.331    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/WCLK
    SLICE_X88Y366        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y366        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.254     1.585 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_2/RAMC/O
                         net (fo=1, routed)           1.175     2.760    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[16]
    SLICE_X89Y362        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.257     7.853    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X89Y362        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[16]/C
                         clock pessimism              0.000     7.853    
                         clock uncertainty           -0.046     7.807    
    SLICE_X89Y362        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023     7.830    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[16]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -2.760    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.942%)  route 1.206ns (83.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 7.848 - 6.400 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.076ns (routing 0.172ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.381ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.076     1.300    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/WCLK
    SLICE_X90Y380        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y380        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.246     1.546 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMC/O
                         net (fo=1, routed)           1.206     2.752    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[166]
    SLICE_X92Y380        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.252     7.848    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X92Y380        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[166]/C
                         clock pessimism              0.000     7.848    
                         clock uncertainty           -0.046     7.802    
    SLICE_X92Y380        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023     7.825    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[166]
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.269ns (18.629%)  route 1.175ns (81.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 7.847 - 6.400 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.076ns (routing 0.172ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.381ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.076     1.300    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/WCLK
    SLICE_X90Y380        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y380        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.269     1.569 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMB_D1/O
                         net (fo=1, routed)           1.175     2.744    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[165]
    SLICE_X90Y378        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.251     7.847    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X90Y378        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[165]/C
                         clock pessimism              0.000     7.847    
                         clock uncertainty           -0.046     7.801    
    SLICE_X90Y378        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.023     7.824    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[165]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.266ns (18.511%)  route 1.171ns (81.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 7.849 - 6.400 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.076ns (routing 0.172ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.381ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.076     1.300    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/WCLK
    SLICE_X90Y380        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y380        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.266     1.566 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_27/RAMA_D1/O
                         net (fo=1, routed)           1.171     2.737    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[163]
    SLICE_X92Y379        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.253     7.849    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X92Y379        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[163]/C
                         clock pessimism              0.000     7.849    
                         clock uncertainty           -0.046     7.803    
    SLICE_X92Y379        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023     7.826    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[163]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.253ns (19.023%)  route 1.077ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 7.845 - 6.400 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.093ns (routing 0.172ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.381ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.093     1.317    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/WCLK
    SLICE_X87Y369        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y369        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.253     1.570 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/O
                         net (fo=1, routed)           1.077     2.647    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[0]
    SLICE_X86Y359        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.249     7.845    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X86Y359        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[0]/C
                         clock pessimism              0.000     7.845    
                         clock uncertainty           -0.046     7.799    
    SLICE_X86Y359        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023     7.822    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_8/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.259ns (19.985%)  route 1.037ns (80.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 7.853 - 6.400 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.172ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.381ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.107     1.331    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_8/WCLK
    SLICE_X88Y367        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_8/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y367        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.259     1.590 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_8/RAMC_D1/O
                         net (fo=1, routed)           1.037     2.627    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[53]
    SLICE_X87Y368        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.257     7.853    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X87Y368        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[53]/C
                         clock pessimism              0.000     7.853    
                         clock uncertainty           -0.046     7.807    
    SLICE_X87Y368        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.023     7.830    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[53]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -2.627    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.271ns (20.735%)  route 1.036ns (79.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 7.865 - 6.400 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.172ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.381ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.095     1.319    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/WCLK
    SLICE_X91Y374        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y374        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.271     1.590 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA_D1/O
                         net (fo=1, routed)           1.036     2.626    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[211]
    SLICE_X95Y365        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.269     7.865    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X95Y365        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[211]/C
                         clock pessimism              0.000     7.865    
                         clock uncertainty           -0.046     7.819    
    SLICE_X95Y365        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023     7.842    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[211]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.071ns (5.367%)  route 1.252ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 7.855 - 6.400 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.172ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.381ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.055     1.279    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rx_serdes_clk
    SLICE_X89Y378        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y378        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     1.350 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[2]/Q
                         net (fo=179, routed)         1.252     2.602    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/D[2]
    SLICE_X88Y377        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.259     7.855    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/rx_clk
    SLICE_X88Y377        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     7.855    
                         clock uncertainty           -0.046     7.809    
    SLICE_X88Y377        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.024     7.833    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_9/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.254ns (20.000%)  route 1.016ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 7.855 - 6.400 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.172ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.381ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.107     1.331    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_9/WCLK
    SLICE_X88Y367        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_9/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y367        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.254     1.585 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_9/RAMC/O
                         net (fo=1, routed)           1.016     2.601    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[58]
    SLICE_X88Y368        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.259     7.855    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X88Y368        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[58]/C
                         clock pessimism              0.000     7.855    
                         clock uncertainty           -0.046     7.809    
    SLICE_X88Y368        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.023     7.832    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[58]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.271ns (21.272%)  route 1.003ns (78.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 7.855 - 6.400 ) 
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.094ns (routing 0.172ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.381ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.094     1.318    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_5/WCLK
    SLICE_X87Y367        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y367        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.271     1.589 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_5/RAMA_D1/O
                         net (fo=1, routed)           1.003     2.592    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[31]
    SLICE_X87Y364        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.259     7.855    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X87Y364        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[31]/C
                         clock pessimism              0.000     7.855    
                         clock uncertainty           -0.046     7.809    
    SLICE_X87Y364        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.024     7.833    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[31]
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.156ns (25.161%)  route 0.464ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.943ns (routing 0.157ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.417ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.943     1.140    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/WCLK
    SLICE_X96Y382        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y382        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.156     1.296 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/RAMB/O
                         net (fo=1, routed)           0.464     1.760    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[182]
    SLICE_X95Y383        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.400     1.623    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X95Y383        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[182]/C
                         clock pessimism              0.000     1.623    
                         clock uncertainty            0.046     1.669    
    SLICE_X95Y383        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.715    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[182]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.150ns (25.424%)  route 0.440ns (74.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.157ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.417ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.977     1.174    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_7/WCLK
    SLICE_X87Y366        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y366        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.150     1.324 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_7/RAMA/O
                         net (fo=1, routed)           0.440     1.764    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[42]
    SLICE_X87Y368        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.398     1.621    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X87Y368        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[42]/C
                         clock pessimism              0.000     1.621    
                         clock uncertainty            0.046     1.667    
    SLICE_X87Y368        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.714    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.110ns (23.256%)  route 0.363ns (76.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.662ns (routing 0.108ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.273ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.662     0.808    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/WCLK
    SLICE_X96Y382        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y382        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.110     0.918 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/RAMB/O
                         net (fo=1, routed)           0.363     1.281    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[188]
    SLICE_X95Y382        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.969     1.136    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X95Y382        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[188]/C
                         clock pessimism              0.000     1.136    
                         clock uncertainty            0.046     1.182    
    SLICE_X95Y382        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.229    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[188]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.150ns (24.077%)  route 0.473ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.157ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.417ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.959     1.156    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/WCLK
    SLICE_X93Y372        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y372        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.150     1.306 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_3/RAMA/O
                         net (fo=1, routed)           0.473     1.779    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[18]
    SLICE_X94Y372        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.400     1.623    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X94Y372        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[18]/C
                         clock pessimism              0.000     1.623    
                         clock uncertainty            0.046     1.669    
    SLICE_X94Y372        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.716    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_29/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.108ns (21.862%)  route 0.386ns (78.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.671ns (routing 0.108ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.273ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.671     0.817    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_29/WCLK
    SLICE_X93Y372        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_29/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y372        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.108     0.925 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_29/RAMA_D1/O
                         net (fo=1, routed)           0.386     1.311    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[175]
    SLICE_X93Y375        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.986     1.153    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X93Y375        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[175]/C
                         clock pessimism              0.000     1.153    
                         clock uncertainty            0.046     1.199    
    SLICE_X93Y375        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.246    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[175]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.150ns (22.659%)  route 0.512ns (77.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.943ns (routing 0.157ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.417ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.943     1.140    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/WCLK
    SLICE_X96Y382        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y382        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.150     1.290 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_31/RAMA/O
                         net (fo=1, routed)           0.512     1.802    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[186]
    SLICE_X95Y381        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.414     1.637    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X95Y381        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[186]/C
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.046     1.683    
    SLICE_X95Y381        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.730    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[186]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.145ns (22.943%)  route 0.487ns (77.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.157ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.417ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.968     1.165    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/WCLK
    SLICE_X91Y374        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y374        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.145     1.310 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/RAMC_D1/O
                         net (fo=1, routed)           0.487     1.797    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[209]
    SLICE_X95Y365        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.410     1.633    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X95Y365        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[209]/C
                         clock pessimism              0.000     1.633    
                         clock uncertainty            0.046     1.679    
    SLICE_X95Y365        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.725    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[209]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.145ns (22.239%)  route 0.507ns (77.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.943ns (routing 0.157ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.417ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.943     1.140    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/WCLK
    SLICE_X96Y382        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y382        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.145     1.285 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_30/RAMC_D1/O
                         net (fo=1, routed)           0.507     1.792    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[185]
    SLICE_X96Y379        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.403     1.626    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X96Y379        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[185]/C
                         clock pessimism              0.000     1.626    
                         clock uncertainty            0.046     1.672    
    SLICE_X96Y379        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.718    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[185]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_28/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.150ns (24.000%)  route 0.475ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.157ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.417ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     0.096    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.197 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.960     1.157    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_28/WCLK
    SLICE_X90Y380        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_28/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y380        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.150     1.307 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_28/RAMA/O
                         net (fo=1, routed)           0.475     1.782    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[168]
    SLICE_X92Y380        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.391     1.614    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X92Y380        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[168]/C
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.046     1.660    
    SLICE_X92Y380        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.707    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_4/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ila_tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.105ns (22.013%)  route 0.372ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.684ns (routing 0.108ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.273ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.684     0.830    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_4/WCLK
    SLICE_X87Y367        RAMD32                                       r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_4/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y367        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.105     0.935 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_4/RAMC_D1/O
                         net (fo=1, routed)           0.372     1.307    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/tmp2_ram_rdata[29]
    SLICE_X87Y364        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.972     1.139    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/rx_clk
    SLICE_X87Y364        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[29]/C
                         clock pessimism              0.000     1.139    
                         clock uncertainty            0.046     1.185    
    SLICE_X87Y364        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.232    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/ram_rdata_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 53.066 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.598ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.470    53.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.398    57.464    
                         clock uncertainty           -0.035    57.429    
    SLICE_X78Y332        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.060    57.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.369    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 53.066 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.598ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.470    53.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.398    57.464    
                         clock uncertainty           -0.035    57.429    
    SLICE_X78Y332        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.060    57.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.369    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    

Slack (MET) :             46.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.279ns (9.979%)  route 2.517ns (90.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 53.070 - 50.000 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    4.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 0.654ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.598ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.610     5.910    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.656     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     7.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.375     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     8.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.203     8.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y131        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.126     8.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.939    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X78Y332        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.474    53.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.398    57.468    
                         clock uncertainty           -0.035    57.433    
    SLICE_X78Y332        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.060    57.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.373    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 46.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.425ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.108     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.204     2.408    
    SLICE_X71Y343        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.608ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    4.233ns
  Clock Net Delay (Source):      0.975ns (routing 0.385ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.425ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.975     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y343        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y343        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.094     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y345        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.104     6.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y345        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.233     2.375    
    SLICE_X69Y345        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.608ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.979ns (routing 0.385ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.425ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.979     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y344        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y343        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.185     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.104     6.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.204     2.404    
    SLICE_X71Y343        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_tx_clk_out
  To Clock:  ila_tx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.070ns (9.915%)  route 0.636ns (90.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 7.743 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.381ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.636     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.147     7.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.142     7.885    
                         clock uncertainty           -0.046     7.838    
    SLICE_X74Y335        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.060     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.070ns (9.915%)  route 0.636ns (90.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 7.743 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.381ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.636     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.147     7.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.142     7.885    
                         clock uncertainty           -0.046     7.838    
    SLICE_X74Y335        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.060     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.070ns (10.086%)  route 0.624ns (89.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 7.741 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.381ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.624     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.145     7.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.142     7.883    
                         clock uncertainty           -0.046     7.836    
    SLICE_X75Y335        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.060     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.070ns (10.086%)  route 0.624ns (89.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 7.741 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.381ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.624     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.145     7.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.142     7.883    
                         clock uncertainty           -0.046     7.836    
    SLICE_X75Y335        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.060     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.070ns (10.086%)  route 0.624ns (89.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 7.741 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.381ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.624     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.145     7.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.142     7.883    
                         clock uncertainty           -0.046     7.836    
    SLICE_X75Y335        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.060     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.070ns (10.086%)  route 0.624ns (89.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 7.741 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.381ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.624     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.145     7.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.142     7.883    
                         clock uncertainty           -0.046     7.836    
    SLICE_X75Y335        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.060     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.070ns (11.438%)  route 0.542ns (88.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 7.736 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.381ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.542     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.140     7.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.104     7.840    
                         clock uncertainty           -0.046     7.794    
    SLICE_X73Y335        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.060     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.070ns (11.438%)  route 0.542ns (88.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 7.736 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.381ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.542     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y335        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.140     7.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y335        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.104     7.840    
                         clock uncertainty           -0.046     7.794    
    SLICE_X73Y335        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.060     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.070ns (11.475%)  route 0.540ns (88.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 7.734 - 6.400 ) 
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.417ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.381ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.299     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y340        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y340        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.540     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y335        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.138     7.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.104     7.838    
                         clock uncertainty           -0.046     7.792    
    SLICE_X73Y335        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.060     7.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ila_tx_clk_out rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.162ns (25.352%)  route 0.477ns (74.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 7.735 - 6.400 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.270ns (routing 0.417ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.381ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.270     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y331        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y331        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     1.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.240     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X75Y331        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.237     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X75Y334        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.139     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y334        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.143     7.877    
                         clock uncertainty           -0.046     7.831    
    SLICE_X75Y334        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.060     7.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  5.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.795ns (routing 0.246ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.273ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.795     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y334        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y334        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y338        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.940     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y338        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.083     1.024    
    SLICE_X78Y338        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.795ns (routing 0.246ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.273ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.795     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y334        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y334        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y338        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.940     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y338        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.083     1.024    
    SLICE_X78Y338        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.795ns (routing 0.246ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.273ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.795     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y334        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y334        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y338        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.940     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y338        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.083     1.024    
    SLICE_X78Y338        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.795ns (routing 0.246ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.273ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.795     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y334        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y334        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y338        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.940     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y338        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.083     1.024    
    SLICE_X78Y338        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.805ns (routing 0.246ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.273ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.805     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y340        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y340        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X71Y340        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.920     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.081     1.006    
    SLICE_X71Y340        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.805ns (routing 0.246ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.273ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.805     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y340        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y340        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X71Y340        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.920     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.081     1.006    
    SLICE_X71Y340        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.805ns (routing 0.246ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.273ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.805     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y340        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y340        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X71Y340        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.920     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.081     1.006    
    SLICE_X71Y340        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.805ns (routing 0.246ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.273ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.805     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y340        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y340        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X71Y340        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.920     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.081     1.006    
    SLICE_X71Y340        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.805ns (routing 0.246ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.273ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.805     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y340        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y340        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X71Y340        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.920     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.081     1.006    
    SLICE_X71Y340        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_tx_clk_out rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.805ns (routing 0.246ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.273ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.805     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y340        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y340        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.098     1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X71Y340        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.920     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y340        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.081     1.006    
    SLICE_X71Y340        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_tx_clk_out
  To Clock:  rx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        5.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.068ns (10.104%)  route 0.605ns (89.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 7.547 - 6.400 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.417ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.157ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.347     1.570    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X85Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y392        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.068     1.638 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.605     2.243    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X84Y392        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.950     7.547    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y392        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.547    
                         clock uncertainty           -0.046     7.501    
    SLICE_X84Y392        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.060     7.441    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -2.243    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.068ns (10.104%)  route 0.605ns (89.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 7.547 - 6.400 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.417ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.157ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.347     1.570    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X85Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y392        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.068     1.638 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.605     2.243    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X84Y392        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.950     7.547    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y392        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.547    
                         clock uncertainty           -0.046     7.501    
    SLICE_X84Y392        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.060     7.441    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -2.243    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.068ns (10.104%)  route 0.605ns (89.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 7.547 - 6.400 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.417ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.157ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.347     1.570    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X85Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y392        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.068     1.638 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.605     2.243    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X84Y392        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.950     7.547    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y392        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.547    
                         clock uncertainty           -0.046     7.501    
    SLICE_X84Y392        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.060     7.441    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -2.243    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.066ns (23.077%)  route 0.220ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 7.558 - 6.400 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.157ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.350     1.573    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X85Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y394        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     1.639 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.220     1.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X85Y396        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.961     7.558    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X85Y396        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.558    
                         clock uncertainty           -0.046     7.512    
    SLICE_X85Y396        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.060     7.452    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.066ns (23.077%)  route 0.220ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 7.558 - 6.400 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.157ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.350     1.573    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X85Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y394        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     1.639 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.220     1.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X85Y396        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.961     7.558    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X85Y396        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.558    
                         clock uncertainty           -0.046     7.512    
    SLICE_X85Y396        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.060     7.452    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.066ns (23.077%)  route 0.220ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 7.558 - 6.400 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.157ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       1.350     1.573    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X85Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y394        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     1.639 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.220     1.859    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X85Y396        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.961     7.558    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X85Y396        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.558    
                         clock uncertainty           -0.046     7.512    
    SLICE_X85Y396        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.060     7.452    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  5.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.246ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.119ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.834     0.980    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X85Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y394        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.018 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.109     1.127    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X85Y396        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.761     0.928    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X85Y396        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.046     0.974    
    SLICE_X85Y396        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.954    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.246ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.119ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.834     0.980    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X85Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y394        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.018 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.109     1.127    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X85Y396        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.761     0.928    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X85Y396        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.046     0.974    
    SLICE_X85Y396        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.954    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.246ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.119ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.834     0.980    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X85Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y394        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.018 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.109     1.127    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X85Y396        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.761     0.928    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X85Y396        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.046     0.974    
    SLICE_X85Y396        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     0.954    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.039ns (11.080%)  route 0.313ns (88.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.246ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.119ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.833     0.979    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X85Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y392        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.018 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.313     1.331    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X84Y392        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.751     0.918    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y392        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.046     0.964    
    SLICE_X84Y392        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.944    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.039ns (11.080%)  route 0.313ns (88.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.246ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.119ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.833     0.979    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X85Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y392        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.018 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.313     1.331    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X84Y392        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.751     0.918    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y392        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.046     0.964    
    SLICE_X84Y392        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.944    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - ila_tx_clk_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.039ns (11.080%)  route 0.313ns (88.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.246ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.119ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=15766, routed)       0.833     0.979    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X85Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y392        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.018 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.313     1.331    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X84Y392        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.751     0.918    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y392        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.046     0.964    
    SLICE_X84Y392        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.944    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk_out_0
  To Clock:  rx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        5.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.066ns (9.720%)  route 0.613ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 7.551 - 6.400 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.172ns, distribution 0.897ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.157ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.069     1.293    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X85Y393        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y393        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     1.359 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.613     1.972    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X84Y395        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.954     7.551    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y395        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.071     7.622    
                         clock uncertainty           -0.046     7.575    
    SLICE_X84Y395        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.060     7.515    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.066ns (9.720%)  route 0.613ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 7.551 - 6.400 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.172ns, distribution 0.897ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.157ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.069     1.293    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X85Y393        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y393        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     1.359 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.613     1.972    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X84Y395        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.954     7.551    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y395        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.071     7.622    
                         clock uncertainty           -0.046     7.575    
    SLICE_X84Y395        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.060     7.515    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out_0 rise@6.400ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.066ns (9.720%)  route 0.613ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 7.551 - 6.400 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.172ns, distribution 0.897ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.157ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        1.069     1.293    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X85Y393        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y393        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     1.359 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.613     1.972    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X84Y395        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.954     7.551    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y395        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.071     7.622    
                         clock uncertainty           -0.046     7.575    
    SLICE_X84Y395        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.060     7.515    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  5.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.038ns (10.556%)  route 0.322ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.668ns (routing 0.108ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.119ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.668     0.814    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X85Y393        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y393        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.322     1.174    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X84Y395        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.753     0.920    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y395        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.062     0.858    
    SLICE_X84Y395        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.838    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.038ns (10.556%)  route 0.322ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.668ns (routing 0.108ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.119ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.668     0.814    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X85Y393        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y393        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.322     1.174    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X84Y395        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.753     0.920    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y395        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.062     0.858    
    SLICE_X84Y395        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.838    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out_0 rise@0.000ns - rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.038ns (10.556%)  route 0.322ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.668ns (routing 0.108ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.119ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.668     0.814    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X85Y393        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y393        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.322     1.174    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X84Y395        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1952, routed)        0.753     0.920    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X84Y395        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.062     0.858    
    SLICE_X84Y395        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.838    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.336    





