Analysis & Synthesis report for Tic_tac_toe
Sat Dec 09 13:37:39 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Tic_tac_toe|start_game:St|tmp_level
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |Tic_tac_toe
 15. Parameter Settings for User Entity Instance: start_game:St
 16. Parameter Settings for User Entity Instance: user_player:U
 17. Parameter Settings for User Entity Instance: computer_player:AI
 18. Parameter Settings for User Entity Instance: winning_checker:C
 19. Parameter Settings for User Entity Instance: lights_refresher:R
 20. Parameter Settings for User Entity Instance: score_updater:S
 21. Parameter Settings for Inferred Entity Instance: computer_player:AI|lpm_divide:Mod0
 22. Port Connectivity Checks: "score_updater:S|seven_seg_dec:round_number_segment"
 23. Port Connectivity Checks: "score_updater:S|seven_seg_dec:round_segment"
 24. Port Connectivity Checks: "score_updater:S|seven_seg_dec:computer_score_segment"
 25. Port Connectivity Checks: "score_updater:S|seven_seg_dec:computer_segment"
 26. Port Connectivity Checks: "score_updater:S|seven_seg_dec:displays_player_score"
 27. Port Connectivity Checks: "score_updater:S|seven_seg_dec:player_segment"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 09 13:37:39 2017       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; Tic_tac_toe                                 ;
; Top-level Entity Name              ; Tic_tac_toe                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 952                                         ;
;     Total combinational functions  ; 931                                         ;
;     Dedicated logic registers      ; 189                                         ;
; Total registers                    ; 189                                         ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; Tic_tac_toe        ; Tic_tac_toe        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; Tic_tac_toe.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/Tic_tac_toe.sv                              ;         ;
; start_game.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/start_game.sv                               ;         ;
; winning_checker.sv               ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/winning_checker.sv                          ;         ;
; lights_refresher.sv              ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/lights_refresher.sv                         ;         ;
; user_player.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/user_player.sv                              ;         ;
; computer_player.sv               ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/computer_player.sv                          ;         ;
; clk_generator.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/clk_generator.sv                            ;         ;
; score_updater.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/score_updater.sv                            ;         ;
; seven_seg_dec.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/15.1/Project/seven_seg_dec.sv                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc      ;         ;
; db/lpm_divide_lll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/15.1/Project/db/lpm_divide_lll.tdf                       ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/15.1/Project/db/sign_div_unsign_klh.tdf                  ;         ;
; db/alt_u_div_ihe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/15.1/Project/db/alt_u_div_ihe.tdf                        ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/15.1/Project/db/add_sub_t3c.tdf                          ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/15.1/Project/db/add_sub_u3c.tdf                          ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 952                        ;
;                                             ;                            ;
; Total combinational functions               ; 931                        ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 564                        ;
;     -- 3 input functions                    ; 169                        ;
;     -- <=2 input functions                  ; 198                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 846                        ;
;     -- arithmetic mode                      ; 85                         ;
;                                             ;                            ;
; Total registers                             ; 189                        ;
;     -- Dedicated logic registers            ; 189                        ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 87                         ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 0                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; clk_generator:clkg|out_clk ;
; Maximum fan-out                             ; 158                        ;
; Total fan-out                               ; 3813                       ;
; Average fan-out                             ; 2.95                       ;
+---------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Tic_tac_toe                                 ; 931 (71)          ; 189 (28)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 87   ; 0            ; 0          ; |Tic_tac_toe                                                                                                                    ; work         ;
;    |clk_generator:clkg|                      ; 51 (51)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|clk_generator:clkg                                                                                                 ; work         ;
;    |computer_player:AI|                      ; 495 (401)         ; 29 (29)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|computer_player:AI                                                                                                 ; work         ;
;       |lpm_divide:Mod0|                      ; 94 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|computer_player:AI|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_lll:auto_generated|     ; 94 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|computer_player:AI|lpm_divide:Mod0|lpm_divide_lll:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider|    ; 94 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|computer_player:AI|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_ihe:divider|       ; 94 (94)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|computer_player:AI|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; work         ;
;    |lights_refresher:R|                      ; 94 (94)           ; 28 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|lights_refresher:R                                                                                                 ; work         ;
;    |score_updater:S|                         ; 94 (52)           ; 39 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|score_updater:S                                                                                                    ; work         ;
;       |seven_seg_dec:computer_score_segment| ; 14 (14)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|score_updater:S|seven_seg_dec:computer_score_segment                                                               ; work         ;
;       |seven_seg_dec:displays_player_score|  ; 14 (14)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|score_updater:S|seven_seg_dec:displays_player_score                                                                ; work         ;
;       |seven_seg_dec:round_number_segment|   ; 14 (14)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|score_updater:S|seven_seg_dec:round_number_segment                                                                 ; work         ;
;    |start_game:St|                           ; 17 (17)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|start_game:St                                                                                                      ; work         ;
;    |user_player:U|                           ; 41 (41)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|user_player:U                                                                                                      ; work         ;
;    |winning_checker:C|                       ; 68 (68)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Tic_tac_toe|winning_checker:C                                                                                                  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Tic_tac_toe|start_game:St|tmp_level                     ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; tmp_level.11 ; tmp_level.10 ; tmp_level.01 ; tmp_level.00 ;
+--------------+--------------+--------------+--------------+--------------+
; tmp_level.00 ; 0            ; 0            ; 0            ; 0            ;
; tmp_level.01 ; 0            ; 0            ; 1            ; 1            ;
; tmp_level.10 ; 0            ; 1            ; 0            ; 1            ;
; tmp_level.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+----------------------------------------+-------------------------------------------------+
; Register name                          ; Reason for Removal                              ;
+----------------------------------------+-------------------------------------------------+
; score_updater:S|displays[1][0]         ; Stuck at GND due to stuck port data_in          ;
; score_updater:S|displays[1][1]         ; Stuck at GND due to stuck port data_in          ;
; score_updater:S|displays[1][2]         ; Stuck at VCC due to stuck port data_in          ;
; score_updater:S|displays[1][3]         ; Stuck at VCC due to stuck port data_in          ;
; score_updater:S|displays[3][0]         ; Stuck at GND due to stuck port data_in          ;
; score_updater:S|displays[3][1]         ; Stuck at VCC due to stuck port data_in          ;
; score_updater:S|displays[3][2]         ; Stuck at GND due to stuck port data_in          ;
; score_updater:S|displays[3][3]         ; Stuck at VCC due to stuck port data_in          ;
; score_updater:S|displays[5][0]         ; Stuck at VCC due to stuck port data_in          ;
; score_updater:S|displays[5][1]         ; Stuck at VCC due to stuck port data_in          ;
; score_updater:S|displays[5][2]         ; Stuck at GND due to stuck port data_in          ;
; score_updater:S|displays[5][3]         ; Stuck at VCC due to stuck port data_in          ;
; score_updater:S|enable[1,3,5]          ; Stuck at VCC due to stuck port data_in          ;
; start_game:St|vector_at_begin[1][0]    ; Stuck at GND due to stuck port data_in          ;
; start_game:St|vector_at_begin[0][1]    ; Stuck at GND due to stuck port data_in          ;
; start_game:St|vector_at_begin[0][0]    ; Stuck at GND due to stuck port data_in          ;
; start_game:St|vector_at_begin[1][1]    ; Stuck at GND due to stuck port data_in          ;
; start_game:St|vector_at_begin[3][0]    ; Stuck at GND due to stuck port data_in          ;
; start_game:St|vector_at_begin[3][1]    ; Stuck at GND due to stuck port data_in          ;
; state_indication[7]~reg0               ; Merged with state_indication[6]~reg0            ;
; state_indication[8]~reg0               ; Merged with state_indication[6]~reg0            ;
; state_indication[9]~reg0               ; Merged with state_indication[6]~reg0            ;
; score_updater:S|enable[2,4]            ; Merged with score_updater:S|enable[0]           ;
; start_game:St|vector_at_begin[2][1]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[4][0]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[4][1]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[5][0]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[5][1]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[6][0]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[6][1]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[7][0]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[7][1]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[8][0]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; start_game:St|vector_at_begin[8][1]    ; Merged with start_game:St|vector_at_begin[2][0] ;
; state_indication[6]~reg0               ; Stuck at GND due to stuck port data_in          ;
; start_game:St|tmp_level~5              ; Lost fanout                                     ;
; start_game:St|tmp_level~6              ; Lost fanout                                     ;
; start_game:St|tmp_level.11             ; Lost fanout                                     ;
; Total Number of Removed Registers = 41 ;                                                 ;
+----------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                       ;
+--------------------------------+---------------------------+------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register               ;
+--------------------------------+---------------------------+------------------------------------------------------+
; score_updater:S|displays[5][0] ; Stuck at VCC              ; score_updater:S|enable[1], score_updater:S|enable[3] ;
;                                ; due to stuck port data_in ;                                                      ;
; start_game:St|tmp_level~5      ; Lost Fanouts              ; start_game:St|tmp_level.11                           ;
+--------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 121   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; score_updater:S|enable[0]              ; 22      ;
; turn_switch                            ; 7       ;
; score_updater:S|round_number[0]        ; 6       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Tic_tac_toe|score_updater:S|player_score[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Tic_tac_toe|score_updater:S|computer_score[3]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Tic_tac_toe|score_updater:S|round_number[1]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Tic_tac_toe|lights_refresher:R|lights[4]                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Tic_tac_toe|lights_refresher:R|lights[14]                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Tic_tac_toe|lights_refresher:R|lights[17]                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Tic_tac_toe|lights_refresher:R|lights[0]                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Tic_tac_toe|lights_refresher:R|lights[15]                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Tic_tac_toe|lights_refresher:R|lights[6]                   ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |Tic_tac_toe|main_vector[0][0]                              ;
; 11:1               ; 12 bits   ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; Yes        ; |Tic_tac_toe|main_vector[6][1]                              ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |Tic_tac_toe|state_indication[6]~reg0                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Tic_tac_toe|state_indication[2]~reg0                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Tic_tac_toe|state[0]                                       ;
; 19:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[1][0] ;
; 19:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[7][1] ;
; 20:1               ; 6 bits    ; 78 LEs        ; 72 LEs               ; 6 LEs                  ; Yes        ; |Tic_tac_toe|winning_checker:C|winning[0]                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[3][1] ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[5][0] ;
; 30:1               ; 2 bits    ; 40 LEs        ; 2 LEs                ; 38 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[2][1] ;
; 30:1               ; 2 bits    ; 40 LEs        ; 2 LEs                ; 38 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[6][1] ;
; 30:1               ; 2 bits    ; 40 LEs        ; 2 LEs                ; 38 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[8][1] ;
; 32:1               ; 2 bits    ; 42 LEs        ; 2 LEs                ; 40 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[0][0] ;
; 37:1               ; 2 bits    ; 48 LEs        ; 2 LEs                ; 46 LEs                 ; Yes        ; |Tic_tac_toe|computer_player:AI|vector_after_computer[4][0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Tic_tac_toe|start_game:St|tmp_level                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Tic_tac_toe|start_game:St|tmp_level                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Tic_tac_toe|computer_player:AI|Mux0                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Tic_tac_toe ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; s_start_game       ; 000   ; Unsigned Binary                                ;
; s_user_playing     ; 001   ; Unsigned Binary                                ;
; s_computer_playing ; 010   ; Unsigned Binary                                ;
; s_checking         ; 011   ; Unsigned Binary                                ;
; s_refreshing       ; 100   ; Unsigned Binary                                ;
; s_updating_score   ; 101   ; Unsigned Binary                                ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_game:St ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; s_start_game   ; 000   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: user_player:U ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; s_user_playing ; 001   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: computer_player:AI ;
+--------------------+-------+------------------------------------+
; Parameter Name     ; Value ; Type                               ;
+--------------------+-------+------------------------------------+
; s_computer_playing ; 010   ; Unsigned Binary                    ;
+--------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: winning_checker:C ;
+-------------------+-------+------------------------------------+
; Parameter Name    ; Value ; Type                               ;
+-------------------+-------+------------------------------------+
; s_winning_checker ; 011   ; Unsigned Binary                    ;
; s_refreshing      ; 100   ; Unsigned Binary                    ;
; s_updating_score  ; 101   ; Unsigned Binary                    ;
+-------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lights_refresher:R ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; s_refreshing   ; 100   ; Unsigned Binary                        ;
; s_start_game   ; 000   ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_updater:S ;
+------------------+-------+-----------------------------------+
; Parameter Name   ; Value ; Type                              ;
+------------------+-------+-----------------------------------+
; s_updating_score ; 101   ; Unsigned Binary                   ;
; s_start_game     ; 000   ; Unsigned Binary                   ;
; s_refreshing     ; 100   ; Unsigned Binary                   ;
; s_checking       ; 011   ; Unsigned Binary                   ;
; C_symbol         ; 1010  ; Unsigned Binary                   ;
; P_symbol         ; 1011  ; Unsigned Binary                   ;
; r_symbol         ; 1100  ; Unsigned Binary                   ;
+------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: computer_player:AI|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_updater:S|seven_seg_dec:round_number_segment" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; num[4] ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "score_updater:S|seven_seg_dec:round_segment" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; num[4] ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_updater:S|seven_seg_dec:computer_score_segment" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; num[4] ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "score_updater:S|seven_seg_dec:computer_segment" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; num[4] ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_updater:S|seven_seg_dec:displays_player_score" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; num[4] ; Input ; Info     ; Stuck at GND                                        ;
+--------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "score_updater:S|seven_seg_dec:player_segment" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; num[4] ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 189                         ;
;     ENA               ; 103                         ;
;     ENA SCLR          ; 6                           ;
;     ENA SCLR SLD      ; 12                          ;
;     plain             ; 68                          ;
; cycloneiii_lcell_comb ; 933                         ;
;     arith             ; 85                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 26                          ;
;     normal            ; 848                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 143                         ;
;         4 data inputs ; 564                         ;
;                       ;                             ;
; Max LUT depth         ; 25.40                       ;
; Average LUT depth     ; 9.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Dec 09 13:37:05 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Tic_tac_toe -c Tic_tac_toe
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tic_tac_toe.sv
    Info (12023): Found entity 1: Tic_tac_toe File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file start_game.sv
    Info (12023): Found entity 1: start_game File: C:/altera_lite/15.1/Project/start_game.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file winning_checker.sv
    Info (12023): Found entity 1: winning_checker File: C:/altera_lite/15.1/Project/winning_checker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lights_refresher.sv
    Info (12023): Found entity 1: lights_refresher File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file user_player.sv
    Info (12023): Found entity 1: user_player File: C:/altera_lite/15.1/Project/user_player.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file computer_player.sv
    Info (12023): Found entity 1: computer_player File: C:/altera_lite/15.1/Project/computer_player.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_generator.sv
    Info (12023): Found entity 1: clk_generator File: C:/altera_lite/15.1/Project/clk_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_updater.sv
    Info (12023): Found entity 1: score_updater File: C:/altera_lite/15.1/Project/score_updater.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_dec.sv
    Info (12023): Found entity 1: seven_seg_dec File: C:/altera_lite/15.1/Project/seven_seg_dec.sv Line: 1
Info (12127): Elaborating entity "Tic_tac_toe" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Tic_tac_toe.sv(66): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 66
Info (12128): Elaborating entity "start_game" for hierarchy "start_game:St" File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 34
Info (12128): Elaborating entity "user_player" for hierarchy "user_player:U" File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 36
Warning (10230): Verilog HDL assignment warning at user_player.sv(17): truncated value with size 2 to match size of target (1) File: C:/altera_lite/15.1/Project/user_player.sv Line: 17
Info (10264): Verilog HDL Case Statement information at user_player.sv(27): all case item expressions in this case statement are onehot File: C:/altera_lite/15.1/Project/user_player.sv Line: 27
Info (12128): Elaborating entity "computer_player" for hierarchy "computer_player:AI" File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 37
Warning (10230): Verilog HDL assignment warning at computer_player.sv(30): truncated value with size 32 to match size of target (10) File: C:/altera_lite/15.1/Project/computer_player.sv Line: 30
Info (12128): Elaborating entity "winning_checker" for hierarchy "winning_checker:C" File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 39
Info (12128): Elaborating entity "lights_refresher" for hierarchy "lights_refresher:R" File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 40
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(26): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 26
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(27): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 27
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(28): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 28
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(29): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 29
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(30): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 30
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(31): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 31
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(32): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 32
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(33): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 33
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(34): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(35): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 35
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(36): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 36
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(37): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 37
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(38): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 38
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(39): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 39
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(40): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 40
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(41): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 41
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(42): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 42
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(43): truncated value with size 32 to match size of target (1) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 43
Warning (10230): Verilog HDL assignment warning at lights_refresher.sv(184): truncated value with size 32 to match size of target (8) File: C:/altera_lite/15.1/Project/lights_refresher.sv Line: 184
Info (12128): Elaborating entity "score_updater" for hierarchy "score_updater:S" File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 41
Warning (10230): Verilog HDL assignment warning at score_updater.sv(86): truncated value with size 32 to match size of target (6) File: C:/altera_lite/15.1/Project/score_updater.sv Line: 86
Warning (10230): Verilog HDL assignment warning at score_updater.sv(109): truncated value with size 32 to match size of target (4) File: C:/altera_lite/15.1/Project/score_updater.sv Line: 109
Warning (10230): Verilog HDL assignment warning at score_updater.sv(117): truncated value with size 32 to match size of target (4) File: C:/altera_lite/15.1/Project/score_updater.sv Line: 117
Warning (10230): Verilog HDL assignment warning at score_updater.sv(119): truncated value with size 32 to match size of target (4) File: C:/altera_lite/15.1/Project/score_updater.sv Line: 119
Warning (10230): Verilog HDL assignment warning at score_updater.sv(151): truncated value with size 32 to match size of target (3) File: C:/altera_lite/15.1/Project/score_updater.sv Line: 151
Info (12128): Elaborating entity "seven_seg_dec" for hierarchy "score_updater:S|seven_seg_dec:player_segment" File: C:/altera_lite/15.1/Project/score_updater.sv Line: 39
Critical Warning (10169): Verilog HDL warning at seven_seg_dec.sv(5): the port and data declarations for array port "segments" do not specify the same range for each dimension File: C:/altera_lite/15.1/Project/seven_seg_dec.sv Line: 5
Warning (10359): HDL warning at seven_seg_dec.sv(6): see declaration for object "segments" File: C:/altera_lite/15.1/Project/seven_seg_dec.sv Line: 6
Info (12128): Elaborating entity "clk_generator" for hierarchy "clk_generator:clkg" File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 43
Warning (10230): Verilog HDL assignment warning at clk_generator.sv(10): truncated value with size 32 to match size of target (31) File: C:/altera_lite/15.1/Project/clk_generator.sv Line: 10
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "computer_player:AI|Mod0" File: C:/altera_lite/15.1/Project/computer_player.sv Line: 639
Info (12130): Elaborated megafunction instantiation "computer_player:AI|lpm_divide:Mod0" File: C:/altera_lite/15.1/Project/computer_player.sv Line: 639
Info (12133): Instantiated megafunction "computer_player:AI|lpm_divide:Mod0" with the following parameter: File: C:/altera_lite/15.1/Project/computer_player.sv Line: 639
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf
    Info (12023): Found entity 1: lpm_divide_lll File: C:/altera_lite/15.1/Project/db/lpm_divide_lll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/altera_lite/15.1/Project/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/altera_lite/15.1/Project/db/alt_u_div_ihe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/altera_lite/15.1/Project/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/altera_lite/15.1/Project/db/add_sub_u3c.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "state_indication[6]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 49
    Warning (13410): Pin "state_indication[7]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 49
    Warning (13410): Pin "state_indication[8]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 49
    Warning (13410): Pin "state_indication[9]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 49
    Warning (13410): Pin "score_board[0][0]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[0][1]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[0][2]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[0][3]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[0][4]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[0][5]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[0][6]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[0][7]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[1][7]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][0]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][1]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][2]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][3]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][4]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][5]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][6]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[2][7]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[3][7]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][0]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][1]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][2]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][3]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][4]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][5]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][6]" is stuck at GND File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[4][7]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
    Warning (13410): Pin "score_board[5][7]" is stuck at VCC File: C:/altera_lite/15.1/Project/Tic_tac_toe.sv Line: 1
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera_lite/15.1/Project/output_files/Tic_tac_toe.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1081 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 76 output pins
    Info (21061): Implemented 994 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 828 megabytes
    Info: Processing ended: Sat Dec 09 13:37:39 2017
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera_lite/15.1/Project/output_files/Tic_tac_toe.map.smsg.


