$date
	Sat Jul 01 19:36:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fbitsyncdwtb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 $
1#
0"
b1111 !
$end
#2
0#
#5
b1110 !
b1110 $
1"
#10
0"
#15
b1101 !
b1101 $
1"
#20
0"
#25
b1100 !
b1100 $
1"
#30
0"
#35
b1011 !
b1011 $
1"
#40
0"
#45
b1010 !
b1010 $
1"
#50
0"
#55
b1001 !
b1001 $
1"
#60
0"
#65
b1000 !
b1000 $
1"
#70
0"
#75
b111 !
b111 $
1"
#80
0"
#85
b110 !
b110 $
1"
#90
0"
#95
b101 !
b101 $
1"
#100
0"
#105
b100 !
b100 $
1"
#110
0"
#115
b11 !
b11 $
1"
#120
0"
#125
b10 !
b10 $
1"
#130
0"
#135
b1 !
b1 $
1"
#140
0"
#145
b0 !
b0 $
1"
#150
0"
#155
b1111 !
b1111 $
1"
#160
0"
#165
b1110 !
b1110 $
1"
#170
0"
#175
b1101 !
b1101 $
1"
#180
0"
#185
b1100 !
b1100 $
1"
#190
0"
#195
b1011 !
b1011 $
1"
#200
0"
#205
b1010 !
b1010 $
1"
#210
0"
#215
b1001 !
b1001 $
1"
#220
0"
#225
b1000 !
b1000 $
1"
#230
0"
#235
b111 !
b111 $
1"
#240
0"
#245
b110 !
b110 $
1"
#250
0"
#255
b101 !
b101 $
1"
#260
0"
#265
b100 !
b100 $
1"
#270
0"
#275
b11 !
b11 $
1"
#280
0"
#285
b10 !
b10 $
1"
#290
0"
#295
b1 !
b1 $
1"
#300
0"
