/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [21:0] _03_;
  reg [8:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [27:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_1z & celloutsig_0_2z);
  assign celloutsig_0_14z = ~(_00_ & celloutsig_0_4z[0]);
  assign celloutsig_0_0z = ~(in_data[95] | in_data[55]);
  assign celloutsig_1_3z = ~(in_data[170] | in_data[152]);
  assign celloutsig_1_19z = ~(celloutsig_1_7z[2] | celloutsig_1_6z[5]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z | celloutsig_0_2z);
  assign celloutsig_0_15z = ~(celloutsig_0_10z | in_data[33]);
  assign celloutsig_0_22z = ~(celloutsig_0_18z | celloutsig_0_4z[14]);
  assign celloutsig_0_28z = ~(celloutsig_0_17z[4] | _01_);
  assign celloutsig_0_39z = ~((celloutsig_0_27z[5] | celloutsig_0_28z) & (celloutsig_0_29z[2] | celloutsig_0_33z));
  assign celloutsig_1_0z = in_data[154] | in_data[120];
  assign celloutsig_0_5z = celloutsig_0_0z | celloutsig_0_4z[19];
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[70];
  assign celloutsig_0_19z = celloutsig_0_0z ^ celloutsig_0_6z;
  assign celloutsig_1_4z = { in_data[188:182], _02_[5:1], celloutsig_1_3z } + { _02_[5:1], celloutsig_1_1z, _02_[5:1], celloutsig_1_1z, celloutsig_1_0z };
  reg [4:0] _21_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 5'h00;
    else _21_ <= { in_data[165:162], celloutsig_1_1z };
  assign _02_[5:1] = _21_;
  reg [21:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 22'h000000;
    else _22_ <= { celloutsig_0_4z[21:2], celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[21:19], _00_, _03_[17:0] } = _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= _03_[9:1];
  reg [4:0] _24_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 5'h00;
    else _24_ <= { celloutsig_0_17z[4:1], celloutsig_0_10z };
  assign { _05_[4:1], _01_ } = _24_;
  assign celloutsig_0_4z = { in_data[27:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, in_data[38:14], celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_7z = in_data[111:108] / { 1'h1, celloutsig_1_6z[4:2] };
  assign celloutsig_0_7z = { in_data[47:43], celloutsig_0_6z } / { 1'h1, celloutsig_0_4z[20:17], celloutsig_0_3z };
  assign celloutsig_0_40z = celloutsig_0_27z[9:2] < { celloutsig_0_21z[7:2], celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_1z, _04_, celloutsig_0_7z, celloutsig_0_16z } % { 1'h1, in_data[28:13] };
  assign celloutsig_1_1z = { in_data[178:174], celloutsig_1_0z } != in_data[177:172];
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_7z } != celloutsig_1_4z[12:8];
  assign celloutsig_0_16z = _04_[5:0] != { in_data[71:70], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_17z[10:0], celloutsig_0_2z } != { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_10z, _04_ };
  assign celloutsig_0_11z = { celloutsig_0_4z[10:4], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z } !== celloutsig_0_4z[19:10];
  assign celloutsig_0_2z = & in_data[47:35];
  assign celloutsig_0_18z = ~^ { celloutsig_0_7z[4:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_26z = ~^ _03_[17:13];
  assign celloutsig_0_13z = celloutsig_0_7z >> { in_data[79:75], celloutsig_0_11z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4], _02_[5:1] } <<< in_data[122:117];
  assign celloutsig_0_21z = { celloutsig_0_17z[11:6], celloutsig_0_13z, celloutsig_0_15z } <<< { in_data[60:50], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_21z[11:3], celloutsig_0_19z } <<< { _04_, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_13z[2:1], celloutsig_0_8z, celloutsig_0_28z } <<< { celloutsig_0_7z[1:0], celloutsig_0_22z, celloutsig_0_26z };
  assign celloutsig_0_33z = ~((celloutsig_0_15z & celloutsig_0_3z) | celloutsig_0_26z);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & _03_[9]) | celloutsig_0_6z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign { _02_[12:6], _02_[0] } = { in_data[188:182], celloutsig_1_3z };
  assign _03_[18] = _00_;
  assign _05_[0] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
