
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;






struct a6xx_gmu {int idle_level; } ;


 int A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_HM_POWER_COLLAPSE_ENABLE ;
 int A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_IFPC_ENABLE ;
 int A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_SPTPRAC_POWER_CONTROL_ENABLE ;
 int A6XX_GMU_RPMH_CTRL_CX_VOTE_ENABLE ;
 int A6XX_GMU_RPMH_CTRL_DDR_VOTE_ENABLE ;
 int A6XX_GMU_RPMH_CTRL_GFX_VOTE_ENABLE ;
 int A6XX_GMU_RPMH_CTRL_LLC_VOTE_ENABLE ;
 int A6XX_GMU_RPMH_CTRL_MX_VOTE_ENABLE ;
 int A6XX_GMU_RPMH_CTRL_RPMH_INTERFACE_ENABLE ;


 int GMU_PWR_COL_HYST ;
 int REG_A6XX_GMU_PWR_COL_INTER_FRAME_CTRL ;
 int REG_A6XX_GMU_PWR_COL_INTER_FRAME_HYST ;
 int REG_A6XX_GMU_PWR_COL_SPTPRAC_HYST ;
 int REG_A6XX_GMU_RPMH_CTRL ;
 int REG_A6XX_GMU_SYS_BUS_CONFIG ;
 int gmu_rmw (struct a6xx_gmu*,int ,int ,int) ;
 int gmu_write (struct a6xx_gmu*,int ,int) ;

__attribute__((used)) static void a6xx_gmu_power_config(struct a6xx_gmu *gmu)
{

 gmu_write(gmu, REG_A6XX_GMU_SYS_BUS_CONFIG, 0x1);

 gmu_write(gmu, REG_A6XX_GMU_PWR_COL_INTER_FRAME_CTRL, 0x9c40400);

 switch (gmu->idle_level) {
 case 129:
  gmu_write(gmu, REG_A6XX_GMU_PWR_COL_INTER_FRAME_HYST,
   GMU_PWR_COL_HYST);
  gmu_rmw(gmu, REG_A6XX_GMU_PWR_COL_INTER_FRAME_CTRL, 0,
   A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_IFPC_ENABLE |
   A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_HM_POWER_COLLAPSE_ENABLE);

 case 128:
  gmu_write(gmu, REG_A6XX_GMU_PWR_COL_SPTPRAC_HYST,
   GMU_PWR_COL_HYST);
  gmu_rmw(gmu, REG_A6XX_GMU_PWR_COL_INTER_FRAME_CTRL, 0,
   A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_IFPC_ENABLE |
   A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_SPTPRAC_POWER_CONTROL_ENABLE);
 }


 gmu_rmw(gmu, REG_A6XX_GMU_RPMH_CTRL, 0,
  A6XX_GMU_RPMH_CTRL_RPMH_INTERFACE_ENABLE |
  A6XX_GMU_RPMH_CTRL_LLC_VOTE_ENABLE |
  A6XX_GMU_RPMH_CTRL_DDR_VOTE_ENABLE |
  A6XX_GMU_RPMH_CTRL_MX_VOTE_ENABLE |
  A6XX_GMU_RPMH_CTRL_CX_VOTE_ENABLE |
  A6XX_GMU_RPMH_CTRL_GFX_VOTE_ENABLE);
}
