#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 25 18:49:01 2019
# Process ID: 12460
# Current directory: F:/COD/lab4/disp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8228 F:\COD\lab4\disp\disp.xpr
# Log file: F:/COD/lab4/disp/vivado.log
# Journal file: F:/COD/lab4/disp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/COD/lab4/disp/disp.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/COD/lab4/disp/disp.runs/impl_1/vga_disp.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab4/disp/disp.runs/impl_1/vga_disp.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation
launch_simulation
launch_simulation
source sim.tcl
run 10 us
run 10 ms
close_sim
launch_simulation
source sim.tcl
restart
run 10 ns
export_ip_user_files -of_objects  [get_files F:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 F:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir f:/COD/lab4/disp/disp.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_PHASE {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.000} CONFIG.MMCM_CLKOUT0_PHASE {50.000} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory F:/COD/lab4/disp/disp.ip_user_files/sim_scripts -ip_user_files_dir F:/COD/lab4/disp/disp.ip_user_files -ipstatic_source_dir F:/COD/lab4/disp/disp.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/COD/lab4/disp/disp.cache/compile_simlib/modelsim} {questa=F:/COD/lab4/disp/disp.cache/compile_simlib/questa} {riviera=F:/COD/lab4/disp/disp.cache/compile_simlib/riviera} {activehdl=F:/COD/lab4/disp/disp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab4/disp/disp.runs/impl_1/vga_disp.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
