
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis

# Written on Wed Jan 31 16:43:16 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\designer\EvalBoardSandbox\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                  Requested     Requested     Clock                                                                   Clock                Clock
Level     Clock                                                  Frequency     Period        Type                                                                    Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                                default_clkgroup     15   
1 .         EvalSandbox_MSS_0/CCC_0/GL0                          100.0 MHz     10.000        generated (from EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     276  
===============================================================================================================================================================================================


Clock Load Summary
******************

                                                       Clock     Source                                                                 Clock Pin                                               Non-clock Pin     Non-clock Pin                                                        
Clock                                                  Load      Pin                                                                    Seq Example                                             Seq Example       Comb Example                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     EvalSandbox_MSS_0.CORERESETP_0.release_sdif0_core.C     -                 EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
EvalSandbox_MSS_0/CCC_0/GL0                            276       EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0(CCC)                              SpiMasterSextetPorts_0.DataToMosiLatched.C              -                 EvalSandbox_MSS_0.CCC_0.GL0_INST.I(BUFG)                             
=======================================================================================================================================================================================================================================================================================
