/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:15 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_TX_SCDC_INTR2_0_H__
#define BCHP_HDMI_TX_SCDC_INTR2_0_H__

/***************************************************************************
 *HDMI_TX_SCDC_INTR2_0 - I2C and HDCP Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS     0x006b8f80 /* [RO] CPU interrupt Status Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET        0x006b8f84 /* [WO] CPU interrupt Set Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR      0x006b8f88 /* [WO] CPU interrupt Clear Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS 0x006b8f8c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET   0x006b8f90 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR 0x006b8f94 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS     0x006b8f98 /* [RO] PCI interrupt Status Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET        0x006b8f9c /* [WO] PCI interrupt Set Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR      0x006b8fa0 /* [WO] PCI interrupt Clear Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS 0x006b8fa4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET   0x006b8fa8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR 0x006b8fac /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_reserved0_MASK        0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_reserved0_SHIFT       20

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH3_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH2_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH1_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_I2C_CH0_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_15_INTR_MASK   0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_15_INTR_SHIFT  15
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_15_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_14_INTR_MASK   0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_14_INTR_SHIFT  14
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_14_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_13_INTR_MASK   0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_13_INTR_SHIFT  13
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_13_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_12_INTR_MASK   0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_12_INTR_SHIFT  12
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_12_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_11_INTR_MASK   0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_11_INTR_SHIFT  11
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_11_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_10_INTR_MASK   0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_10_INTR_SHIFT  10
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_10_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_09_INTR_MASK   0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_09_INTR_SHIFT  9
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_09_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_08_INTR_MASK   0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_08_INTR_SHIFT  8
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_08_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_07_INTR_MASK   0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_07_INTR_SHIFT  7
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_07_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_06_INTR_MASK   0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_06_INTR_SHIFT  6
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_06_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_05_INTR_MASK   0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_05_INTR_SHIFT  5
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_05_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_04_INTR_MASK   0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_04_INTR_SHIFT  4
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_04_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_03_INTR_MASK   0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_03_INTR_SHIFT  3
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_03_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_02_INTR_MASK   0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_02_INTR_SHIFT  2
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_02_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_01_INTR_MASK   0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_01_INTR_SHIFT  1
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_01_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_STATUS :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_00_INTR_MASK   0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_00_INTR_SHIFT  0
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS_UPDATE_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_reserved0_MASK           0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_reserved0_SHIFT          20

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH3_DONE_INTR_MASK   0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH3_DONE_INTR_SHIFT  19
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH3_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH2_DONE_INTR_MASK   0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH2_DONE_INTR_SHIFT  18
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH2_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH1_DONE_INTR_MASK   0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH1_DONE_INTR_SHIFT  17
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH1_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH0_DONE_INTR_MASK   0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH0_DONE_INTR_SHIFT  16
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_I2C_CH0_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_15_INTR_MASK      0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_15_INTR_SHIFT     15
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_15_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_14_INTR_MASK      0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_14_INTR_SHIFT     14
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_14_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_13_INTR_MASK      0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_13_INTR_SHIFT     13
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_13_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_12_INTR_MASK      0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_12_INTR_SHIFT     12
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_12_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_11_INTR_MASK      0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_11_INTR_SHIFT     11
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_11_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_10_INTR_MASK      0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_10_INTR_SHIFT     10
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_10_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_09_INTR_MASK      0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_09_INTR_SHIFT     9
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_09_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_08_INTR_MASK      0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_08_INTR_SHIFT     8
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_08_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_07_INTR_MASK      0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_07_INTR_SHIFT     7
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_07_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_06_INTR_MASK      0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_06_INTR_SHIFT     6
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_06_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_05_INTR_MASK      0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_05_INTR_SHIFT     5
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_05_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_04_INTR_MASK      0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_04_INTR_SHIFT     4
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_04_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_03_INTR_MASK      0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_03_INTR_SHIFT     3
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_03_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_02_INTR_MASK      0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_02_INTR_SHIFT     2
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_02_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_01_INTR_MASK      0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_01_INTR_SHIFT     1
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_01_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_SET :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_00_INTR_MASK      0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_00_INTR_SHIFT     0
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_SET_UPDATE_00_INTR_DEFAULT   0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_reserved0_MASK         0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_reserved0_SHIFT        20

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH3_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH2_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH1_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_I2C_CH0_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_15_INTR_MASK    0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_15_INTR_SHIFT   15
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_15_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_14_INTR_MASK    0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_14_INTR_SHIFT   14
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_14_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_13_INTR_MASK    0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_13_INTR_SHIFT   13
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_13_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_12_INTR_MASK    0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_12_INTR_SHIFT   12
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_12_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_11_INTR_MASK    0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_11_INTR_SHIFT   11
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_11_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_10_INTR_MASK    0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_10_INTR_SHIFT   10
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_10_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_09_INTR_MASK    0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_09_INTR_SHIFT   9
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_09_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_08_INTR_MASK    0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_08_INTR_SHIFT   8
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_08_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_07_INTR_MASK    0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_07_INTR_SHIFT   7
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_07_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_06_INTR_MASK    0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_06_INTR_SHIFT   6
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_06_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_05_INTR_MASK    0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_05_INTR_SHIFT   5
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_05_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_04_INTR_MASK    0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_04_INTR_SHIFT   4
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_04_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_03_INTR_MASK    0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_03_INTR_SHIFT   3
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_03_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_02_INTR_MASK    0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_02_INTR_SHIFT   2
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_02_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_01_INTR_MASK    0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_01_INTR_SHIFT   1
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_01_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: CPU_CLEAR :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_00_INTR_MASK    0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_00_INTR_SHIFT   0
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_CLEAR_UPDATE_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_reserved0_MASK   0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT  20

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH3_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH2_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH1_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_I2C_CH0_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_15_INTR_MASK 0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_15_INTR_SHIFT 15
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_15_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_14_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_14_INTR_SHIFT 14
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_14_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_13_INTR_MASK 0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_13_INTR_SHIFT 13
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_13_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_12_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_12_INTR_SHIFT 12
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_12_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_11_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_11_INTR_SHIFT 11
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_11_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_10_INTR_MASK 0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_10_INTR_SHIFT 10
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_10_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_09_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_09_INTR_SHIFT 9
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_09_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_08_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_08_INTR_SHIFT 8
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_08_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_07_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_07_INTR_SHIFT 7
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_07_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_06_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_06_INTR_SHIFT 6
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_06_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_05_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_05_INTR_SHIFT 5
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_05_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_04_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_04_INTR_SHIFT 4
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_04_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_03_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_03_INTR_SHIFT 3
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_03_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_02_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_02_INTR_SHIFT 2
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_02_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_01_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_01_INTR_SHIFT 1
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_01_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_STATUS :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_00_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_00_INTR_SHIFT 0
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS_UPDATE_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_reserved0_MASK      0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_reserved0_SHIFT     20

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH3_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH2_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH1_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_I2C_CH0_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_15_INTR_MASK 0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_15_INTR_SHIFT 15
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_15_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_14_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_14_INTR_SHIFT 14
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_14_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_13_INTR_MASK 0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_13_INTR_SHIFT 13
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_13_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_12_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_12_INTR_SHIFT 12
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_12_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_11_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_11_INTR_SHIFT 11
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_11_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_10_INTR_MASK 0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_10_INTR_SHIFT 10
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_10_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_09_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_09_INTR_SHIFT 9
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_09_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_08_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_08_INTR_SHIFT 8
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_08_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_07_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_07_INTR_SHIFT 7
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_07_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_06_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_06_INTR_SHIFT 6
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_06_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_05_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_05_INTR_SHIFT 5
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_05_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_04_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_04_INTR_SHIFT 4
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_04_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_03_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_03_INTR_SHIFT 3
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_03_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_02_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_02_INTR_SHIFT 2
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_02_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_01_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_01_INTR_SHIFT 1
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_01_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_SET :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_00_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_00_INTR_SHIFT 0
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_SET_UPDATE_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK    0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT   20

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH3_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH2_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH1_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_I2C_CH0_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_15_INTR_MASK 0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_15_INTR_SHIFT 15
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_15_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_14_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_14_INTR_SHIFT 14
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_14_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_13_INTR_MASK 0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_13_INTR_SHIFT 13
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_13_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_12_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_12_INTR_SHIFT 12
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_12_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_11_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_11_INTR_SHIFT 11
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_11_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_10_INTR_MASK 0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_10_INTR_SHIFT 10
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_10_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_09_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_09_INTR_SHIFT 9
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_09_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_08_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_08_INTR_SHIFT 8
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_08_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_07_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_07_INTR_SHIFT 7
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_07_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_06_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_06_INTR_SHIFT 6
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_06_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_05_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_05_INTR_SHIFT 5
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_05_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_04_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_04_INTR_SHIFT 4
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_04_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_03_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_03_INTR_SHIFT 3
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_03_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_02_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_02_INTR_SHIFT 2
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_02_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_01_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_01_INTR_SHIFT 1
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_01_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: CPU_MASK_CLEAR :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_00_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_00_INTR_SHIFT 0
#define BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_CLEAR_UPDATE_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_reserved0_MASK        0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_reserved0_SHIFT       20

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH3_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH2_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH1_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_I2C_CH0_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_15_INTR_MASK   0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_15_INTR_SHIFT  15
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_15_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_14_INTR_MASK   0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_14_INTR_SHIFT  14
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_14_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_13_INTR_MASK   0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_13_INTR_SHIFT  13
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_13_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_12_INTR_MASK   0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_12_INTR_SHIFT  12
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_12_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_11_INTR_MASK   0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_11_INTR_SHIFT  11
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_11_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_10_INTR_MASK   0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_10_INTR_SHIFT  10
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_10_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_09_INTR_MASK   0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_09_INTR_SHIFT  9
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_09_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_08_INTR_MASK   0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_08_INTR_SHIFT  8
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_08_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_07_INTR_MASK   0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_07_INTR_SHIFT  7
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_07_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_06_INTR_MASK   0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_06_INTR_SHIFT  6
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_06_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_05_INTR_MASK   0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_05_INTR_SHIFT  5
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_05_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_04_INTR_MASK   0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_04_INTR_SHIFT  4
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_04_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_03_INTR_MASK   0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_03_INTR_SHIFT  3
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_03_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_02_INTR_MASK   0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_02_INTR_SHIFT  2
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_02_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_01_INTR_MASK   0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_01_INTR_SHIFT  1
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_01_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_STATUS :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_00_INTR_MASK   0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_00_INTR_SHIFT  0
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS_UPDATE_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_reserved0_MASK           0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_reserved0_SHIFT          20

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH3_DONE_INTR_MASK   0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH3_DONE_INTR_SHIFT  19
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH3_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH2_DONE_INTR_MASK   0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH2_DONE_INTR_SHIFT  18
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH2_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH1_DONE_INTR_MASK   0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH1_DONE_INTR_SHIFT  17
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH1_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH0_DONE_INTR_MASK   0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH0_DONE_INTR_SHIFT  16
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_I2C_CH0_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_15_INTR_MASK      0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_15_INTR_SHIFT     15
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_15_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_14_INTR_MASK      0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_14_INTR_SHIFT     14
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_14_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_13_INTR_MASK      0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_13_INTR_SHIFT     13
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_13_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_12_INTR_MASK      0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_12_INTR_SHIFT     12
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_12_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_11_INTR_MASK      0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_11_INTR_SHIFT     11
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_11_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_10_INTR_MASK      0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_10_INTR_SHIFT     10
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_10_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_09_INTR_MASK      0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_09_INTR_SHIFT     9
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_09_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_08_INTR_MASK      0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_08_INTR_SHIFT     8
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_08_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_07_INTR_MASK      0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_07_INTR_SHIFT     7
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_07_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_06_INTR_MASK      0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_06_INTR_SHIFT     6
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_06_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_05_INTR_MASK      0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_05_INTR_SHIFT     5
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_05_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_04_INTR_MASK      0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_04_INTR_SHIFT     4
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_04_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_03_INTR_MASK      0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_03_INTR_SHIFT     3
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_03_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_02_INTR_MASK      0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_02_INTR_SHIFT     2
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_02_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_01_INTR_MASK      0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_01_INTR_SHIFT     1
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_01_INTR_DEFAULT   0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_SET :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_00_INTR_MASK      0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_00_INTR_SHIFT     0
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_SET_UPDATE_00_INTR_DEFAULT   0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_reserved0_MASK         0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_reserved0_SHIFT        20

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH3_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH2_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH1_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_I2C_CH0_DONE_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_15_INTR_MASK    0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_15_INTR_SHIFT   15
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_15_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_14_INTR_MASK    0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_14_INTR_SHIFT   14
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_14_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_13_INTR_MASK    0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_13_INTR_SHIFT   13
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_13_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_12_INTR_MASK    0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_12_INTR_SHIFT   12
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_12_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_11_INTR_MASK    0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_11_INTR_SHIFT   11
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_11_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_10_INTR_MASK    0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_10_INTR_SHIFT   10
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_10_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_09_INTR_MASK    0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_09_INTR_SHIFT   9
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_09_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_08_INTR_MASK    0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_08_INTR_SHIFT   8
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_08_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_07_INTR_MASK    0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_07_INTR_SHIFT   7
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_07_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_06_INTR_MASK    0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_06_INTR_SHIFT   6
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_06_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_05_INTR_MASK    0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_05_INTR_SHIFT   5
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_05_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_04_INTR_MASK    0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_04_INTR_SHIFT   4
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_04_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_03_INTR_MASK    0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_03_INTR_SHIFT   3
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_03_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_02_INTR_MASK    0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_02_INTR_SHIFT   2
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_02_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_01_INTR_MASK    0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_01_INTR_SHIFT   1
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_01_INTR_DEFAULT 0x00000000

/* HDMI_TX_SCDC_INTR2_0 :: PCI_CLEAR :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_00_INTR_MASK    0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_00_INTR_SHIFT   0
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_CLEAR_UPDATE_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_reserved0_MASK   0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT  20

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH3_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH2_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH1_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_I2C_CH0_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_15_INTR_MASK 0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_15_INTR_SHIFT 15
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_15_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_14_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_14_INTR_SHIFT 14
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_14_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_13_INTR_MASK 0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_13_INTR_SHIFT 13
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_13_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_12_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_12_INTR_SHIFT 12
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_12_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_11_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_11_INTR_SHIFT 11
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_11_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_10_INTR_MASK 0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_10_INTR_SHIFT 10
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_10_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_09_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_09_INTR_SHIFT 9
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_09_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_08_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_08_INTR_SHIFT 8
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_08_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_07_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_07_INTR_SHIFT 7
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_07_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_06_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_06_INTR_SHIFT 6
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_06_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_05_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_05_INTR_SHIFT 5
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_05_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_04_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_04_INTR_SHIFT 4
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_04_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_03_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_03_INTR_SHIFT 3
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_03_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_02_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_02_INTR_SHIFT 2
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_02_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_01_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_01_INTR_SHIFT 1
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_01_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_STATUS :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_00_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_00_INTR_SHIFT 0
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS_UPDATE_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_reserved0_MASK      0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_reserved0_SHIFT     20

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH3_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH2_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH1_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_I2C_CH0_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_15_INTR_MASK 0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_15_INTR_SHIFT 15
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_15_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_14_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_14_INTR_SHIFT 14
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_14_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_13_INTR_MASK 0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_13_INTR_SHIFT 13
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_13_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_12_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_12_INTR_SHIFT 12
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_12_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_11_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_11_INTR_SHIFT 11
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_11_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_10_INTR_MASK 0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_10_INTR_SHIFT 10
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_10_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_09_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_09_INTR_SHIFT 9
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_09_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_08_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_08_INTR_SHIFT 8
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_08_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_07_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_07_INTR_SHIFT 7
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_07_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_06_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_06_INTR_SHIFT 6
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_06_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_05_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_05_INTR_SHIFT 5
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_05_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_04_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_04_INTR_SHIFT 4
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_04_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_03_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_03_INTR_SHIFT 3
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_03_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_02_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_02_INTR_SHIFT 2
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_02_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_01_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_01_INTR_SHIFT 1
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_01_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_SET :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_00_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_00_INTR_SHIFT 0
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_SET_UPDATE_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:20] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK    0xfff00000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT   20

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: I2C_CH3_DONE_INTR [19:19] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH3_DONE_INTR_MASK 0x00080000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH3_DONE_INTR_SHIFT 19
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH3_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: I2C_CH2_DONE_INTR [18:18] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH2_DONE_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH2_DONE_INTR_SHIFT 18
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH2_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: I2C_CH1_DONE_INTR [17:17] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH1_DONE_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH1_DONE_INTR_SHIFT 17
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH1_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: I2C_CH0_DONE_INTR [16:16] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH0_DONE_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH0_DONE_INTR_SHIFT 16
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_I2C_CH0_DONE_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_15_INTR [15:15] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_15_INTR_MASK 0x00008000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_15_INTR_SHIFT 15
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_15_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_14_INTR [14:14] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_14_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_14_INTR_SHIFT 14
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_14_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_13_INTR [13:13] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_13_INTR_MASK 0x00002000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_13_INTR_SHIFT 13
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_13_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_12_INTR [12:12] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_12_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_12_INTR_SHIFT 12
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_12_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_11_INTR [11:11] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_11_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_11_INTR_SHIFT 11
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_11_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_10_INTR [10:10] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_10_INTR_MASK 0x00000400
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_10_INTR_SHIFT 10
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_10_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_09_INTR [09:09] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_09_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_09_INTR_SHIFT 9
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_09_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_08_INTR [08:08] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_08_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_08_INTR_SHIFT 8
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_08_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_07_INTR [07:07] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_07_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_07_INTR_SHIFT 7
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_07_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_06_INTR [06:06] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_06_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_06_INTR_SHIFT 6
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_06_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_05_INTR [05:05] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_05_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_05_INTR_SHIFT 5
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_05_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_04_INTR [04:04] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_04_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_04_INTR_SHIFT 4
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_04_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_03_INTR [03:03] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_03_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_03_INTR_SHIFT 3
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_03_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_02_INTR [02:02] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_02_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_02_INTR_SHIFT 2
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_02_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_01_INTR [01:01] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_01_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_01_INTR_SHIFT 1
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_01_INTR_DEFAULT 0x00000001

/* HDMI_TX_SCDC_INTR2_0 :: PCI_MASK_CLEAR :: UPDATE_00_INTR [00:00] */
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_00_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_00_INTR_SHIFT 0
#define BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_CLEAR_UPDATE_00_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HDMI_TX_SCDC_INTR2_0_H__ */

/* End of File */
