// Seed: 3208078050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final begin : LABEL_0
    #1 begin : LABEL_0
      if (id_4 == 1) id_3 = 1'b0 && 1;
    end
  end
  assign id_3 = (1 | 1'd0);
  if (1'b0) begin : LABEL_0
    wire id_5;
  end else wire id_6, id_7, id_8;
  id_9(
      0, id_2
  );
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_17 = id_0 ^ 1,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15
);
  tri1 id_18;
  assign id_18 = 1;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
