# UPCOUNTER

Q. Design a 3-bit up counter using T flipflop using structural modeling in VHDL.

# State Diagram

![VHDL](upcounter.PNG)

# Output

![VHDL](upcounter.png)
