/*
 * Copyright (c) 2013 - 2015, Freescale Semiconductor, Inc.
 * Copyright 2016-2017 NXP
 * All rights reserved.
 *
 * THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "Cpu.h"
#include "clockMan1.h"
#include "pin_mux.h"
#include "ethernet1.h"
#include "device_registers.h"

volatile int exit_code = 0;
/* User includes (#include below this line is not maintained by Processor Expert) */
#include <stdint.h>
#include <stdbool.h>
#include <string.h>
/* This example is setup to work by default with EVB. To use it with other boards
   please comment the following line
*/

/* This example is setup to work by default with DEVKIT. To use it with other boards
   please comment the following line
*/
#define DEVKIT

#ifdef DEVKIT
    #define LED 148       /* pin PJ[4] - LED1 (DS9) on DEV-KIT */
#else
    #define LED 98        /* pin PG[2] - LED1 (DS2) on Motherboard */
#endif

#define FRAME_ETH_DEST_MAC_OFFSET   (0U)
#define FRAME_ETH_SRC_MAC_OFFSET    (6U)

#define FRAME_IP_PROTO_OFFSET       (23U)
#define FRAME_IP_CHECKSUM_OFFSET    (24U)
#define FRAME_IP_SRC_OFFSET	        (26U)
#define FRAME_IP_DEST_OFFSET        (30U)
#define FRAME_IP_PROTO_ICMP         (1U)

#define FRAME_ICMP_TYPE_OFFSET          (34U)
#define FRAME_ICMP_CHECKSUM_OFFSET      (36U)
#define FRAME_ICMP_TYPE_ECHO_REQUEST    (8U)
#define FRAME_ICMP_TYPE_ECHO_REPLY      (0U)
#define welcomeMsg "Initiate serial communication. \r\n"
#define errorMsg "Input error. \r\n"
#define length_chose_msg "Please input the length of the eth frame, maximal wert ist 2500, stop with ENTER. \r\n"
/* Timeout in ms for blocking operations */
#define TIMEOUT         200UL
#define BUFFER_SIZE     256UL
/* Buffer used to receive data from the console */
uint8_t buffer[BUFFER_SIZE];
uint8_t bufferIdx;


enet_buffer_t buf1,buf2;
uint8_t data1[2600] = {0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,
		0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff

};
		uint8_t data2[200] = {0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee,0xff,0xff,0xff,0xff,};


extern void printf();
void copy_buff(uint8_t *dest, uint8_t *src, uint8_t len)
{
	uint8_t i;

	for (i = 0; i < len; i++)
	{
		dest[i] = src[i];
	}
}

void delay(volatile int cycles)
{
    /* Delay function - do nothing for a number of cycles */
    while(cycles--);
}

void build_ping_reply(uint8_t *data)
{
	uint8_t src_ip[4]   = { 0xc0, 0xa8, 0x01, 0x13 };				/* 192.168.1.19 IP of board */

	/* Clear IP and ICMP checksums (to be filled in by the MAC) */
	data[FRAME_IP_CHECKSUM_OFFSET] = 0;
	data[FRAME_IP_CHECKSUM_OFFSET + 1] = 0;
	data[FRAME_ICMP_CHECKSUM_OFFSET] = 0;
	data[FRAME_ICMP_CHECKSUM_OFFSET + 1] = 0;

	/* Update ICMP type to represent an echo reply */
	data[FRAME_ICMP_TYPE_OFFSET] = FRAME_ICMP_TYPE_ECHO_REPLY;

	/* Update MAC and IP addresses */
	copy_buff(&data[FRAME_ETH_DEST_MAC_OFFSET], &data[FRAME_ETH_SRC_MAC_OFFSET], 6);
	copy_buff(&data[FRAME_ETH_SRC_MAC_OFFSET], ethernet1_MacAddr, 6);
	copy_buff(&data[FRAME_IP_DEST_OFFSET], &data[FRAME_IP_SRC_OFFSET], 4);
	copy_buff(&data[FRAME_IP_SRC_OFFSET], src_ip, 4);
}

void rx_callback(uint8_t instance, enet_event_t event, uint8_t ring)
{


	status_t stat;

	if (event == ENET_RX_EVENT)
	{
		enet_buffer_t rxBuff;



		if (stat == STATUS_SUCCESS)
		{

			if (rxBuff.length < FRAME_ICMP_TYPE_OFFSET)
			{
				ENET_DRV_ProvideRxBuff(INST_ETHERNET1, ring, &rxBuff);
				return;
			}

			/* Check that the received frame was an ICMP echo request */
			if (rxBuff.data[FRAME_IP_PROTO_OFFSET] == FRAME_IP_PROTO_ICMP &&
					rxBuff.data[FRAME_ICMP_TYPE_OFFSET] == FRAME_ICMP_TYPE_ECHO_REQUEST)
			{
				build_ping_reply(rxBuff.data);

				rxBuff.length = rxBuff.length - 4;

				/* Send back an ICMP echo reply frame */
				ENET_DRV_SendFrame(INST_ETHERNET1, 0U, &rxBuff, NULL);

			}

			ENET_DRV_ProvideRxBuff(INST_ETHERNET1, ring, &rxBuff);
		}
	}
}

void rxNewLine() {
	uint32_t bytesRemaining = 0;
	status_t status;
	while(1) {
		UART_ReceiveData(&uart_pal2_instance, &buffer[bufferIdx], 1U);
		/* Wait for transfer to be completed */
		while(UART_GetReceiveStatus(&uart_pal2_instance, &bytesRemaining) == STATUS_BUSY);
		status = UART_GetReceiveStatus(&uart_pal2_instance, &bytesRemaining);
		if (status != STATUS_SUCCESS)
		{
			/* If an error occurred, send the error message and exit the loop */
			UART_SendDataBlocking(&uart_pal2_instance, (uint8_t *)errorMsg, strlen(errorMsg), TIMEOUT);
			break;
		} else {
			UART_SendDataBlocking(&uart_pal2_instance, &buffer[bufferIdx], 1U, TIMEOUT);
			if ((buffer[bufferIdx] != '\r') && (bufferIdx != (BUFFER_SIZE - 2U)))
			{
			  /* Update the buffer index and the rx buffer */
			  bufferIdx++;
			  // UART_SetRxBuffer(&uart_pal1_instance, &buffer[bufferIdx], 1U);
			} else {
			  printf("\n");
			  /* Replace end of line character with e */
			  buffer[bufferIdx] = 'e';
			  bufferIdx = 0;
			  break;
			}
		}
	}
}
int main(void)
{
//	printf( "Start of sending eth1 frames and recievingpackets");

  /*** Processor Expert internal initialization. DON'T REMOVE THIS CODE!!! ***/
  #ifdef PEX_RTOS_INIT
    PEX_RTOS_INIT();                   /* Initialization of the selected RTOS. Macro is defined by the RTOS component. */
  #endif
  /*** End of Processor Expert internal initialization.                    ***/

  /* Write your code here */
  /* Initialize and configure clocks
   * 	-	see clock manager component for details
   */
	CLOCK_SYS_Init(g_clockManConfigsArr, CLOCK_MANAGER_CONFIG_CNT, g_clockManCallbacksArr, CLOCK_MANAGER_CALLBACK_CNT);
	CLOCK_SYS_UpdateConfiguration(0U, CLOCK_MANAGER_POLICY_AGREEMENT);
	PINS_DRV_Init(NUM_OF_CONFIGURED_PINS, g_pin_mux_InitConfigArr);
	UART_Init(&uart_pal1_instance, &uart_pal1_Config0);
	UART_Init(&uart_pal2_instance, &uart_pal2_Config0);

	ENET_DRV_Init(INST_ETHERNET1, &ethernet1_State, &ethernet1_InitConfig0, ethernet1_buffConfigArr0, ethernet1_MacAddr);
	ENET_DRV_ConfigCounters(INST_ETHERNET1,1);//enable mib counter
	ENET_DRV_Init(INST_ETHERNET2, &ethernet2_State, &ethernet2_InitConfig0, ethernet2_buffConfigArr0, ethernet2_MacAddr);
	ENET_DRV_ConfigCounters(INST_ETHERNET2,1);//enable mib counter
	uint32_t eth0_ctr_t;
	uint32_t eth0_ctr_bc;
	uint32_t eth0_ctr_mc;
	uint32_t eth0_ctr_r;
	uint32_t eth0_ctr_rbc;
	uint32_t eth0_ctr_rmc;
	uint32_t ENET0_CTR_RMON_T_CRC_ALIGN;
	uint32_t ENET0_RMON_T_UNDERSIZE;
	uint32_t ENET0_RMON_T_OVERSIZE;
	uint32_t ENET0_RMON_T_FRAG;
	uint32_t ENET0_RMON_T_JAB;
	uint32_t ENET0_RMON_T_COL;
	uint32_t ENET0_CTR_RMON_R_CRC_ALIGN ;
	uint32_t ENET0_RMON_R_UNDERSIZE ;
	uint32_t ENET0_RMON_R_OVERSIZE ;
	uint32_t ENET0_RMON_R_FRAG ;
	uint32_t ENET0_RMON_R_JAB;
	eth0_ctr_t  = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_PACKETS);
	eth0_ctr_bc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_BC_PKT);
	eth0_ctr_mc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_MC_PKT);
	eth0_ctr_r  = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_PACKETS);
	eth0_ctr_rbc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_BC_PKT);
	eth0_ctr_rmc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_MC_PKT);
	ENET0_CTR_RMON_R_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET0_RMON_R_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_UNDERSIZE);
	ENET0_RMON_R_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_OVERSIZE);
	ENET0_RMON_R_FRAG = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_FRAG);
	ENET0_RMON_R_JAB = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_JAB);
	ENET0_CTR_RMON_T_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET0_RMON_T_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_UNDERSIZE);
	ENET0_RMON_T_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_OVERSIZE);
	ENET0_RMON_T_FRAG = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_FRAG);
	ENET0_RMON_T_JAB = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_JAB);
	ENET0_RMON_T_COL = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_COL);
	uint32_t eth1_ctr_t;
	uint32_t eth1_ctr_bc;
	uint32_t eth1_ctr_mc;
	uint32_t eth1_ctr_r;
	uint32_t eth1_ctr_rbc;
	uint32_t eth1_ctr_rmc;
	uint32_t ENET1_CTR_RMON_T_CRC_ALIGN;
	uint32_t ENET1_RMON_T_UNDERSIZE;
	uint32_t ENET1_RMON_T_OVERSIZE;
	uint32_t ENET1_RMON_T_FRAG;
	uint32_t ENET1_RMON_T_JAB;
	uint32_t ENET1_RMON_T_COL;
	uint32_t ENET1_CTR_RMON_R_CRC_ALIGN ;
	uint32_t ENET1_RMON_R_UNDERSIZE ;
	uint32_t ENET1_RMON_R_OVERSIZE ;
	uint32_t ENET1_RMON_R_FRAG ;
	uint32_t ENET1_RMON_R_JAB;
	eth1_ctr_t  = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_PACKETS);
	eth1_ctr_bc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_BC_PKT);
	eth1_ctr_mc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_MC_PKT);
	eth1_ctr_r  = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_PACKETS);
	eth1_ctr_rbc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_BC_PKT);
	eth1_ctr_rmc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_MC_PKT);
	ENET1_CTR_RMON_R_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET1_RMON_R_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_UNDERSIZE);
	ENET1_RMON_R_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_OVERSIZE);
	ENET1_RMON_R_FRAG = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_FRAG);
	ENET1_RMON_R_JAB = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_JAB);
	ENET1_CTR_RMON_T_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET1_RMON_T_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_UNDERSIZE);
	ENET1_RMON_T_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_OVERSIZE);
	ENET1_RMON_T_FRAG = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_FRAG);
	ENET1_RMON_T_JAB = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_JAB);
	ENET1_RMON_T_COL = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_COL);
	buf1.data = &data1[0];
	buf2.data = &data2[0];
	buf1.length =sizeof(data1);
	buf2.length =sizeof(data1);
	UART_SendDataBlocking(&uart_pal1_instance, (uint8_t *)welcomeMsg, strlen(welcomeMsg), 200);
	UART_SendDataBlocking(&uart_pal2_instance, (uint8_t *)welcomeMsg, strlen(welcomeMsg), 200);

  for (;;)
  {
	  /*------------------------------------UART COM-------------------------------------------------------------*/
	      printf("%s", length_chose_msg);
	  	rxNewLine();
	  	int length_sum = 0;

	  	/*2500 total 4 nums*/
	  	for(int i = 0;i<6;i++){
	  	  switch (buffer[i]) {
	  	  case '0':
	  		  length_sum =  length_sum*10;
	  		  break;
	  	  case '1':
	  		  length_sum =  length_sum*10+1;
	  		  break;
	  	  case '2':
	  		  length_sum =  length_sum*10+2;
	  		  break;
	  	  case '3':
	  		  length_sum =  length_sum*10+3;
	  		  break;
	  	  case '4':
	  		  length_sum =  length_sum*10+4;
	  		  break;
	  	  case '5':
	  		  length_sum =  length_sum*10+5;
	  		  break;
	  	  case '6':
	  		  length_sum =  length_sum*10+6;
	  		  break;
	  	  case '7':
	  		  length_sum =  length_sum*10+7;
	  		  break;
	  	  case '8':
	  		  length_sum =  length_sum*10+8;
	  		  break;
	  	  case '9':
	  		  length_sum =  length_sum*10+9;
	  		  break;
	  	  case 'e':
	  		  break;
	  	  default:
	  		  break;
	  	  }
	  	};
	  	printf("The eth0 and eth1 frame length: %d.\r\n",length_sum);

	buf1.length =length_sum;
	buf2.length =length_sum;
	/*Toggel LED*/
	PINS_DRV_TogglePins(PTI,1<<14);//PA4
	for(int j = 0; j<10;j++){
		ENET_DRV_SendFrame(INST_ETHERNET1, 0U, &buf1, NULL);
		ENET_DRV_SendFrame(INST_ETHERNET2, 0U, &buf1, NULL);
		printf("Sending frame %d.\n",j);
	}


	/*Get reg values*/
	/*Eth0*/
	eth0_ctr_t  = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_PACKETS);
	eth0_ctr_bc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_BC_PKT);
	eth0_ctr_mc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_MC_PKT);
	eth0_ctr_r  = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_PACKETS);
	eth0_ctr_rbc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_BC_PKT);
	eth0_ctr_rmc = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_MC_PKT);
	ENET0_CTR_RMON_R_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET0_RMON_R_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_UNDERSIZE);
	ENET0_RMON_R_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_OVERSIZE);
	ENET0_RMON_R_FRAG = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_FRAG);
	ENET0_RMON_R_JAB = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_R_JAB);
	ENET0_CTR_RMON_T_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET0_RMON_T_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_UNDERSIZE);
	ENET0_RMON_T_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_OVERSIZE);
	ENET0_RMON_T_FRAG = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_FRAG);
	ENET0_RMON_T_JAB = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_JAB);
	ENET0_RMON_T_COL = ENET_DRV_GetCounter(INST_ETHERNET1,ENET_CTR_RMON_T_COL);
	printf("\n------------------------------------------------------------------------------\n  ");
	printf("                             Ethernet 0                                   \n  ");
	printf(" eth0_transmitted: %5d   eth0_broadcast_t: %5d   eth0_ctr_multicast_t: %5d  \n",eth0_ctr_t,eth0_ctr_bc,eth0_ctr_mc);
	printf("   eth0_recieved:    %5d   eth0_broadcast_r: %5d   eth0_ctr_multicast_r: %5d  \n",eth0_ctr_r,eth0_ctr_rbc,eth0_ctr_rmc);
	printf("   ENET0_R_CRC_ALIGN:%5d   ENET0_R_UNDERSIZE:%5d   ENET0_R_OVERSIZE:     %5d  \n",ENET0_CTR_RMON_R_CRC_ALIGN,ENET0_RMON_R_UNDERSIZE,ENET0_RMON_R_OVERSIZE);
	printf("   ENET0_R_FRAG:     %5d   ENET0_R_FRAG:     %5d   ENET0_T_CRC_ALIGN:    %5d  \n",ENET0_RMON_R_FRAG,ENET0_RMON_R_JAB,ENET0_CTR_RMON_T_CRC_ALIGN);
	printf("   ENET0_T_UNDERSIZE:%5d   ENET0_T_OVERSIZE: %5d   ENET0_T_FRAG:         %5d  \n",ENET0_RMON_T_UNDERSIZE,ENET0_RMON_T_OVERSIZE,ENET0_RMON_T_FRAG);
	printf("   ENET0_T_JAB:      %5d   ENET0_T_COL:      %5d   \n",ENET0_RMON_T_JAB,ENET0_RMON_T_COL);


	/*Toggel LED*/
	PINS_DRV_TogglePins(PTI,1<<15);//PA0
	/*Get reg values*/
	/*Eth1*/
	eth1_ctr_t  = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_PACKETS);
	eth1_ctr_bc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_BC_PKT);
	eth1_ctr_mc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_MC_PKT);
	eth1_ctr_r  = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_PACKETS);
	eth1_ctr_rbc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_BC_PKT);
	eth1_ctr_rmc = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_MC_PKT);
	ENET1_CTR_RMON_R_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET1_RMON_R_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_UNDERSIZE);
	ENET1_RMON_R_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_OVERSIZE);
	ENET1_RMON_R_FRAG = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_FRAG);
	ENET1_RMON_R_JAB = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_R_JAB);
	ENET1_CTR_RMON_T_CRC_ALIGN = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_CRC_ALIGN);
	ENET1_RMON_T_UNDERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_UNDERSIZE);
	ENET1_RMON_T_OVERSIZE = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_OVERSIZE);
	ENET1_RMON_T_FRAG = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_FRAG);
	ENET1_RMON_T_JAB = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_JAB);
	ENET1_RMON_T_COL = ENET_DRV_GetCounter(INST_ETHERNET2,ENET_CTR_RMON_T_COL);
	printf("\n                             Ethernet 1                                   \n  ");
	printf(" eth1_transmitted: %5d   eth1_broadcast_t: %5d   eth1_ctr_multicast_t: %5d  \n",eth1_ctr_t,eth1_ctr_bc,eth1_ctr_mc);
	printf("   eth1_recieved:    %5d   eth1_broadcast_r: %5d   eth1_ctr_multicast_r: %5d  \n",eth1_ctr_r,eth1_ctr_rbc,eth1_ctr_rmc);
	printf("   ENET1_R_CRC_ALIGN:%5d   ENET1_R_UNDERSIZE:%5d   ENET1_R_OVERSIZE:     %5d  \n",ENET1_CTR_RMON_R_CRC_ALIGN,ENET1_RMON_R_UNDERSIZE,ENET1_RMON_R_OVERSIZE);
	printf("   ENET1_R_FRAG:     %5d   ENET1_R_FRAG:     %5d   ENET1_T_CRC_ALIGN:    %5d  \n",ENET1_RMON_R_FRAG,ENET1_RMON_R_JAB,ENET1_CTR_RMON_T_CRC_ALIGN);
	printf("   ENET1_T_UNDERSIZE:%5d   ENET1_T_OVERSIZE: %5d   ENET1_T_FRAG:         %5d  \n",ENET1_RMON_T_UNDERSIZE,ENET1_RMON_T_OVERSIZE,ENET1_RMON_T_FRAG);
	printf("   ENET1_T_JAB:      %5d   ENET1_T_COL:      %5d   \n",ENET1_RMON_T_JAB,ENET1_RMON_T_COL);
	printf("------------------------------------------------------------------------------ \n  ");
	/*Toggel LED*/


	PINS_DRV_TogglePins(PTJ,1);
  }

  /*** Don't write any code pass this line, or it will be deleted during code generation. ***/
  /*** RTOS startup code. Macro PEX_RTOS_START is defined by the RTOS component. DON'T MODIFY THIS CODE!!! ***/
  #ifdef PEX_RTOS_START
    PEX_RTOS_START();                  /* Startup of the selected RTOS. Macro is defined by the RTOS component. */
  #endif
  /*** End of RTOS startup code.  ***/
  /*** Processor Expert end of main routine. DON'T MODIFY THIS CODE!!! ***/
  for(;;) {
    if(exit_code != 0) {
      break;
    }
  }
  return exit_code;
  /*** Processor Expert end of main routine. DON'T WRITE CODE BELOW!!! ***/
} /*** End of main routine. DO NOT MODIFY THIS TEXT!!! ***/

/* END main */
/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.1 [05.21]
**     for the Freescale S32K series of microcontrollers.
**
** ###################################################################
*/
