=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001596 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00067/0 sec (0.000264/0 sec, 0.000406/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000119/0 sec (3.2e-05/3.2e-05 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0.000165/0 sec (3.4e-05/3.4e-05 sec, 0.000131/0.000131 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.002204 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001473 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000584/0 sec (0.000232/0 sec, 0.000352/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.0001/0 sec (3.2e-05/3.2e-05 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 0.000159/0 sec (3.9e-05/3.9e-05 sec, 0.00012/0.00012 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.001971 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.009555 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008123/0 sec (0.000513/0 sec, 0.000798/0 sec, 0.001785/0 sec, 0.005027/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001389/0 sec (4.3e-05/4.3e-05 sec, 0.000137/0.000137 sec, 0.000328/0.000328 sec, 0.000881/0.000881 sec )
[LOG] Total clause minimization time: 0.004807/0 sec (6e-05/6e-05 sec, 0.000298/0.000298 sec, 0.000988/0.000988 sec, 0.003461/0.003461 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.010244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 158 8 2 1 146
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.007568 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006276/0 sec (0.000414/0 sec, 0.000621/0 sec, 0.001414/0 sec, 0.003827/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001085/0 sec (5.3e-05/5.3e-05 sec, 9.2e-05/9.2e-05 sec, 0.000262/0.000262 sec, 0.000678/0.000678 sec )
[LOG] Total clause minimization time: 0.003588/0 sec (6e-05/6e-05 sec, 0.00023/0.00023 sec, 0.000764/0.000764 sec, 0.002534/0.002534 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.008194 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 156 8 2 1 144
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.08696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 623 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 622 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084058/0 sec (0.00077/0 sec, 0.001103/0 sec, 0.002512/0 sec, 0.006783/0 sec, 0.017494/0 sec, 0.055396/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.01369/0 sec (5.9e-05/5.9e-05 sec, 0.000159/0.000159 sec, 0.00045/0.00045 sec, 0.001082/0.001082 sec, 0.002908/0.002908 sec, 0.009032/0.009032 sec )
[LOG] Total clause minimization time: 0.063486/0 sec (9e-05/9e-05 sec, 0.0004/0.0004 sec, 0.001431/0.001431 sec, 0.004826/0.004826 sec, 0.013185/0.013185 sec, 0.043554/0.043554 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.087867 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 741 12 2 1 722
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.093611 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 613 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 611 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.090834/0 sec (0.000588/0 sec, 0.000884/0 sec, 0.002238/0 sec, 0.005852/0 sec, 0.018813/0 sec, 0.062459/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.01182/0 sec (6.4e-05/6.4e-05 sec, 0.000125/0.000125 sec, 0.000374/0.000374 sec, 0.00087/0.00087 sec, 0.002453/0.002453 sec, 0.007934/0.007934 sec )
[LOG] Total clause minimization time: 0.072908/0 sec (7.3e-05/7.3e-05 sec, 0.000333/0.000333 sec, 0.00135/0.00135 sec, 0.004241/0.004241 sec, 0.015051/0.015051 sec, 0.05186/0.05186 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.094433 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 704 12 2 1 686
=====================  add8n.aag =====================
[LOG] Relation determinization time: 1.42182 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 3229 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3228 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.41179/1 sec (0.001033/0 sec, 0.001525/0 sec, 0.00336/0 sec, 0.008078/0 sec, 0.0224/0 sec, 0.064772/0 sec, 0.282948/0 sec, 1.02768/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.140823/0 sec (8.9e-05/8.9e-05 sec, 0.000217/0.000217 sec, 0.000604/0.000604 sec, 0.001389/0.001389 sec, 0.003573/0.003573 sec, 0.009828/0.009828 sec, 0.029096/0.029096 sec, 0.096027/0.096027 sec )
[LOG] Total clause minimization time: 1.2444/1 sec (0.000118/0.000118 sec, 0.000587/0.000587 sec, 0.00196/0.00196 sec, 0.005646/0.005646 sec, 0.017245/0.017245 sec, 0.051961/0.051961 sec, 0.247786/0.247786 sec, 0.919101/0.919101 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.42293 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.21 sec (Real time) / 4.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3391 16 2 1 3366
=====================  add8y.aag =====================
[LOG] Relation determinization time: 1.12217 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3232 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3231 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.11248/1 sec (0.000802/0 sec, 0.001134/0 sec, 0.002625/0 sec, 0.007166/0 sec, 0.019476/0 sec, 0.074131/0 sec, 0.170806/0 sec, 0.836343/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.137493/1 sec (7.5e-05/7.5e-05 sec, 0.00015/0.00015 sec, 0.000444/0.000444 sec, 0.0011/0.0011 sec, 0.002907/0.002907 sec, 0.008273/0.008273 sec, 0.025925/0.025925 sec, 0.098619/0.098619 sec )
[LOG] Total clause minimization time: 0.949498/0 sec (8.9e-05/8.9e-05 sec, 0.00044/0.00044 sec, 0.001543/0.001543 sec, 0.005171/0.005171 sec, 0.015159/0.015159 sec, 0.062972/0.062972 sec, 0.138994/0.138994 sec, 0.72513/0.72513 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.12329 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.72 sec (Real time) / 1.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.08 sec (Real time) / 4.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3358 16 2 1 3333
=====================  add10n.aag =====================
[LOG] Relation determinization time: 25.3688 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 13956 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13955 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 25.3135/25 sec (0.001284/0 sec, 0.001839/0 sec, 0.003973/0 sec, 0.010007/0 sec, 0.026085/0 sec, 0.080336/0 sec, 0.225982/0 sec, 0.886741/1 sec, 2.73239/3 sec, 21.3448/21 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 1.81439/1 sec (9.4e-05/9.4e-05 sec, 0.000269/0.000269 sec, 0.000677/0.000677 sec, 0.001669/0.001669 sec, 0.004044/0.004044 sec, 0.010869/0.010869 sec, 0.034121/0.034121 sec, 0.106991/0.106991 sec, 0.367572/0.367572 sec, 1.28808/1.28808 sec )
[LOG] Total clause minimization time: 23.372/24 sec (0.000148/0.000148 sec, 0.000685/0.000685 sec, 0.002303/0.002303 sec, 0.007117/0.007117 sec, 0.02013/0.02013 sec, 0.066263/0.066263 sec, 0.185656/0.185656 sec, 0.767012/0.767012 sec, 2.33603/2.33603 sec, 19.9867/19.9867 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 25.3703 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.89 sec (Real time) / 27.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.32 sec (Real time) / 8.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.17 sec (Real time) / 5.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 14162 20 2 1 14131
=====================  add10y.aag =====================
[LOG] Relation determinization time: 27.0819 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 13740 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13738 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 27.0273/28 sec (0.001021/0 sec, 0.001471/0 sec, 0.003234/0 sec, 0.00824/0 sec, 0.024452/1 sec, 0.075574/0 sec, 0.264742/0 sec, 0.989926/1 sec, 4.52917/4 sec, 21.1294/22 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 1.71727/1 sec (8.5e-05/8.5e-05 sec, 0.000191/0.000191 sec, 0.000538/0.000538 sec, 0.001298/0.001298 sec, 0.003283/0.003283 sec, 0.009304/0.009304 sec, 0.028895/0.028895 sec, 0.09083/0.09083 sec, 0.367989/0.367989 sec, 1.21486/1.21486 sec )
[LOG] Total clause minimization time: 25.1863/27 sec (0.000119/0.000119 sec, 0.000604/0.000604 sec, 0.001946/0.001946 sec, 0.005926/0.005926 sec, 0.019621/0.019621 sec, 0.063305/0.063305 sec, 0.229872/0.229872 sec, 0.886639/0.886639 sec, 4.13254/4.13254 sec, 19.8457/19.8457 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 27.0832 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.65 sec (Real time) / 29.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.66 sec (Real time) / 8.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.54 sec (Real time) / 6.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 13899 20 2 1 13869
=====================  add12n.aag =====================
[LOG] Relation determinization time: 641.672 sec CPU time.
[LOG] Relation determinization time: 650 sec real time.
[LOG] Final circuit size: 61410 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 61409 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 641.387/643 sec (0.00164/0 sec, 0.002446/0 sec, 0.005188/0 sec, 0.011718/0 sec, 0.03036/0 sec, 0.106199/1 sec, 0.254054/0 sec, 0.80882/1 sec, 4.55199/4 sec, 22.7236/23 sec, 103.381/104 sec, 509.51/510 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 48.8413/44 sec (0.000141/0.000141 sec, 0.000337/0.000337 sec, 0.000815/0.000815 sec, 0.001792/0.001792 sec, 0.004541/0.004541 sec, 0.012334/0.012334 sec, 0.035584/0.035584 sec, 0.113203/0.113203 sec, 0.393032/0.393032 sec, 1.39661/1.39661 sec, 7.11266/7.11266 sec, 39.7703/39.7703 sec )
[LOG] Total clause minimization time: 591.777/598 sec (0.000212/0.000212 sec, 0.000911/0.000911 sec, 0.003098/0.003098 sec, 0.008398/0.008398 sec, 0.023722/0.023722 sec, 0.090444/0.090444 sec, 0.212029/0.212029 sec, 0.682632/0.682632 sec, 4.12975/4.12975 sec, 21.2569/21.2569 sec, 96.0862/96.0862 sec, 469.282/469.282 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 641.674 sec CPU time.
[LOG] Overall execution time: 650 sec real time.
Synthesis time: 649.54 sec (Real time) / 646.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.86 sec (Real time) / 20.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 116.90 sec (Real time) / 116.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 61660 24 2 1 61623
=====================  add12y.aag =====================
[LOG] Relation determinization time: 667.215 sec CPU time.
[LOG] Relation determinization time: 675 sec real time.
[LOG] Final circuit size: 61354 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 61352 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 666.931/668 sec (0.001215/0 sec, 0.001741/0 sec, 0.003863/0 sec, 0.009848/0 sec, 0.025895/0 sec, 0.083734/0 sec, 0.300406/0 sec, 1.11048/2 sec, 4.12966/4 sec, 18.7289/18 sec, 99.2617/100 sec, 543.274/544 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 48.7201/45 sec (0.000101/0.000101 sec, 0.000219/0.000219 sec, 0.000626/0.000626 sec, 0.001455/0.001455 sec, 0.003781/0.003781 sec, 0.010346/0.010346 sec, 0.029444/0.029444 sec, 0.097282/0.097282 sec, 0.342978/0.342978 sec, 1.25729/1.25729 sec, 6.27199/6.27199 sec, 40.7046/40.7046 sec )
[LOG] Total clause minimization time: 617.425/622 sec (0.000123/0.000123 sec, 0.000691/0.000691 sec, 0.002329/0.002329 sec, 0.007232/0.007232 sec, 0.020242/0.020242 sec, 0.070211/0.070211 sec, 0.264785/0.264785 sec, 1.00021/1.00021 sec, 3.75743/3.75743 sec, 17.4011/17.4011 sec, 92.8079/92.8079 sec, 502.093/502.093 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 667.217 sec CPU time.
[LOG] Overall execution time: 675 sec real time.
Synthesis time: 675.04 sec (Real time) / 672.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.64 sec (Real time) / 18.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 111.84 sec (Real time) / 111.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 61547 24 2 1 61511
=====================  add14n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9978.31 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9978.01 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9975.60 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9977.51 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9975.28 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9977.55 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9976.36 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.19 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001081 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000245/0 sec (0.000245/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00173 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.000822 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000103/0 sec (0.000103/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001353 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.00112 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00033/0 sec (0.00033/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001739 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.000879 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000138/0 sec (0.000138/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001417 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001417 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000458/0 sec (0.000458/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00215 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.000898 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000166/0 sec (0.000166/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001456 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001437 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000513/0 sec (0.000513/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002203 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001021 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000205/0 sec (0.000205/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001651 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.001687 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000641/0 sec (0.000641/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002586 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001023 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00023/0 sec (0.00023/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001672 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.001777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000696/0 sec (0.000696/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.2e-05/0 sec (6.2e-05/6.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001097 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000262/0 sec (0.000262/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001778 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.001912 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000762/0 sec (0.000762/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003043 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001227 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000309/0 sec (0.000309/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001988 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000925/0 sec (0.000925/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00333 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001266 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000359/0 sec (0.000359/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002278 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000968/0 sec (0.000968/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.2e-05/0 sec (4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003592 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.70 sec (Real time) / 1.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001261 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000387/0 sec (0.000387/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002082 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002418 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001103/0 sec (0.001103/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.6e-05/0 sec (4.6e-05/4.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003896 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.26 sec (Real time) / 5.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.00144 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000457/0 sec (0.000457/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.93 sec (Real time) / 3.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003072 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001488/0 sec (0.001488/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.6e-05/0 sec (6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004991 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 703.92 sec (Real time) / 692.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.001637 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000547/0 sec (0.000547/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00271 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 446.79 sec (Real time) / 437.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.003886 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001915/0 sec (0.001915/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.3e-05/0 sec (7.3e-05/7.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006585 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.26 sec (Real time) / 9928.86 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.00191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000732/0 sec (0.000732/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003281 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.35 sec (Real time) / 9914.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.004595 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002473/0 sec (0.002473/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000164/0 sec (0.000164/0.000164 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008233 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9914.22 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002229 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00093/0 sec (0.00093/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003954 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.46 sec (Real time) / 9919.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.00537 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002921/0 sec (0.002921/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000107/0 sec (0.000107/0.000107 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010141 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.30 sec (Real time) / 9922.21 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002501 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001068/0 sec (0.001068/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004562 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9889.28 sec (Real time) / 9805.88 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.000955 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000182/0 sec (0.000182/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00154 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.000851 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000142/0 sec (0.000142/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00136 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.000995 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000224/0 sec (0.000224/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.000811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000113/0 sec (0.000113/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001304 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.002817 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001764/0 sec (0.000757/0 sec, 0.00053/0 sec, 0.000477/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00033/0 sec (0.000102/0.000102 sec, 0.000137/0.000137 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause minimization time: 0.00018/0 sec (0.00018/0.00018 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003579 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.00206 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001147/0 sec (0.00049/0 sec, 0.000359/0 sec, 0.000298/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000199/0 sec (6.3e-05/6.3e-05 sec, 9.4e-05/9.4e-05 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0.00011/0 sec (0.00011/0.00011 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002724 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.002374 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00136/0 sec (0.000596/0 sec, 0.000385/0 sec, 0.000379/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00017/0 sec (7.4e-05/7.4e-05 sec, 5.4e-05/5.4e-05 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (0.000119/0.000119 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003097 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001642 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000773/0 sec (0.000325/0 sec, 0.000226/0 sec, 0.000222/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000105/0 sec (4e-05/4e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 6.5e-05/0 sec (6.5e-05/6.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.023073 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020554/0 sec (0.010888/0 sec, 0.001793/0 sec, 0.001662/0 sec, 0.001611/0 sec, 0.001575/0 sec, 0.001543/0 sec, 0.001482/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.004743/0 sec (0.001833/0.001833 sec, 0.000633/0.000633 sec, 0.000544/0.000544 sec, 0.000503/0.000503 sec, 0.000457/0.000457 sec, 0.000436/0.000436 sec, 0.000337/0.000337 sec )
[LOG] Total clause minimization time: 0.00787/0 sec (0.00787/0.00787 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024422 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01463 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012661/0 sec (0.006525/0 sec, 0.001216/0 sec, 0.001026/0 sec, 0.001009/0 sec, 0.00097/0 sec, 0.00099/0 sec, 0.000925/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002504/0 sec (0.001171/0.001171 sec, 0.000379/0.000379 sec, 0.000246/0.000246 sec, 0.000221/0.000221 sec, 0.000186/0.000186 sec, 0.000185/0.000185 sec, 0.000116/0.000116 sec )
[LOG] Total clause minimization time: 0.004584/0 sec (0.004584/0.004584 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01572 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.016067 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013932/0 sec (0.007403/0 sec, 0.001286/0 sec, 0.001096/0 sec, 0.001046/0 sec, 0.001046/0 sec, 0.001022/0 sec, 0.001033/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002021/0 sec (0.000958/0.000958 sec, 0.000293/0.000293 sec, 0.000202/0.000202 sec, 0.00016/0.00016 sec, 0.000155/0.000155 sec, 0.000136/0.000136 sec, 0.000117/0.000117 sec )
[LOG] Total clause minimization time: 0.005513/0 sec (0.005513/0.005513 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01053 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008893/0 sec (0.004357/0 sec, 0.000983/0 sec, 0.00076/0 sec, 0.000715/0 sec, 0.000697/0 sec, 0.000678/0 sec, 0.000703/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001549/0 sec (0.000749/0.000749 sec, 0.00032/0.00032 sec, 0.000147/0.000147 sec, 0.000108/0.000108 sec, 9.1e-05/9.1e-05 sec, 7.5e-05/7.5e-05 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 0.003035/0 sec (0.003035/0.003035 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011366 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.549241 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.531197/1 sec (0.402828/1 sec, 0.025875/0 sec, 0.017944/0 sec, 0.014363/0 sec, 0.010462/0 sec, 0.010362/0 sec, 0.010129/0 sec, 0.009873/0 sec, 0.009652/0 sec, 0.009551/0 sec, 0.010158/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.070407/0 sec (0.031554/0.031554 sec, 0.016084/0.016084 sec, 0.008947/0.008947 sec, 0.005261/0.005261 sec, 0.001601/0.001601 sec, 0.001513/0.001513 sec, 0.001334/0.001334 sec, 0.001199/0.001199 sec, 0.001068/0.001068 sec, 0.001028/0.001028 sec, 0.000818/0.000818 sec )
[LOG] Total clause minimization time: 0.366094/1 sec (0.366094/0.366094 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.551388 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.386819 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.370333/0 sec (0.247543/0 sec, 0.034016/0 sec, 0.016308/0 sec, 0.010945/0 sec, 0.009477/0 sec, 0.00909/0 sec, 0.008853/0 sec, 0.008442/0 sec, 0.008607/0 sec, 0.008183/0 sec, 0.008869/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.067721/0 sec (0.027073/0.027073 sec, 0.024877/0.024877 sec, 0.007717/0.007717 sec, 0.002664/0.002664 sec, 0.00132/0.00132 sec, 0.001074/0.001074 sec, 0.00082/0.00082 sec, 0.000558/0.000558 sec, 0.000716/0.000716 sec, 0.000461/0.000461 sec, 0.000441/0.000441 sec )
[LOG] Total clause minimization time: 0.215958/0 sec (0.215958/0.215958 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.388526 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.352945 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.335912/0 sec (0.21605/0 sec, 0.031257/0 sec, 0.015904/0 sec, 0.011278/0 sec, 0.009573/0 sec, 0.008925/0 sec, 0.008736/0 sec, 0.008505/0 sec, 0.00836/0 sec, 0.008273/0 sec, 0.009051/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05408/0 sec (0.018007/0.018007 sec, 0.021968/0.021968 sec, 0.007463/0.007463 sec, 0.002823/0.002823 sec, 0.001117/0.001117 sec, 0.000662/0.000662 sec, 0.000505/0.000505 sec, 0.000412/0.000412 sec, 0.00036/0.00036 sec, 0.000367/0.000367 sec, 0.000396/0.000396 sec )
[LOG] Total clause minimization time: 0.193389/0 sec (0.193389/0.193389 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.354489 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.269647 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.253963/0 sec (0.144054/0 sec, 0.026018/0 sec, 0.014959/0 sec, 0.010564/0 sec, 0.009044/0 sec, 0.008524/0 sec, 0.008338/0 sec, 0.008072/0 sec, 0.007937/0 sec, 0.007831/0 sec, 0.008622/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.045492/0 sec (0.015724/0.015724 sec, 0.017211/0.017211 sec, 0.006891/0.006891 sec, 0.002385/0.002385 sec, 0.001031/0.001031 sec, 0.000574/0.000574 sec, 0.000416/0.000416 sec, 0.000339/0.000339 sec, 0.000293/0.000293 sec, 0.000272/0.000272 sec, 0.000356/0.000356 sec )
[LOG] Total clause minimization time: 0.124085/0 sec (0.124085/0.124085 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.270778 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 29.4709 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.8116/29 sec (12.2933/12 sec, 9.92844/10 sec, 2.61943/2 sec, 0.655619/1 sec, 0.381322/1 sec, 0.304525/0 sec, 0.297423/0 sec, 0.291946/1 sec, 0.290952/0 sec, 0.289668/0 sec, 0.289608/1 sec, 0.292564/0 sec, 0.289952/0 sec, 0.286315/1 sec, 0.300564/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 13.3726/15 sec (0.767037/0.767037 sec, 9.67757/9.67757 sec, 2.32853/2.32853 sec, 0.372688/0.372688 sec, 0.09304/0.09304 sec, 0.038432/0.038432 sec, 0.019805/0.019805 sec, 0.014485/0.014485 sec, 0.010876/0.010876 sec, 0.009603/0.009603 sec, 0.009147/0.009147 sec, 0.008564/0.008564 sec, 0.006942/0.006942 sec, 0.005676/0.005676 sec, 0.010158/0.010158 sec )
[LOG] Total clause minimization time: 11.4226/10 sec (11.4226/11.4226 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 29.4741 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.68 sec (Real time) / 29.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 15.8924 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.1738/15 sec (7.33335/7 sec, 1.76505/2 sec, 2.16137/2 sec, 0.658984/1 sec, 0.396813/0 sec, 0.342145/0 sec, 0.299669/1 sec, 0.270428/0 sec, 0.285623/0 sec, 0.272152/1 sec, 0.26986/0 sec, 0.271274/0 sec, 0.286684/1 sec, 0.263871/0 sec, 0.296565/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.79317/5 sec (0.721544/0.721544 sec, 1.51967/1.51967 sec, 1.88732/1.88732 sec, 0.383033/0.383033 sec, 0.121319/0.121319 sec, 0.069005/0.069005 sec, 0.022316/0.022316 sec, 0.01388/0.01388 sec, 0.009662/0.009662 sec, 0.008459/0.008459 sec, 0.007617/0.007617 sec, 0.007406/0.007406 sec, 0.006438/0.006438 sec, 0.005709/0.005709 sec, 0.009786/0.009786 sec )
[LOG] Total clause minimization time: 6.51143/7 sec (6.51143/6.51143 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 15.8949 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.07 sec (Real time) / 15.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 31.9067 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.2425/30 sec (6.21766/6 sec, 18.5695/19 sec, 2.07525/2 sec, 0.946929/1 sec, 0.410367/0 sec, 0.31452/0 sec, 0.302199/0 sec, 0.297457/0 sec, 0.295708/0 sec, 0.295445/0 sec, 0.299125/0 sec, 0.303483/1 sec, 0.300794/0 sec, 0.29905/0 sec, 0.315045/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 21.5025/22 sec (0.478243/0.478243 sec, 18.3171/18.3171 sec, 1.78722/1.78722 sec, 0.664665/0.664665 sec, 0.127278/0.127278 sec, 0.036621/0.036621 sec, 0.023847/0.023847 sec, 0.013725/0.013725 sec, 0.010259/0.010259 sec, 0.008115/0.008115 sec, 0.00714/0.00714 sec, 0.006807/0.006807 sec, 0.006395/0.006395 sec, 0.005519/0.005519 sec, 0.009513/0.009513 sec )
[LOG] Total clause minimization time: 5.63747/6 sec (5.63747/5.63747 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.9089 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.11 sec (Real time) / 31.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 25.7534 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.0959/26 sec (4.06948/4 sec, 15.1893/15 sec, 1.68016/2 sec, 0.807802/1 sec, 0.448859/0 sec, 0.30524/1 sec, 0.276071/0 sec, 0.286432/0 sec, 0.29188/1 sec, 0.288829/0 sec, 0.290054/0 sec, 0.288936/1 sec, 0.289184/0 sec, 0.286138/0 sec, 0.297606/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 17.6877/17 sec (0.52793/0.52793 sec, 14.944/14.944 sec, 1.39678/1.39678 sec, 0.529631/0.529631 sec, 0.170501/0.170501 sec, 0.030817/0.030817 sec, 0.022963/0.022963 sec, 0.01307/0.01307 sec, 0.009476/0.009476 sec, 0.00893/0.00893 sec, 0.007071/0.007071 sec, 0.0063/0.0063 sec, 0.005902/0.005902 sec, 0.0052/0.0052 sec, 0.009201/0.009201 sec )
[LOG] Total clause minimization time: 3.44082/4 sec (3.44082/3.44082 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 25.755 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.95 sec (Real time) / 25.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 435.628 sec CPU time.
[LOG] Relation determinization time: 437 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 428.628/430 sec (31.784/32 sec, 302.616/303 sec, 61.7703/62 sec, 16.8175/17 sec, 2.57196/3 sec, 1.67814/2 sec, 1.20275/1 sec, 1.07197/1 sec, 1.04964/1 sec, 1.04433/1 sec, 1.0163/1 sec, 1.00523/1 sec, 0.993867/1 sec, 0.990074/1 sec, 0.976607/1 sec, 0.956546/1 sec, 1.08277/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 383.982/383 sec (3.04746/3.04746 sec, 301.506/301.506 sec, 60.7271/60.7271 sec, 15.7917/15.7917 sec, 1.56453/1.56453 sec, 0.673806/0.673806 sec, 0.195467/0.195467 sec, 0.094823/0.094823 sec, 0.076429/0.076429 sec, 0.054998/0.054998 sec, 0.043896/0.043896 sec, 0.037506/0.037506 sec, 0.033235/0.033235 sec, 0.030899/0.030899 sec, 0.028678/0.028678 sec, 0.026211/0.026211 sec, 0.048636/0.048636 sec )
[LOG] Total clause minimization time: 28.2252/30 sec (28.2252/28.2252 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 435.63 sec CPU time.
[LOG] Overall execution time: 437 sec real time.
Synthesis time: 436.70 sec (Real time) / 434.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 383.207 sec CPU time.
[LOG] Relation determinization time: 384 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 376.127/379 sec (20.7549/20 sec, 241.97/243 sec, 68.4782/69 sec, 27.7146/28 sec, 4.19511/4 sec, 1.51114/2 sec, 1.25554/2 sec, 1.09617/1 sec, 1.07241/2 sec, 1.03596/1 sec, 1.03915/1 sec, 0.998233/1 sec, 0.994689/1 sec, 0.968728/1 sec, 0.984525/1 sec, 0.975757/1 sec, 1.08117/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 342.35/344 sec (2.97705/2.97705 sec, 240.856/240.856 sec, 67.4205/67.4205 sec, 26.6732/26.6732 sec, 3.18035/3.18035 sec, 0.489678/0.489678 sec, 0.242134/0.242134 sec, 0.1081/0.1081 sec, 0.084906/0.084906 sec, 0.062527/0.062527 sec, 0.048223/0.048223 sec, 0.038285/0.038285 sec, 0.033835/0.033835 sec, 0.030934/0.030934 sec, 0.029305/0.029305 sec, 0.026645/0.026645 sec, 0.048425/0.048425 sec )
[LOG] Total clause minimization time: 17.2638/19 sec (17.2638/17.2638 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 383.209 sec CPU time.
[LOG] Overall execution time: 384 sec real time.
Synthesis time: 384.25 sec (Real time) / 382.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 9562.39 sec (Real time) / 9538.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mv20y.aag =====================
Synthesis time: 5957.07 sec (Real time) / 5941.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
Synthesis time: 6423.85 sec (Real time) / 6404.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20y.aag =====================
Synthesis time: 7196.53 sec (Real time) / 7178.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
Synthesis time: 2185.99 sec (Real time) / 2176.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 2152.17 sec (Real time) / 2140.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9971.04 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9970.12 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9968.41 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9967.84 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002092 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001125/0 sec (0.000274/0 sec, 0.000312/0 sec, 0.000279/0 sec, 0.00026/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.000146/0 sec (3.9e-05/3.9e-05 sec, 4.2e-05/4.2e-05 sec, 3.8e-05/3.8e-05 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.000162/0 sec (2.7e-05/2.7e-05 sec, 7.5e-05/7.5e-05 sec, 3.9e-05/3.9e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0.002779 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.069694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 408 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 407 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.066396/0 sec (0.000982/0 sec, 0.001131/0 sec, 0.002259/0 sec, 0.009004/0 sec, 0.016173/0 sec, 0.019167/0 sec, 0.012054/0 sec, 0.005626/0 sec )
[LOG] Nr of iterations: 187 (3, 6, 13, 35, 47, 45, 26, 12 )
[LOG] Total clause computation time: 0.01105/0 sec (9.3e-05/9.3e-05 sec, 0.00016/0.00016 sec, 0.000354/0.000354 sec, 0.00164/0.00164 sec, 0.00263/0.00263 sec, 0.003149/0.003149 sec, 0.001928/0.001928 sec, 0.001096/0.001096 sec )
[LOG] Total clause minimization time: 0.044587/0 sec (7.5e-05/7.5e-05 sec, 0.000307/0.000307 sec, 0.001188/0.001188 sec, 0.006426/0.006426 sec, 0.01221/0.01221 sec, 0.014287/0.014287 sec, 0.007897/0.007897 sec, 0.002197/0.002197 sec )
[LOG] Total clause size reduction: 2102 --> 865 (32 --> 2, 75 --> 12, 168 --> 42, 442 --> 186, 552 --> 253, 484 --> 229, 250 --> 111, 99 --> 30 )
[LOG] Average clause size reduction: 11.2406 --> 4.62567 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6286 --> 5.31429, 11.7447 --> 5.38298, 10.7556 --> 5.08889, 9.61538 --> 4.26923, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.07076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 551 8 0 1 536
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.713564 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1827 new AND gates.
[LOG] Size before ABC: 4445 AND gates.
[LOG] Size after ABC: 1827 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.702583/1 sec (0.001636/0 sec, 0.002163/0 sec, 0.004124/0 sec, 0.012553/0 sec, 0.074657/0 sec, 0.147186/1 sec, 0.195342/0 sec, 0.150782/0 sec, 0.0804/0 sec, 0.03374/0 sec )
[LOG] Nr of iterations: 676 (3, 6, 13, 34, 128, 160, 149, 98, 56, 29 )
[LOG] Total clause computation time: 0.088132/0 sec (0.000154/0.000154 sec, 0.000352/0.000352 sec, 0.0008/0.0008 sec, 0.002315/0.002315 sec, 0.010815/0.010815 sec, 0.020125/0.020125 sec, 0.02516/0.02516 sec, 0.015248/0.015248 sec, 0.008892/0.008892 sec, 0.004271/0.004271 sec )
[LOG] Total clause minimization time: 0.570454/1 sec (0.000167/0.000167 sec, 0.000659/0.000659 sec, 0.002104/0.002104 sec, 0.008719/0.008719 sec, 0.061381/0.061381 sec, 0.122655/0.122655 sec, 0.163692/0.163692 sec, 0.127865/0.127865 sec, 0.062643/0.062643 sec, 0.020569/0.020569 sec )
[LOG] Total clause size reduction: 9630 --> 4445 (40 --> 2, 95 --> 12, 216 --> 44, 561 --> 178, 2032 --> 925, 2385 --> 1167, 2072 --> 1055, 1261 --> 628, 660 --> 328, 308 --> 106 )
[LOG] Average clause size reduction: 14.2456 --> 6.57544 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.38462, 16.5 --> 5.23529, 15.875 --> 7.22656, 14.9062 --> 7.29375, 13.906 --> 7.08054, 12.8673 --> 6.40816, 11.7857 --> 5.85714, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 0.715094 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 0.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.33 sec (Real time) / 3.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2064 10 0 1 2044
=====================  mult6.aag =====================
[LOG] Relation determinization time: 10.8084 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 8130 new AND gates.
[LOG] Size before ABC: 23418 AND gates.
[LOG] Size after ABC: 8130 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.738/11 sec (0.003427/0 sec, 0.004833/0 sec, 0.006407/0 sec, 0.022349/0 sec, 0.097503/0 sec, 0.597297/1 sec, 1.77627/2 sec, 2.95796/3 sec, 2.5966/2 sec, 1.79496/2 sec, 0.684528/1 sec, 0.195859/0 sec )
[LOG] Nr of iterations: 2742 (3, 6, 11, 38, 127, 456, 623, 620, 407, 279, 128, 44 )
[LOG] Total clause computation time: 1.04827/0 sec (0.000745/0.000745 sec, 0.00142/0.00142 sec, 0.001663/0.001663 sec, 0.003433/0.003433 sec, 0.015319/0.015319 sec, 0.068531/0.068531 sec, 0.179096/0.179096 sec, 0.288677/0.288677 sec, 0.265283/0.265283 sec, 0.139967/0.139967 sec, 0.064468/0.064468 sec, 0.01967/0.01967 sec )
[LOG] Total clause minimization time: 9.40956/11 sec (0.000764/0.000764 sec, 0.001671/0.001671 sec, 0.002934/0.002934 sec, 0.016922/0.016922 sec, 0.079149/0.079149 sec, 0.521644/0.521644 sec, 1.58089/1.58089 sec, 2.64023/2.64023 sec, 2.28888/2.28888 sec, 1.60179/1.60179 sec, 0.560838/0.560838 sec, 0.113844/0.113844 sec )
[LOG] Total clause size reduction: 47047 --> 23418 (48 --> 2, 115 --> 12, 220 --> 36, 777 --> 200, 2520 --> 916, 8645 --> 4111, 11196 --> 5789, 10523 --> 5668, 6496 --> 3448, 4170 --> 2155, 1778 --> 875, 559 --> 206 )
[LOG] Average clause size reduction: 17.1579 --> 8.54048 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4474 --> 5.26316, 19.8425 --> 7.2126, 18.9583 --> 9.01535, 17.9711 --> 9.29213, 16.9726 --> 9.14194, 15.9607 --> 8.47174, 14.9462 --> 7.72401, 13.8906 --> 6.83594, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 10.8106 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.08 sec (Real time) / 11.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.64 sec (Real time) / 11.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.78 sec (Real time) / 3.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8476 12 0 1 8452
=====================  mult7.aag =====================
[LOG] Relation determinization time: 214.476 sec CPU time.
[LOG] Relation determinization time: 221 sec real time.
[LOG] Final circuit size: 31087 new AND gates.
[LOG] Size before ABC: 107221 AND gates.
[LOG] Size after ABC: 31085 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 214.12/215 sec (0.008659/0 sec, 0.00692/0 sec, 0.009103/0 sec, 0.031904/0 sec, 0.128986/0 sec, 0.700894/1 sec, 5.91004/6 sec, 24.3484/24 sec, 52.3346/52 sec, 59.6585/60 sec, 40.3674/41 sec, 21.4091/21 sec, 7.73594/8 sec, 1.46926/2 sec )
[LOG] Nr of iterations: 10327 (3, 6, 11, 38, 122, 444, 1648, 2271, 2186, 1718, 1013, 527, 244, 96 )
[LOG] Total clause computation time: 24.9416/27 sec (0.0033/0.0033 sec, 0.001931/0.001931 sec, 0.003274/0.003274 sec, 0.005611/0.005611 sec, 0.019824/0.019824 sec, 0.078279/0.078279 sec, 0.525645/0.525645 sec, 2.43733/2.43733 sec, 6.53892/6.53892 sec, 7.25926/7.25926 sec, 4.46838/4.46838 sec, 2.46184/2.46184 sec, 0.905262/0.905262 sec, 0.232681/0.232681 sec )
[LOG] Total clause minimization time: 187.391/185 sec (0.002653/0.002653 sec, 0.002534/0.002534 sec, 0.003313/0.003313 sec, 0.023629/0.023629 sec, 0.105454/0.105454 sec, 0.614795/0.614795 sec, 5.35817/5.35817 sec, 21.8346/21.8346 sec, 45.6332/45.6332 sec, 52.1659/52.1659 sec, 35.6126/35.6126 sec, 18.6299/18.6299 sec, 6.50174/6.50174 sec, 0.902107/0.902107 sec )
[LOG] Total clause size reduction: 207167 --> 107221 (56 --> 2, 135 --> 12, 260 --> 36, 925 --> 198, 2904 --> 882, 10189 --> 4022, 36234 --> 17898, 47670 --> 25258, 43700 --> 24002, 32623 --> 18065, 18216 --> 9720, 8942 --> 4608, 3888 --> 1976, 1425 --> 542 )
[LOG] Average clause size reduction: 20.0607 --> 10.3826 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3421 --> 5.21053, 23.8033 --> 7.22951, 22.9482 --> 9.05856, 21.9867 --> 10.8604, 20.9908 --> 11.122, 19.9909 --> 10.9799, 18.9889 --> 10.5151, 17.9822 --> 9.59526, 16.9677 --> 8.74383, 15.9344 --> 8.09836, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 214.479 sec CPU time.
[LOG] Overall execution time: 221 sec real time.
Synthesis time: 220.75 sec (Real time) / 218.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 39.52 sec (Real time) / 39.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 56.69 sec (Real time) / 56.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31568 14 0 1 31542
=====================  mult8.aag =====================
[LOG] Relation determinization time: 7058.92 sec CPU time.
[LOG] Relation determinization time: 7097 sec real time.
[LOG] Final circuit size: 131134 new AND gates.
[LOG] Size before ABC: 504981 AND gates.
[LOG] Size after ABC: 131133 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 7055.27/7074 sec (0.008867/0 sec, 0.010272/0 sec, 0.016778/0 sec, 0.039993/0 sec, 0.162859/0 sec, 0.854956/1 sec, 6.8512/7 sec, 90.7211/91 sec, 665.221/667 sec, 1647.52/1652 sec, 1975.74/1981 sec, 1384.66/1389 sec, 728.922/731 sec, 382.955/383 sec, 156.389/157 sec, 15.2039/15 sec )
[LOG] Nr of iterations: 41155 (3, 6, 11, 36, 127, 446, 1668, 6230, 8805, 8713, 6726, 4186, 2227, 1211, 579, 181 )
[LOG] Total clause computation time: 485.412/469 sec (0.001902/0.001902 sec, 0.00161/0.00161 sec, 0.005339/0.005339 sec, 0.008782/0.008782 sec, 0.023179/0.023179 sec, 0.098363/0.098363 sec, 0.611031/0.611031 sec, 7.44567/7.44567 sec, 54.4092/54.4092 sec, 117.57/117.57 sec, 132.652/132.652 sec, 90.2839/90.2839 sec, 46.4173/46.4173 sec, 23.8795/23.8795 sec, 10.2693/10.2693 sec, 1.73484/1.73484 sec )
[LOG] Total clause minimization time: 6561/6598 sec (0.003402/0.003402 sec, 0.005431/0.005431 sec, 0.008223/0.008223 sec, 0.027801/0.027801 sec, 0.13519/0.13519 sec, 0.747812/0.747812 sec, 6.21289/6.21289 sec, 83.1245/83.1245 sec, 610.328/610.328 sec, 1529.09/1529.09 sec, 1842.06/1842.06 sec, 1293.19/1293.19 sec, 681.257/681.257 sec, 357.807/357.807 sec, 144.814/144.814 sec, 12.1895/12.1895 sec )
[LOG] Total clause size reduction: 944625 --> 504981 (64 --> 2, 155 --> 12, 300 --> 36, 1015 --> 192, 3528 --> 916, 12015 --> 4039, 43342 --> 18160, 155725 --> 79497, 211296 --> 114670, 200376 --> 112283, 147950 --> 83611, 87885 --> 48894, 44520 --> 24074, 22990 --> 12022, 10404 --> 5365, 3060 --> 1208 )
[LOG] Average clause size reduction: 22.9529 --> 12.2702 (21.3333 --> 0.666667, 25.8333 --> 2, 27.2727 --> 3.27273, 28.1944 --> 5.33333, 27.7795 --> 7.2126, 26.9395 --> 9.05605, 25.9844 --> 10.8873, 24.996 --> 12.7604, 23.9973 --> 13.0233, 22.9974 --> 12.8868, 21.9967 --> 12.431, 20.995 --> 11.6804, 19.991 --> 10.8101, 18.9843 --> 9.92733, 17.9689 --> 9.26598, 16.9061 --> 6.67403 )
[LOG] Overall execution time: 7058.92 sec CPU time.
[LOG] Overall execution time: 7097 sec real time.
Synthesis time: 7097.19 sec (Real time) / 7072.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 422.41 sec (Real time) / 420.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1533.12 sec (Real time) / 1528.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 131769 16 0 1 131738
=====================  mult9.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9972.12 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9970.64 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9976.54 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9974.97 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9977.16 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9975.05 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9976.99 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9973.72 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.00172 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00061/0 sec (0.00061/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.002705 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.001586 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000564/0 sec (0.000564/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.002391 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.003288 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00155/0 sec (0.00155/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 6.9e-05/0 sec (6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 4.6e-05/0 sec (4.6e-05/4.6e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.005151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.003268 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00157/0 sec (0.00157/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 9.3e-05/0 sec (9.3e-05/9.3e-05 sec )
[LOG] Total clause minimization time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.005116 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.006585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003588/0 sec (0.003588/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000156/0 sec (0.000156/0.000156 sec )
[LOG] Total clause minimization time: 0.000103/0 sec (0.000103/0.000103 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.011136 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.006667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003658/0 sec (0.003658/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000205/0 sec (0.000205/0.000205 sec )
[LOG] Total clause minimization time: 9.4e-05/0 sec (9.4e-05/9.4e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.011162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.015195 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008749/0 sec (0.008749/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00038/0 sec (0.00038/0.00038 sec )
[LOG] Total clause minimization time: 0.000246/0 sec (0.000246/0.000246 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.028614 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.014871 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008652/0 sec (0.008652/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000481/0 sec (0.000481/0.000481 sec )
[LOG] Total clause minimization time: 0.000221/0 sec (0.000221/0.000221 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.028487 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.035072 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020188/0 sec (0.020188/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001129/0 sec (0.001129/0.001129 sec )
[LOG] Total clause minimization time: 0.000607/0 sec (0.000607/0.000607 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.08197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.037624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022103/0 sec (0.022103/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001492/0 sec (0.001492/0.001492 sec )
[LOG] Total clause minimization time: 0.000631/0 sec (0.000631/0.000631 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.086993 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001577 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000698/0 sec (0.00026/0 sec, 0.000225/0 sec, 0.000213/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 7e-05/0 sec (2e-05/2e-05 sec, 2.6e-05/2.6e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002196 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.00124 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000413/0 sec (0.000148/0 sec, 0.000126/0 sec, 0.000139/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 2.1e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.00184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.003878 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002478/0 sec (0.000574/0 sec, 0.000475/0 sec, 0.000469/0 sec, 0.000475/0 sec, 0.000485/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000159/0 sec (2.8e-05/2.8e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2.7e-05/2.7e-05 sec, 6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.00477 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002796 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001699/0 sec (0.000381/0 sec, 0.000327/0 sec, 0.000322/0 sec, 0.000318/0 sec, 0.000351/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 4.6e-05/0 sec (0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.003567 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.009656 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007262/0 sec (0.001209/0 sec, 0.00098/0 sec, 0.000995/0 sec, 0.001022/0 sec, 0.001003/0 sec, 0.001021/0 sec, 0.001032/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000305/0 sec (4e-05/4e-05 sec, 3.4e-05/3.4e-05 sec, 3.5e-05/3.5e-05 sec, 3.8e-05/3.8e-05 sec, 3.6e-05/3.6e-05 sec, 5.4e-05/5.4e-05 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.011083 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.00662 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00483/0 sec (0.000804/0 sec, 0.000657/0 sec, 0.000658/0 sec, 0.000668/0 sec, 0.000667/0 sec, 0.00067/0 sec, 0.000706/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 8.7e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.007777 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.022917 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018774/0 sec (0.002353/0 sec, 0.002046/0 sec, 0.002059/0 sec, 0.002042/0 sec, 0.002087/0 sec, 0.00206/0 sec, 0.002065/0 sec, 0.002091/0 sec, 0.001971/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000558/0 sec (5.7e-05/5.7e-05 sec, 4.9e-05/4.9e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 8.3e-05/8.3e-05 sec, 0.000106/0.000106 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.02551 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.014842 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011866/0 sec (0.001389/0 sec, 0.001269/0 sec, 0.001296/0 sec, 0.001288/0 sec, 0.001342/0 sec, 0.001311/0 sec, 0.001322/0 sec, 0.001318/0 sec, 0.001331/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 8.9e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.016652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.044041 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.036872/0 sec (0.003678/0 sec, 0.003302/0 sec, 0.003295/0 sec, 0.00327/0 sec, 0.003284/0 sec, 0.003296/0 sec, 0.003444/0 sec, 0.003329/0 sec, 0.003338/0 sec, 0.003417/0 sec, 0.003219/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000953/0 sec (8.1e-05/8.1e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 7.1e-05/7.1e-05 sec, 7.2e-05/7.2e-05 sec, 7.2e-05/7.2e-05 sec, 7.2e-05/7.2e-05 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec, 0.000128/0.000128 sec, 0.000169/0.000169 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.048079 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.027457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022723/0 sec (0.002246/0 sec, 0.002033/0 sec, 0.001998/0 sec, 0.002028/0 sec, 0.002023/0 sec, 0.002057/0 sec, 0.002049/0 sec, 0.002055/0 sec, 0.002117/0 sec, 0.002064/0 sec, 0.002053/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00013/0 sec (0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000125/0.000125 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.030206 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.075808 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064186/0 sec (0.005557/0 sec, 0.004873/0 sec, 0.00483/0 sec, 0.004812/0 sec, 0.00482/0 sec, 0.004863/0 sec, 0.00491/0 sec, 0.004925/0 sec, 0.004888/0 sec, 0.004909/0 sec, 0.004951/0 sec, 0.005056/0 sec, 0.004792/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001497/0 sec (0.000106/0.000106 sec, 9.2e-05/9.2e-05 sec, 9.2e-05/9.2e-05 sec, 9.3e-05/9.3e-05 sec, 9.6e-05/9.6e-05 sec, 9.7e-05/9.7e-05 sec, 9.8e-05/9.8e-05 sec, 9.9e-05/9.9e-05 sec, 0.0001/0.0001 sec, 9.8e-05/9.8e-05 sec, 0.0001/0.0001 sec, 0.000184/0.000184 sec, 0.000242/0.000242 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.082083 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.046573 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039042/0 sec (0.003278/0 sec, 0.002947/0 sec, 0.002968/0 sec, 0.002993/0 sec, 0.002932/0 sec, 0.00293/0 sec, 0.002946/0 sec, 0.002939/0 sec, 0.002996/0 sec, 0.003029/0 sec, 0.003038/0 sec, 0.003021/0 sec, 0.003025/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000193/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000184/0.000184 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.050656 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.121446 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103536/1 sec (0.007707/0 sec, 0.006914/0 sec, 0.006805/0 sec, 0.00669/0 sec, 0.0068/0 sec, 0.006844/0 sec, 0.006822/0 sec, 0.006804/0 sec, 0.006795/0 sec, 0.006847/0 sec, 0.006878/1 sec, 0.006929/0 sec, 0.006886/0 sec, 0.00708/0 sec, 0.006735/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002256/0 sec (0.00014/0.00014 sec, 0.000136/0.000136 sec, 0.000121/0.000121 sec, 0.00012/0.00012 sec, 0.000125/0.000125 sec, 0.000125/0.000125 sec, 0.000129/0.000129 sec, 0.000125/0.000125 sec, 0.000127/0.000127 sec, 0.000128/0.000128 sec, 0.000131/0.000131 sec, 0.00013/0.00013 sec, 0.00013/0.00013 sec, 0.000251/0.000251 sec, 0.000338/0.000338 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.130723 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.07228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061349/0 sec (0.004426/0 sec, 0.004007/0 sec, 0.004053/0 sec, 0.00405/0 sec, 0.004035/0 sec, 0.004086/0 sec, 0.004048/0 sec, 0.00405/0 sec, 0.004067/0 sec, 0.004114/0 sec, 0.004141/0 sec, 0.004094/0 sec, 0.004066/0 sec, 0.004086/0 sec, 0.004026/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000252/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000245/0.000245 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.078153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.180849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.154351/0 sec (0.010158/0 sec, 0.009032/0 sec, 0.009254/0 sec, 0.009025/0 sec, 0.008409/0 sec, 0.009093/0 sec, 0.009029/0 sec, 0.008964/0 sec, 0.009052/0 sec, 0.009117/0 sec, 0.008957/0 sec, 0.009046/0 sec, 0.00915/0 sec, 0.009002/0 sec, 0.009062/0 sec, 0.009314/0 sec, 0.008687/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003236/0 sec (0.000177/0.000177 sec, 0.000152/0.000152 sec, 0.000159/0.000159 sec, 0.000156/0.000156 sec, 0.000161/0.000161 sec, 0.000164/0.000164 sec, 0.000164/0.000164 sec, 0.000166/0.000166 sec, 0.000164/0.000164 sec, 0.000164/0.000164 sec, 0.000164/0.000164 sec, 0.000169/0.000169 sec, 0.000169/0.000169 sec, 0.000169/0.000169 sec, 0.000167/0.000167 sec, 0.000346/0.000346 sec, 0.000425/0.000425 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.19466 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.10845 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092646/0 sec (0.006232/0 sec, 0.005211/0 sec, 0.005228/0 sec, 0.005304/0 sec, 0.005346/0 sec, 0.005337/0 sec, 0.005337/0 sec, 0.005318/0 sec, 0.005388/0 sec, 0.005411/0 sec, 0.005436/0 sec, 0.005375/0 sec, 0.00542/0 sec, 0.005592/0 sec, 0.005593/0 sec, 0.00561/0 sec, 0.005508/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000339/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000331/0.000331 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.116728 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.26874 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.229591/0 sec (0.013265/0 sec, 0.011894/0 sec, 0.012136/0 sec, 0.011761/0 sec, 0.011193/0 sec, 0.011882/0 sec, 0.011845/0 sec, 0.012009/0 sec, 0.011963/0 sec, 0.012181/0 sec, 0.01223/0 sec, 0.012066/0 sec, 0.01231/0 sec, 0.01223/0 sec, 0.012004/0 sec, 0.012389/0 sec, 0.011945/0 sec, 0.012629/0 sec, 0.011659/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004869/0 sec (0.000245/0.000245 sec, 0.000208/0.000208 sec, 0.000206/0.000206 sec, 0.000204/0.000204 sec, 0.000213/0.000213 sec, 0.000208/0.000208 sec, 0.000211/0.000211 sec, 0.000214/0.000214 sec, 0.000225/0.000225 sec, 0.000252/0.000252 sec, 0.000222/0.000222 sec, 0.000223/0.000223 sec, 0.000247/0.000247 sec, 0.000223/0.000223 sec, 0.000238/0.000238 sec, 0.000229/0.000229 sec, 0.000223/0.000223 sec, 0.000493/0.000493 sec, 0.000585/0.000585 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.28753 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.154619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.132086/1 sec (0.008234/0 sec, 0.006882/0 sec, 0.006686/1 sec, 0.006747/0 sec, 0.006877/0 sec, 0.006818/0 sec, 0.006797/0 sec, 0.006946/0 sec, 0.006798/0 sec, 0.006818/0 sec, 0.007213/0 sec, 0.006942/0 sec, 0.006825/0 sec, 0.006908/0 sec, 0.006893/0 sec, 0.007059/0 sec, 0.00685/0 sec, 0.006891/0 sec, 0.006902/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00043/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000415/0.000415 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.165799 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.387032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.332185/0 sec (0.017207/0 sec, 0.016246/0 sec, 0.015664/0 sec, 0.015855/0 sec, 0.015535/0 sec, 0.015619/0 sec, 0.015542/0 sec, 0.015711/0 sec, 0.015547/0 sec, 0.015817/0 sec, 0.015608/0 sec, 0.016045/0 sec, 0.015755/0 sec, 0.01608/0 sec, 0.015499/0 sec, 0.015896/0 sec, 0.015652/0 sec, 0.015951/0 sec, 0.015667/0 sec, 0.016168/0 sec, 0.015121/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007243/0 sec (0.000312/0.000312 sec, 0.00028/0.00028 sec, 0.000272/0.000272 sec, 0.000276/0.000276 sec, 0.000276/0.000276 sec, 0.000286/0.000286 sec, 0.000279/0.000279 sec, 0.000302/0.000302 sec, 0.000307/0.000307 sec, 0.000293/0.000293 sec, 0.000307/0.000307 sec, 0.000316/0.000316 sec, 0.000308/0.000308 sec, 0.000322/0.000322 sec, 0.00031/0.00031 sec, 0.000337/0.000337 sec, 0.000315/0.000315 sec, 0.000309/0.000309 sec, 0.000324/0.000324 sec, 0.000666/0.000666 sec, 0.000846/0.000846 sec )
[LOG] Total clause minimization time: 2e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.412343 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.215792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.186103/0 sec (0.009658/0 sec, 0.008566/0 sec, 0.008574/0 sec, 0.008519/0 sec, 0.008562/0 sec, 0.008655/0 sec, 0.008557/0 sec, 0.008638/0 sec, 0.008749/0 sec, 0.008884/0 sec, 0.008681/0 sec, 0.008727/0 sec, 0.0087/0 sec, 0.009346/0 sec, 0.008961/0 sec, 0.009176/0 sec, 0.009025/0 sec, 0.008978/0 sec, 0.008809/0 sec, 0.008976/0 sec, 0.009362/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003254/0 sec (0.000128/0.000128 sec, 0.000119/0.000119 sec, 0.000142/0.000142 sec, 0.000124/0.000124 sec, 0.000135/0.000135 sec, 0.00013/0.00013 sec, 0.000131/0.000131 sec, 0.000135/0.000135 sec, 0.000143/0.000143 sec, 0.000139/0.000139 sec, 0.000137/0.000137 sec, 0.00014/0.00014 sec, 0.000143/0.000143 sec, 0.000145/0.000145 sec, 0.000143/0.000143 sec, 0.000148/0.000148 sec, 0.000144/0.000144 sec, 0.000139/0.000139 sec, 0.000142/0.000142 sec, 0.000154/0.000154 sec, 0.000493/0.000493 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.230983 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.546218 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.468447/1 sec (0.020742/0 sec, 0.020296/0 sec, 0.020351/0 sec, 0.020275/0 sec, 0.018762/0 sec, 0.020067/0 sec, 0.020571/0 sec, 0.020207/0 sec, 0.020188/0 sec, 0.020451/0 sec, 0.020255/0 sec, 0.02007/0 sec, 0.020572/0 sec, 0.020814/0 sec, 0.020368/0 sec, 0.021023/0 sec, 0.020447/1 sec, 0.020309/0 sec, 0.020653/0 sec, 0.020351/0 sec, 0.020375/0 sec, 0.021166/0 sec, 0.020134/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010369/0 sec (0.000411/0.000411 sec, 0.000335/0.000335 sec, 0.000387/0.000387 sec, 0.000349/0.000349 sec, 0.000372/0.000372 sec, 0.000381/0.000381 sec, 0.00036/0.00036 sec, 0.000391/0.000391 sec, 0.000374/0.000374 sec, 0.000369/0.000369 sec, 0.000396/0.000396 sec, 0.000407/0.000407 sec, 0.000393/0.000393 sec, 0.000406/0.000406 sec, 0.000488/0.000488 sec, 0.000401/0.000401 sec, 0.000424/0.000424 sec, 0.000392/0.000392 sec, 0.000387/0.000387 sec, 0.000431/0.000431 sec, 0.000409/0.000409 sec, 0.00093/0.00093 sec, 0.001176/0.001176 sec )
[LOG] Total clause minimization time: 2e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.579673 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.286124 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.245272/0 sec (0.012106/0 sec, 0.010444/0 sec, 0.010423/0 sec, 0.010393/0 sec, 0.010248/0 sec, 0.010395/0 sec, 0.010641/0 sec, 0.010568/0 sec, 0.010415/0 sec, 0.010695/0 sec, 0.010559/0 sec, 0.010523/0 sec, 0.010968/0 sec, 0.010612/0 sec, 0.010869/0 sec, 0.010692/0 sec, 0.010699/0 sec, 0.010482/0 sec, 0.010837/0 sec, 0.010717/0 sec, 0.010575/0 sec, 0.010687/0 sec, 0.010724/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000688/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000657/0.000657 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.306109 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.734607 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.633842/0 sec (0.025043/0 sec, 0.025009/0 sec, 0.025096/0 sec, 0.025012/0 sec, 0.02528/0 sec, 0.025048/0 sec, 0.024905/0 sec, 0.024918/0 sec, 0.024887/0 sec, 0.025425/0 sec, 0.024758/0 sec, 0.025339/0 sec, 0.025813/0 sec, 0.025501/0 sec, 0.025914/0 sec, 0.024939/0 sec, 0.026189/0 sec, 0.02512/0 sec, 0.025338/0 sec, 0.025867/0 sec, 0.025595/0 sec, 0.025537/0 sec, 0.025802/0 sec, 0.026365/0 sec, 0.025142/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.015/0 sec (0.000524/0.000524 sec, 0.00042/0.00042 sec, 0.000439/0.000439 sec, 0.000491/0.000491 sec, 0.000463/0.000463 sec, 0.000468/0.000468 sec, 0.00048/0.00048 sec, 0.000559/0.000559 sec, 0.000482/0.000482 sec, 0.000517/0.000517 sec, 0.00052/0.00052 sec, 0.000543/0.000543 sec, 0.000577/0.000577 sec, 0.000537/0.000537 sec, 0.000569/0.000569 sec, 0.000569/0.000569 sec, 0.000569/0.000569 sec, 0.000604/0.000604 sec, 0.000634/0.000634 sec, 0.000535/0.000535 sec, 0.00053/0.00053 sec, 0.00059/0.00059 sec, 0.000536/0.000536 sec, 0.001331/0.001331 sec, 0.001513/0.001513 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.777329 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.379325 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32671/0 sec (0.014632/0 sec, 0.012432/0 sec, 0.012722/0 sec, 0.012511/0 sec, 0.012573/0 sec, 0.01293/0 sec, 0.01289/0 sec, 0.012691/0 sec, 0.012972/0 sec, 0.012741/0 sec, 0.013001/0 sec, 0.012929/0 sec, 0.012993/0 sec, 0.013147/0 sec, 0.013077/0 sec, 0.013393/0 sec, 0.013163/0 sec, 0.013197/0 sec, 0.013355/0 sec, 0.013241/0 sec, 0.013479/0 sec, 0.013238/0 sec, 0.013072/0 sec, 0.013226/0 sec, 0.013105/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000832/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000782/0.000782 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.404574 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.079589 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.063359/1 sec (0.00822/0 sec, 0.009636/0 sec, 0.009313/0 sec, 0.013959/0 sec, 0.013622/0 sec, 0.008609/1 sec )
[LOG] Nr of iterations: 58 (7, 11, 6, 2, 20, 12 )
[LOG] Total clause computation time: 0.016315/0 sec (0.003095/0.003095 sec, 0.002406/0.002406 sec, 0.004333/0.004333 sec, 0.001538/0.001538 sec, 0.003223/0.003223 sec, 0.00172/0.00172 sec )
[LOG] Total clause minimization time: 0.037245/1 sec (0.003539/0.003539 sec, 0.005669/0.005669 sec, 0.003375/0.003375 sec, 0.010815/0.010815 sec, 0.00872/0.00872 sec, 0.005127/0.005127 sec )
[LOG] Total clause size reduction: 1510 --> 107 (192 --> 10, 310 --> 18, 150 --> 9, 29 --> 0, 532 --> 46, 297 --> 24 )
[LOG] Average clause size reduction: 26.0345 --> 1.84483 (27.4286 --> 1.42857, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.6 --> 2.3, 24.75 --> 2 )
[LOG] Overall execution time: 0.081234 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 232 5 21 1 201
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.218615 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.172177/0 sec (0.026406/0 sec, 0.033911/0 sec, 0.020984/0 sec, 0.019488/0 sec, 0.016933/0 sec, 0.045723/0 sec, 0.008732/0 sec )
[LOG] Nr of iterations: 78 (13, 14, 8, 8, 10, 20, 5 )
[LOG] Total clause computation time: 0.04528/0 sec (0.009344/0.009344 sec, 0.009575/0.009575 sec, 0.001954/0.001954 sec, 0.003351/0.003351 sec, 0.007169/0.007169 sec, 0.01199/0.01199 sec, 0.001897/0.001897 sec )
[LOG] Total clause minimization time: 0.106864/0 sec (0.014234/0.014234 sec, 0.021613/0.021613 sec, 0.016228/0.016228 sec, 0.013284/0.013284 sec, 0.006879/0.006879 sec, 0.030825/0.030825 sec, 0.003801/0.003801 sec )
[LOG] Total clause size reduction: 2424 --> 187 (444 --> 32, 468 --> 32, 245 --> 11, 238 --> 17, 297 --> 37, 608 --> 51, 124 --> 7 )
[LOG] Average clause size reduction: 31.0769 --> 2.39744 (34.1538 --> 2.46154, 33.4286 --> 2.28571, 30.625 --> 1.375, 29.75 --> 2.125, 29.7 --> 3.7, 30.4 --> 2.55, 24.8 --> 1.4 )
[LOG] Overall execution time: 0.2208 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 312 6 24 1 275
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.82086 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 176 new AND gates.
[LOG] Size before ABC: 348 AND gates.
[LOG] Size after ABC: 174 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.706015/1 sec (0.081316/0 sec, 0.064677/0 sec, 0.051499/0 sec, 0.055284/0 sec, 0.04443/0 sec, 0.04133/0 sec, 0.220111/0 sec, 0.131391/1 sec, 0.015977/0 sec )
[LOG] Nr of iterations: 116 (12, 12, 12, 12, 8, 15, 17, 21, 7 )
[LOG] Total clause computation time: 0.189625/0 sec (0.0434/0.0434 sec, 0.016909/0.016909 sec, 0.002997/0.002997 sec, 0.009935/0.009935 sec, 0.004074/0.004074 sec, 0.016185/0.016185 sec, 0.052373/0.052373 sec, 0.038858/0.038858 sec, 0.004894/0.004894 sec )
[LOG] Total clause minimization time: 0.473542/1 sec (0.033109/0.033109 sec, 0.043211/0.043211 sec, 0.043952/0.043952 sec, 0.040836/0.040836 sec, 0.035778/0.035778 sec, 0.020447/0.020447 sec, 0.162878/0.162878 sec, 0.087386/0.087386 sec, 0.005945/0.005945 sec )
[LOG] Total clause size reduction: 4153 --> 348 (473 --> 29, 462 --> 30, 451 --> 25, 440 --> 30, 273 --> 15, 532 --> 60, 592 --> 87, 720 --> 62, 210 --> 10 )
[LOG] Average clause size reduction: 35.8017 --> 3 (39.4167 --> 2.41667, 38.5 --> 2.5, 37.5833 --> 2.08333, 36.6667 --> 2.5, 34.125 --> 1.875, 35.4667 --> 4, 34.8235 --> 5.11765, 34.2857 --> 2.95238, 30 --> 1.42857 )
[LOG] Overall execution time: 0.823889 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 419 7 27 1 378
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.88035 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 337 new AND gates.
[LOG] Size before ABC: 647 AND gates.
[LOG] Size after ABC: 337 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.59179/2 sec (0.164813/0 sec, 0.253757/1 sec, 0.101163/0 sec, 0.069968/0 sec, 0.124145/0 sec, 0.095716/0 sec, 0.185832/0 sec, 0.218067/0 sec, 0.314476/1 sec, 0.063852/0 sec )
[LOG] Nr of iterations: 178 (12, 17, 9, 8, 7, 9, 30, 31, 46, 9 )
[LOG] Total clause computation time: 0.509368/1 sec (0.09581/0.09581 sec, 0.101902/0.101902 sec, 0.003867/0.003867 sec, 0.003438/0.003438 sec, 0.005729/0.005729 sec, 0.005491/0.005491 sec, 0.060446/0.060446 sec, 0.101605/0.101605 sec, 0.093245/0.093245 sec, 0.037835/0.037835 sec )
[LOG] Total clause minimization time: 0.994409/1 sec (0.059998/0.059998 sec, 0.143536/0.143536 sec, 0.089083/0.089083 sec, 0.058227/0.058227 sec, 0.109907/0.109907 sec, 0.081625/0.081625 sec, 0.116633/0.116633 sec, 0.106904/0.106904 sec, 0.212025/0.212025 sec, 0.016471/0.016471 sec )
[LOG] Total clause size reduction: 7131 --> 647 (528 --> 37, 752 --> 60, 368 --> 12, 315 --> 11, 264 --> 11, 344 --> 21, 1218 --> 160, 1230 --> 172, 1800 --> 148, 312 --> 15 )
[LOG] Average clause size reduction: 40.0618 --> 3.63483 (44 --> 3.08333, 44.2353 --> 3.52941, 40.8889 --> 1.33333, 39.375 --> 1.375, 37.7143 --> 1.57143, 38.2222 --> 2.33333, 40.6 --> 5.33333, 39.6774 --> 5.54839, 39.1304 --> 3.21739, 34.6667 --> 1.66667 )
[LOG] Overall execution time: 1.88469 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 627 8 30 1 579
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 7.67854 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 570 new AND gates.
[LOG] Size before ABC: 1091 AND gates.
[LOG] Size after ABC: 569 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.15203/7 sec (0.027315/0 sec, 0.075503/0 sec, 0.367901/0 sec, 0.203121/0 sec, 0.147853/0 sec, 0.261318/1 sec, 0.26801/0 sec, 0.35934/0 sec, 0.635189/1 sec, 1.69117/2 sec, 1.81235/1 sec, 1.30296/2 sec )
[LOG] Nr of iterations: 259 (9, 19, 35, 7, 10, 6, 13, 12, 23, 72, 28, 25 )
[LOG] Total clause computation time: 1.17125/2 sec (0.003024/0.003024 sec, 0.008596/0.008596 sec, 0.026845/0.026845 sec, 0.004851/0.004851 sec, 0.009716/0.009716 sec, 0.006417/0.006417 sec, 0.010407/0.010407 sec, 0.24953/0.24953 sec, 0.152743/0.152743 sec, 0.479597/0.479597 sec, 0.122244/0.122244 sec, 0.097284/0.097284 sec )
[LOG] Total clause minimization time: 5.81748/5 sec (0.011009/0.011009 sec, 0.055106/0.055106 sec, 0.328981/0.328981 sec, 0.183779/0.183779 sec, 0.12348/0.12348 sec, 0.24204/0.24204 sec, 0.244689/0.244689 sec, 0.096658/0.096658 sec, 0.469244/0.469244 sec, 1.19761/1.19761 sec, 1.67478/1.67478 sec, 1.19011/1.19011 sec )
[LOG] Total clause size reduction: 11675 --> 1091 (432 --> 16, 954 --> 74, 1768 --> 90, 306 --> 12, 450 --> 17, 245 --> 9, 576 --> 26, 517 --> 44, 1012 --> 115, 3195 --> 488, 1188 --> 89, 1032 --> 111 )
[LOG] Average clause size reduction: 45.0772 --> 4.21236 (48 --> 1.77778, 50.2105 --> 3.89474, 50.5143 --> 2.57143, 43.7143 --> 1.71429, 45 --> 1.7, 40.8333 --> 1.5, 44.3077 --> 2, 43.0833 --> 3.66667, 44 --> 5, 44.375 --> 6.77778, 42.4286 --> 3.17857, 41.28 --> 4.44 )
[LOG] Overall execution time: 7.68473 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.92 sec (Real time) / 7.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.04 sec (Real time) / 2.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 907 9 33 1 854
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 13.6007 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 952 new AND gates.
[LOG] Size before ABC: 1804 AND gates.
[LOG] Size after ABC: 952 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.835/13 sec (0.043522/0 sec, 0.06022/0 sec, 0.528802/1 sec, 0.477915/0 sec, 0.317945/0 sec, 0.263937/1 sec, 0.274092/0 sec, 0.430548/0 sec, 0.876555/1 sec, 1.00665/1 sec, 3.23591/4 sec, 2.45581/2 sec, 2.8631/3 sec )
[LOG] Nr of iterations: 367 (8, 12, 37, 9, 9, 8, 8, 12, 14, 30, 84, 117, 19 )
[LOG] Total clause computation time: 2.24084/1 sec (0.003493/0.003493 sec, 0.009154/0.009154 sec, 0.033951/0.033951 sec, 0.009019/0.009019 sec, 0.011054/0.011054 sec, 0.009886/0.009886 sec, 0.011052/0.011052 sec, 0.013973/0.013973 sec, 0.487058/0.487058 sec, 0.226972/0.226972 sec, 0.504154/0.504154 sec, 0.389296/0.389296 sec, 0.531779/0.531779 sec )
[LOG] Total clause minimization time: 10.3553/12 sec (0.022291/0.022291 sec, 0.034824/0.034824 sec, 0.478964/0.478964 sec, 0.45042/0.45042 sec, 0.29001/0.29001 sec, 0.237205/0.237205 sec, 0.245824/0.245824 sec, 0.399388/0.399388 sec, 0.372124/0.372124 sec, 0.762142/0.762142 sec, 2.71128/2.71128 sec, 2.04313/2.04313 sec, 2.30767/2.30767 sec )
[LOG] Total clause size reduction: 17552 --> 1804 (406 --> 20, 627 --> 38, 2016 --> 103, 440 --> 20, 432 --> 15, 371 --> 12, 364 --> 13, 561 --> 35, 650 --> 59, 1421 --> 173, 3984 --> 465, 5452 --> 770, 828 --> 81 )
[LOG] Average clause size reduction: 47.8256 --> 4.91553 (50.75 --> 2.5, 52.25 --> 3.16667, 54.4865 --> 2.78378, 48.8889 --> 2.22222, 48 --> 1.66667, 46.375 --> 1.5, 45.5 --> 1.625, 46.75 --> 2.91667, 46.4286 --> 4.21429, 47.3667 --> 5.76667, 47.4286 --> 5.53571, 46.5983 --> 6.5812, 43.5789 --> 4.26316 )
[LOG] Overall execution time: 13.6083 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.91 sec (Real time) / 13.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.23 sec (Real time) / 4.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1333 10 35 1 1275
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 20.2777 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 1389 new AND gates.
[LOG] Size before ABC: 2633 AND gates.
[LOG] Size after ABC: 1389 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.2038/19 sec (0.044296/0 sec, 0.145095/0 sec, 0.730847/1 sec, 0.467792/0 sec, 0.505608/1 sec, 0.442703/0 sec, 0.466243/1 sec, 0.438386/0 sec, 0.909649/1 sec, 0.487845/0 sec, 1.38195/2 sec, 3.7687/4 sec, 3.81763/3 sec, 5.59709/6 sec )
[LOG] Nr of iterations: 493 (9, 30, 39, 14, 11, 8, 7, 9, 15, 6, 35, 173, 108, 29 )
[LOG] Total clause computation time: 4.0304/2 sec (0.005558/0.005558 sec, 0.019743/0.019743 sec, 0.041348/0.041348 sec, 0.012417/0.012417 sec, 0.012514/0.012514 sec, 0.011149/0.011149 sec, 0.008127/0.008127 sec, 0.011068/0.011068 sec, 0.447451/0.447451 sec, 0.008886/0.008886 sec, 0.385317/0.385317 sec, 1.13156/1.13156 sec, 0.911366/0.911366 sec, 1.0239/1.0239 sec )
[LOG] Total clause minimization time: 14.8375/16 sec (0.016834/0.016834 sec, 0.103007/0.103007 sec, 0.666695/0.666695 sec, 0.432787/0.432787 sec, 0.470954/0.470954 sec, 0.409998/0.409998 sec, 0.435609/0.435609 sec, 0.404935/0.404935 sec, 0.439399/0.439399 sec, 0.455808/0.455808 sec, 0.9737/0.9737 sec, 2.61075/2.61075 sec, 2.87367/2.87367 sec, 4.54334/4.54334 sec )
[LOG] Total clause size reduction: 25350 --> 2633 (496 --> 15, 1769 --> 127, 2280 --> 104, 767 --> 39, 580 --> 34, 399 --> 16, 336 --> 11, 440 --> 21, 756 --> 74, 265 --> 9, 1768 --> 235, 8772 --> 1135, 5350 --> 690, 1372 --> 123 )
[LOG] Average clause size reduction: 51.4199 --> 5.34077 (55.1111 --> 1.66667, 58.9667 --> 4.23333, 58.4615 --> 2.66667, 54.7857 --> 2.78571, 52.7273 --> 3.09091, 49.875 --> 2, 48 --> 1.57143, 48.8889 --> 2.33333, 50.4 --> 4.93333, 44.1667 --> 1.5, 50.5143 --> 6.71429, 50.7052 --> 6.56069, 49.537 --> 6.38889, 47.3103 --> 4.24138 )
[LOG] Overall execution time: 20.2866 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.67 sec (Real time) / 20.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.52 sec (Real time) / 8.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1812 11 37 1 1750
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 60.1668 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 1195 new AND gates.
[LOG] Size before ABC: 2372 AND gates.
[LOG] Size after ABC: 1195 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 57.1192/58 sec (0.107851/1 sec, 0.248995/0 sec, 4.09146/4 sec, 1.92657/2 sec, 1.7935/2 sec, 1.6973/1 sec, 1.34231/2 sec, 2.0548/2 sec, 4.45438/4 sec, 1.92294/2 sec, 5.55732/6 sec, 2.01577/2 sec, 6.91754/7 sec, 12.8565/13 sec, 10.1319/10 sec )
[LOG] Nr of iterations: 455 (8, 23, 44, 9, 12, 6, 7, 6, 20, 6, 37, 6, 117, 95, 59 )
[LOG] Total clause computation time: 7.46135/9 sec (0.017768/0.017768 sec, 0.037979/0.037979 sec, 0.11492/0.11492 sec, 0.017887/0.017887 sec, 0.037321/0.037321 sec, 0.034836/0.034836 sec, 0.021892/0.021892 sec, 0.01365/0.01365 sec, 2.00389/2.00389 sec, 0.017187/0.017187 sec, 1.20871/1.20871 sec, 0.045261/0.045261 sec, 1.50635/1.50635 sec, 1.54157/1.54157 sec, 0.842126/0.842126 sec )
[LOG] Total clause minimization time: 48.8282/47 sec (0.042793/0.042793 sec, 0.158844/0.158844 sec, 3.92442/3.92442 sec, 1.85225/1.85225 sec, 1.70365/1.70365 sec, 1.60948/1.60948 sec, 1.26691/1.26691 sec, 1.9875/1.9875 sec, 2.39608/2.39608 sec, 1.84979/1.84979 sec, 4.29362/4.29362 sec, 1.91295/1.91295 sec, 5.35276/5.35276 sec, 11.2556/11.2556 sec, 9.22152/9.22152 sec )
[LOG] Total clause size reduction: 25170 --> 2372 (469 --> 21, 1452 --> 91, 2795 --> 128, 512 --> 13, 693 --> 38, 310 --> 8, 366 --> 15, 300 --> 8, 1121 --> 123, 290 --> 7, 2052 --> 278, 280 --> 9, 6380 --> 693, 5076 --> 660, 3074 --> 280 )
[LOG] Average clause size reduction: 55.3187 --> 5.21319 (58.625 --> 2.625, 63.1304 --> 3.95652, 63.5227 --> 2.90909, 56.8889 --> 1.44444, 57.75 --> 3.16667, 51.6667 --> 1.33333, 52.2857 --> 2.14286, 50 --> 1.33333, 56.05 --> 6.15, 48.3333 --> 1.16667, 55.4595 --> 7.51351, 46.6667 --> 1.5, 54.5299 --> 5.92308, 53.4316 --> 6.94737, 52.1017 --> 4.74576 )
[LOG] Overall execution time: 60.1835 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 60.64 sec (Real time) / 60.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.97 sec (Real time) / 3.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1668 12 40 1 1601
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 45.9755 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 1932 new AND gates.
[LOG] Size before ABC: 3863 AND gates.
[LOG] Size after ABC: 1932 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.4083/45 sec (0.09168/0 sec, 0.255817/1 sec, 0.724027/0 sec, 0.736544/1 sec, 0.930213/1 sec, 0.539352/0 sec, 0.952701/1 sec, 0.566795/1 sec, 1.53322/2 sec, 0.710559/0 sec, 2.12606/2 sec, 0.794062/1 sec, 0.610468/1 sec, 9.50694/9 sec, 8.70925/9 sec, 9.22902/9 sec, 6.39159/7 sec )
[LOG] Nr of iterations: 625 (7, 37, 36, 16, 9, 7, 8, 7, 20, 8, 47, 14, 8, 203, 94, 72, 32 )
[LOG] Total clause computation time: 7.03666/6 sec (0.012248/0.012248 sec, 0.030974/0.030974 sec, 0.060768/0.060768 sec, 0.024423/0.024423 sec, 0.021559/0.021559 sec, 0.015329/0.015329 sec, 0.025058/0.025058 sec, 0.018564/0.018564 sec, 0.944818/0.944818 sec, 0.021446/0.021446 sec, 0.492262/0.492262 sec, 0.065154/0.065154 sec, 0.036554/0.036554 sec, 2.88898/2.88898 sec, 0.958706/0.958706 sec, 1.24813/1.24813 sec, 0.171682/0.171682 sec )
[LOG] Total clause minimization time: 36.8394/39 sec (0.052844/0.052844 sec, 0.199492/0.199492 sec, 0.636337/0.636337 sec, 0.683702/0.683702 sec, 0.878046/0.878046 sec, 0.496232/0.496232 sec, 0.899668/0.899668 sec, 0.519727/0.519727 sec, 0.559673/0.559673 sec, 0.657937/0.657937 sec, 1.60362/1.60362 sec, 0.6965/0.6965 sec, 0.542649/0.542649 sec, 6.58533/6.58533 sec, 7.70861/7.70861 sec, 7.94069/7.94069 sec, 6.17832/6.17832 sec )
[LOG] Total clause size reduction: 37696 --> 3863 (438 --> 10, 2592 --> 197, 2485 --> 111, 1050 --> 65, 552 --> 15, 408 --> 11, 469 --> 13, 396 --> 11, 1235 --> 130, 448 --> 12, 2898 --> 431, 806 --> 31, 427 --> 13, 12120 --> 1702, 5487 --> 675, 4118 --> 324, 1767 --> 112 )
[LOG] Average clause size reduction: 60.3136 --> 6.1808 (62.5714 --> 1.42857, 70.0541 --> 5.32432, 69.0278 --> 3.08333, 65.625 --> 4.0625, 61.3333 --> 1.66667, 58.2857 --> 1.57143, 58.625 --> 1.625, 56.5714 --> 1.57143, 61.75 --> 6.5, 56 --> 1.5, 61.6596 --> 9.17021, 57.5714 --> 2.21429, 53.375 --> 1.625, 59.7044 --> 8.38424, 58.3723 --> 7.18085, 57.1944 --> 4.5, 55.2188 --> 3.5 )
[LOG] Overall execution time: 45.9862 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 46.51 sec (Real time) / 46.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.29 sec (Real time) / 14.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2468 13 43 1 2395
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 61.0926 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 2174 new AND gates.
[LOG] Size before ABC: 4396 AND gates.
[LOG] Size after ABC: 2174 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 59.0737/60 sec (0.100063/0 sec, 0.261369/1 sec, 0.926751/1 sec, 0.762241/0 sec, 0.611568/1 sec, 0.524781/1 sec, 0.603655/0 sec, 0.712596/1 sec, 1.63992/2 sec, 0.890852/0 sec, 4.02811/5 sec, 1.0558/1 sec, 0.904949/0 sec, 0.668298/1 sec, 13.7684/14 sec, 9.20598/9 sec, 10.4432/11 sec, 11.9652/12 sec )
[LOG] Nr of iterations: 751 (7, 30, 40, 15, 18, 14, 13, 9, 18, 9, 42, 15, 9, 12, 240, 139, 68, 53 )
[LOG] Total clause computation time: 11.1229/9 sec (0.022731/0.022731 sec, 0.030449/0.030449 sec, 0.062678/0.062678 sec, 0.106031/0.106031 sec, 0.02863/0.02863 sec, 0.031903/0.031903 sec, 0.031239/0.031239 sec, 0.038213/0.038213 sec, 0.96859/0.96859 sec, 0.040753/0.040753 sec, 0.999548/0.999548 sec, 0.062162/0.062162 sec, 0.035199/0.035199 sec, 0.051561/0.051561 sec, 2.80717/2.80717 sec, 4.26764/4.26764 sec, 0.584706/0.584706 sec, 0.953723/0.953723 sec )
[LOG] Total clause minimization time: 47.2686/48 sec (0.046163/0.046163 sec, 0.198564/0.198564 sec, 0.82843/0.82843 sec, 0.621045/0.621045 sec, 0.549336/0.549336 sec, 0.457891/0.457891 sec, 0.536899/0.536899 sec, 0.638656/0.638656 sec, 0.636026/0.636026 sec, 0.812932/0.812932 sec, 2.99244/2.99244 sec, 0.954018/0.954018 sec, 0.832164/0.832164 sec, 0.579045/0.579045 sec, 10.9193/10.9193 sec, 4.89402/4.89402 sec, 9.81062/9.81062 sec, 10.961/10.961 sec )
[LOG] Total clause size reduction: 47648 --> 4396 (462 --> 10, 2204 --> 161, 2925 --> 110, 1036 --> 27, 1241 --> 56, 936 --> 26, 852 --> 22, 560 --> 15, 1173 --> 139, 544 --> 16, 2747 --> 368, 924 --> 34, 520 --> 16, 704 --> 25, 15057 --> 1648, 8556 --> 1134, 4087 --> 341, 3120 --> 248 )
[LOG] Average clause size reduction: 63.4461 --> 5.85353 (66 --> 1.42857, 73.4667 --> 5.36667, 73.125 --> 2.75, 69.0667 --> 1.8, 68.9444 --> 3.11111, 66.8571 --> 1.85714, 65.5385 --> 1.69231, 62.2222 --> 1.66667, 65.1667 --> 7.72222, 60.4444 --> 1.77778, 65.4048 --> 8.7619, 61.6 --> 2.26667, 57.7778 --> 1.77778, 58.6667 --> 2.08333, 62.7375 --> 6.86667, 61.554 --> 8.15827, 60.1029 --> 5.01471, 58.8679 --> 4.67925 )
[LOG] Overall execution time: 61.1052 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 61.71 sec (Real time) / 61.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.56 sec (Real time) / 15.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2745 14 45 1 2668
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 58.7437 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 1083 new AND gates.
[LOG] Size before ABC: 2192 AND gates.
[LOG] Size after ABC: 1083 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 56.113/57 sec (3.21095/4 sec, 5.43871/5 sec, 0.171502/0 sec, 1.56611/2 sec, 3.33178/3 sec, 1.34824/1 sec, 1.57212/2 sec, 1.7332/2 sec, 1.00086/1 sec, 1.8056/2 sec, 1.77285/1 sec, 1.32438/2 sec, 1.20752/1 sec, 2.12477/2 sec, 1.4875/2 sec, 1.71411/1 sec, 2.92509/3 sec, 13.373/14 sec, 9.00463/9 sec )
[LOG] Nr of iterations: 458 (16, 10, 8, 22, 32, 9, 10, 12, 8, 14, 13, 23, 9, 27, 15, 20, 127, 51, 32 )
[LOG] Total clause computation time: 11.8469/14 sec (3.08155/3.08155 sec, 1.64401/1.64401 sec, 0.044891/0.044891 sec, 0.633005/0.633005 sec, 0.552485/0.552485 sec, 0.020444/0.020444 sec, 0.044434/0.044434 sec, 0.086703/0.086703 sec, 0.041908/0.041908 sec, 0.087385/0.087385 sec, 0.11475/0.11475 sec, 0.103436/0.103436 sec, 0.085511/0.085511 sec, 0.102729/0.102729 sec, 0.166656/0.166656 sec, 0.18575/0.18575 sec, 0.235063/0.235063 sec, 2.61775/2.61775 sec, 1.99844/1.99844 sec )
[LOG] Total clause minimization time: 43.4182/43 sec (0.09275/0.09275 sec, 3.75257/3.75257 sec, 0.080228/0.080228 sec, 0.893016/0.893016 sec, 2.73734/2.73734 sec, 1.28226/1.28226 sec, 1.48209/1.48209 sec, 1.60371/1.60371 sec, 0.915558/0.915558 sec, 1.67454/1.67454 sec, 1.61381/1.61381 sec, 1.17634/1.17634 sec, 1.07768/1.07768 sec, 1.97661/1.97661 sec, 1.27525/1.27525 sec, 1.48128/1.48128 sec, 2.64216/2.64216 sec, 10.7063/10.7063 sec, 6.95466/6.95466 sec )
[LOG] Total clause size reduction: 30304 --> 2192 (1215 --> 51, 720 --> 19, 553 --> 23, 1638 --> 199, 2387 --> 279, 608 --> 13, 675 --> 15, 814 --> 21, 511 --> 11, 936 --> 44, 852 --> 50, 1540 --> 100, 552 --> 16, 1768 --> 135, 938 --> 57, 1254 --> 85, 8190 --> 691, 3200 --> 256, 1953 --> 127 )
[LOG] Average clause size reduction: 66.1659 --> 4.78603 (75.9375 --> 3.1875, 72 --> 1.9, 69.125 --> 2.875, 74.4545 --> 9.04545, 74.5938 --> 8.71875, 67.5556 --> 1.44444, 67.5 --> 1.5, 67.8333 --> 1.75, 63.875 --> 1.375, 66.8571 --> 3.14286, 65.5385 --> 3.84615, 66.9565 --> 4.34783, 61.3333 --> 1.77778, 65.4815 --> 5, 62.5333 --> 3.8, 62.7 --> 4.25, 64.4882 --> 5.44094, 62.7451 --> 5.01961, 61.0312 --> 3.96875 )
[LOG] Overall execution time: 58.7577 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 59.18 sec (Real time) / 58.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.92 sec (Real time) / 7.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1695 15 47 1 1614
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 45.3826 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 1696 new AND gates.
[LOG] Size before ABC: 3531 AND gates.
[LOG] Size after ABC: 1696 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.2765/44 sec (0.233366/1 sec, 4.72215/4 sec, 0.103338/0 sec, 1.20223/2 sec, 2.86991/3 sec, 0.565757/0 sec, 1.008/1 sec, 0.611006/1 sec, 1.20913/1 sec, 0.730586/1 sec, 0.840818/1 sec, 1.03024/1 sec, 1.0248/1 sec, 1.44623/1 sec, 0.896171/1 sec, 1.27212/1 sec, 2.75545/3 sec, 1.27996/1 sec, 9.41054/10 sec, 10.0647/10 sec )
[LOG] Nr of iterations: 655 (15, 11, 7, 19, 25, 9, 13, 17, 14, 15, 19, 16, 12, 19, 17, 14, 290, 28, 59, 36 )
[LOG] Total clause computation time: 7.11608/11 sec (0.033292/0.033292 sec, 0.959012/0.959012 sec, 0.025999/0.025999 sec, 0.500683/0.500683 sec, 0.236171/0.236171 sec, 0.052289/0.052289 sec, 0.093345/0.093345 sec, 0.039362/0.039362 sec, 0.18701/0.18701 sec, 0.186057/0.186057 sec, 0.175739/0.175739 sec, 0.107619/0.107619 sec, 0.080958/0.080958 sec, 0.220494/0.220494 sec, 0.107425/0.107425 sec, 0.256626/0.256626 sec, 0.387153/0.387153 sec, 0.178017/0.178017 sec, 1.3938/1.3938 sec, 1.89503/1.89503 sec )
[LOG] Total clause minimization time: 35.4526/33 sec (0.170879/0.170879 sec, 3.73247/3.73247 sec, 0.044441/0.044441 sec, 0.670381/0.670381 sec, 2.6006/2.6006 sec, 0.479698/0.479698 sec, 0.881138/0.881138 sec, 0.537492/0.537492 sec, 0.988944/0.988944 sec, 0.509381/0.509381 sec, 0.629337/0.629337 sec, 0.887994/0.887994 sec, 0.908244/0.908244 sec, 1.19061/1.19061 sec, 0.753505/0.753505 sec, 0.978902/0.978902 sec, 2.33015/2.33015 sec, 1.06092/1.06092 sec, 7.97311/7.97311 sec, 8.12436/8.12436 sec )
[LOG] Total clause size reduction: 45427 --> 3531 (1190 --> 47, 840 --> 22, 498 --> 10, 1476 --> 177, 1944 --> 238, 640 --> 14, 948 --> 22, 1248 --> 30, 1001 --> 24, 1064 --> 44, 1350 --> 78, 1110 --> 58, 803 --> 23, 1296 --> 61, 1136 --> 62, 910 --> 45, 19941 --> 1954, 1836 --> 78, 3886 --> 356, 2310 --> 188 )
[LOG] Average clause size reduction: 69.3542 --> 5.39084 (79.3333 --> 3.13333, 76.3636 --> 2, 71.1429 --> 1.42857, 77.6842 --> 9.31579, 77.76 --> 9.52, 71.1111 --> 1.55556, 72.9231 --> 1.69231, 73.4118 --> 1.76471, 71.5 --> 1.71429, 70.9333 --> 2.93333, 71.0526 --> 4.10526, 69.375 --> 3.625, 66.9167 --> 1.91667, 68.2105 --> 3.21053, 66.8235 --> 3.64706, 65 --> 3.21429, 68.7621 --> 6.73793, 65.5714 --> 2.78571, 65.8644 --> 6.0339, 64.1667 --> 5.22222 )
[LOG] Overall execution time: 45.3959 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 45.88 sec (Real time) / 45.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.61 sec (Real time) / 12.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2342 16 49 1 2257
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 90.8325 sec CPU time.
[LOG] Relation determinization time: 91 sec real time.
[LOG] Final circuit size: 2659 new AND gates.
[LOG] Size before ABC: 5648 AND gates.
[LOG] Size after ABC: 2659 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 87.6351/88 sec (0.297039/0 sec, 0.339404/0 sec, 0.183677/1 sec, 3.51015/3 sec, 4.26271/4 sec, 1.7839/2 sec, 1.36153/2 sec, 1.13167/1 sec, 1.27357/1 sec, 1.60895/2 sec, 1.50133/1 sec, 1.65619/2 sec, 1.91586/2 sec, 2.05617/2 sec, 1.75347/1 sec, 2.52867/3 sec, 6.70503/7 sec, 3.302/3 sec, 5.22872/5 sec, 22.3133/23 sec, 22.9218/23 sec )
[LOG] Nr of iterations: 845 (20, 17, 10, 28, 33, 11, 11, 15, 13, 26, 22, 19, 13, 22, 14, 24, 380, 37, 39, 60, 31 )
[LOG] Total clause computation time: 12.4496/16 sec (0.093521/0.093521 sec, 0.090009/0.090009 sec, 0.032411/0.032411 sec, 1.22048/1.22048 sec, 0.670042/0.670042 sec, 0.089755/0.089755 sec, 0.107104/0.107104 sec, 0.037082/0.037082 sec, 0.042281/0.042281 sec, 0.246384/0.246384 sec, 0.131638/0.131638 sec, 0.275653/0.275653 sec, 0.162875/0.162875 sec, 0.274724/0.274724 sec, 0.225894/0.225894 sec, 0.235418/0.235418 sec, 1.72641/1.72641 sec, 0.350093/0.350093 sec, 0.239675/0.239675 sec, 3.48971/3.48971 sec, 2.70845/2.70845 sec )
[LOG] Total clause minimization time: 74.109/71 sec (0.163316/0.163316 sec, 0.205487/0.205487 sec, 0.106607/0.106607 sec, 2.24622/2.24622 sec, 3.54234/3.54234 sec, 1.64413/1.64413 sec, 1.20645/1.20645 sec, 1.04544/1.04544 sec, 1.18287/1.18287 sec, 1.31495/1.31495 sec, 1.32082/1.32082 sec, 1.33024/1.33024 sec, 1.70284/1.70284 sec, 1.73185/1.73185 sec, 1.47561/1.47561 sec, 2.24282/2.24282 sec, 4.92267/4.92267 sec, 2.89177/2.89177 sec, 4.92626/4.92626 sec, 18.7599/18.7599 sec, 20.1464/20.1464 sec )
[LOG] Total clause size reduction: 62131 --> 5648 (1691 --> 61, 1408 --> 40, 783 --> 15, 2322 --> 253, 2720 --> 388, 840 --> 16, 830 --> 18, 1148 --> 32, 972 --> 22, 2000 --> 92, 1659 --> 75, 1404 --> 78, 924 --> 27, 1596 --> 96, 975 --> 42, 1702 --> 103, 27667 --> 3566, 2592 --> 111, 2698 --> 147, 4130 --> 333, 2070 --> 133 )
[LOG] Average clause size reduction: 73.5278 --> 6.68402 (84.55 --> 3.05, 82.8235 --> 2.35294, 78.3 --> 1.5, 82.9286 --> 9.03571, 82.4242 --> 11.7576, 76.3636 --> 1.45455, 75.4545 --> 1.63636, 76.5333 --> 2.13333, 74.7692 --> 1.69231, 76.9231 --> 3.53846, 75.4091 --> 3.40909, 73.8947 --> 4.10526, 71.0769 --> 2.07692, 72.5455 --> 4.36364, 69.6429 --> 3, 70.9167 --> 4.29167, 72.8079 --> 9.38421, 70.0541 --> 3, 69.1795 --> 3.76923, 68.8333 --> 5.55, 66.7742 --> 4.29032 )
[LOG] Overall execution time: 90.8486 sec CPU time.
[LOG] Overall execution time: 91 sec real time.
Synthesis time: 91.61 sec (Real time) / 90.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.60 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.46 sec (Real time) / 41.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 3350 17 51 1 3261
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 109.323 sec CPU time.
[LOG] Relation determinization time: 110 sec real time.
[LOG] Final circuit size: 1954 new AND gates.
[LOG] Size before ABC: 3945 AND gates.
[LOG] Size after ABC: 1954 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 105.442/105 sec (0.393169/0 sec, 0.444391/1 sec, 0.213212/0 sec, 4.97475/5 sec, 4.73833/5 sec, 1.63322/2 sec, 2.05942/2 sec, 1.3528/1 sec, 1.5999/2 sec, 2.22342/2 sec, 2.56811/2 sec, 2.61799/3 sec, 2.55637/3 sec, 2.14845/2 sec, 2.22577/2 sec, 2.34727/2 sec, 5.37977/6 sec, 3.70904/3 sec, 5.22668/5 sec, 3.4713/3 sec, 21.475/22 sec, 32.0835/32 sec )
[LOG] Nr of iterations: 742 (19, 19, 8, 25, 41, 11, 10, 16, 11, 21, 12, 16, 12, 22, 14, 22, 228, 30, 37, 18, 108, 42 )
[LOG] Total clause computation time: 13.3975/18 sec (0.150457/0.150457 sec, 0.124317/0.124317 sec, 0.064717/0.064717 sec, 1.45417/1.45417 sec, 0.701469/0.701469 sec, 0.038463/0.038463 sec, 0.608976/0.608976 sec, 0.081402/0.081402 sec, 0.063728/0.063728 sec, 0.328605/0.328605 sec, 0.289379/0.289379 sec, 0.395303/0.395303 sec, 0.191632/0.191632 sec, 0.215368/0.215368 sec, 0.194015/0.194015 sec, 0.18486/0.18486 sec, 0.720136/0.720136 sec, 0.329952/0.329952 sec, 0.221971/0.221971 sec, 0.292433/0.292433 sec, 1.24543/1.24543 sec, 5.50069/5.50069 sec )
[LOG] Total clause minimization time: 90.7771/86 sec (0.196226/0.196226 sec, 0.269255/0.269255 sec, 0.096939/0.096939 sec, 3.46845/3.46845 sec, 3.98989/3.98989 sec, 1.5346/1.5346 sec, 1.39485/1.39485 sec, 1.21422/1.21422 sec, 1.47928/1.47928 sec, 1.84699/1.84699 sec, 2.2198/2.2198 sec, 2.16399/2.16399 sec, 2.30695/2.30695 sec, 1.87349/1.87349 sec, 1.97066/1.97066 sec, 2.1023/2.1023 sec, 4.59849/4.59849 sec, 3.31527/3.31527 sec, 4.93953/4.93953 sec, 3.10971/3.10971 sec, 20.1751/20.1751 sec, 26.5112/26.5112 sec )
[LOG] Total clause size reduction: 56953 --> 3945 (1674 --> 63, 1656 --> 52, 637 --> 12, 2160 --> 265, 3560 --> 467, 880 --> 16, 783 --> 15, 1290 --> 37, 850 --> 19, 1680 --> 80, 913 --> 25, 1230 --> 65, 891 --> 33, 1680 --> 104, 1027 --> 47, 1638 --> 88, 17479 --> 1581, 2204 --> 97, 2700 --> 126, 1258 --> 52, 7811 --> 521, 2952 --> 180 )
[LOG] Average clause size reduction: 76.7561 --> 5.31671 (88.1053 --> 3.31579, 87.1579 --> 2.73684, 79.625 --> 1.5, 86.4 --> 10.6, 86.8293 --> 11.3902, 80 --> 1.45455, 78.3 --> 1.5, 80.625 --> 2.3125, 77.2727 --> 1.72727, 80 --> 3.80952, 76.0833 --> 2.08333, 76.875 --> 4.0625, 74.25 --> 2.75, 76.3636 --> 4.72727, 73.3571 --> 3.35714, 74.4545 --> 4, 76.6623 --> 6.93421, 73.4667 --> 3.23333, 72.973 --> 3.40541, 69.8889 --> 2.88889, 72.3241 --> 4.82407, 70.2857 --> 4.28571 )
[LOG] Overall execution time: 109.342 sec CPU time.
[LOG] Overall execution time: 110 sec real time.
Synthesis time: 110.06 sec (Real time) / 109.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.50 sec (Real time) / 24.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2686 18 53 1 2593
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 111.481 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Final circuit size: 3427 new AND gates.
[LOG] Size before ABC: 6894 AND gates.
[LOG] Size after ABC: 3427 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 107.148/108 sec (0.348511/0 sec, 0.408034/1 sec, 0.217571/0 sec, 5.30903/5 sec, 7.40933/8 sec, 2.09535/2 sec, 1.22366/1 sec, 1.79564/2 sec, 1.98599/2 sec, 1.63862/2 sec, 2.57999/2 sec, 2.17254/2 sec, 2.36282/3 sec, 2.98303/3 sec, 2.52906/2 sec, 2.49383/3 sec, 5.84191/6 sec, 4.00274/4 sec, 6.06859/6 sec, 5.46527/5 sec, 5.91056/6 sec, 13.128/13 sec, 29.1783/30 sec )
[LOG] Nr of iterations: 997 (19, 16, 6, 45, 36, 15, 13, 12, 15, 23, 15, 23, 10, 18, 20, 16, 304, 36, 42, 13, 31, 235, 34 )
[LOG] Total clause computation time: 17.9746/19 sec (0.092175/0.092175 sec, 0.071019/0.071019 sec, 0.042801/0.042801 sec, 0.829762/0.829762 sec, 0.997629/0.997629 sec, 0.106723/0.106723 sec, 0.043676/0.043676 sec, 0.06018/0.06018 sec, 0.045808/0.045808 sec, 0.309454/0.309454 sec, 0.10893/0.10893 sec, 0.155741/0.155741 sec, 0.185715/0.185715 sec, 0.239644/0.239644 sec, 0.31507/0.31507 sec, 0.235246/0.235246 sec, 0.884884/0.884884 sec, 0.231881/0.231881 sec, 0.261894/0.261894 sec, 0.476731/0.476731 sec, 0.438179/0.438179 sec, 3.08506/3.08506 sec, 8.7564/8.7564 sec )
[LOG] Total clause minimization time: 87.7299/89 sec (0.20597/0.20597 sec, 0.281349/0.281349 sec, 0.118336/0.118336 sec, 4.43196/4.43196 sec, 6.36147/6.36147 sec, 1.92755/1.92755 sec, 1.12037/1.12037 sec, 1.67702/1.67702 sec, 1.88136/1.88136 sec, 1.26945/1.26945 sec, 2.41135/2.41135 sec, 1.95695/1.95695 sec, 2.11682/2.11682 sec, 2.68253/2.68253 sec, 2.15812/2.15812 sec, 2.19718/2.19718 sec, 4.89295/4.89295 sec, 3.70179/3.70179 sec, 5.73668/5.73668 sec, 4.9103/4.9103 sec, 5.39438/5.39438 sec, 9.95538/9.95538 sec, 20.3407/20.3407 sec )
[LOG] Total clause size reduction: 79801 --> 6894 (1746 --> 66, 1440 --> 45, 475 --> 8, 4136 --> 462, 3255 --> 469, 1288 --> 30, 1092 --> 22, 990 --> 18, 1246 --> 26, 1936 --> 89, 1218 --> 46, 1892 --> 123, 765 --> 19, 1428 --> 73, 1577 --> 76, 1230 --> 58, 24543 --> 2715, 2800 --> 112, 3239 --> 150, 936 --> 41, 2310 --> 139, 17784 --> 1938, 2475 --> 169 )
[LOG] Average clause size reduction: 80.0411 --> 6.91474 (91.8947 --> 3.47368, 90 --> 2.8125, 79.1667 --> 1.33333, 91.9111 --> 10.2667, 90.4167 --> 13.0278, 85.8667 --> 2, 84 --> 1.69231, 82.5 --> 1.5, 83.0667 --> 1.73333, 84.1739 --> 3.86957, 81.2 --> 3.06667, 82.2609 --> 5.34783, 76.5 --> 1.9, 79.3333 --> 4.05556, 78.85 --> 3.8, 76.875 --> 3.625, 80.7336 --> 8.93092, 77.7778 --> 3.11111, 77.119 --> 3.57143, 72 --> 3.15385, 74.5161 --> 4.48387, 75.6766 --> 8.24681, 72.7941 --> 4.97059 )
[LOG] Overall execution time: 111.501 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 112.40 sec (Real time) / 111.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.20 sec (Real time) / 2.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.59 sec (Real time) / 42.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 4209 19 55 1 4112
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 76.9548 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 2013 new AND gates.
[LOG] Size before ABC: 4003 AND gates.
[LOG] Size after ABC: 2013 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 71.7542/72 sec (0.27442/0 sec, 0.326434/1 sec, 0.294293/0 sec, 3.86147/4 sec, 7.63665/8 sec, 1.88372/1 sec, 1.61267/2 sec, 1.84423/2 sec, 1.20809/1 sec, 2.11354/2 sec, 1.76635/2 sec, 1.92204/2 sec, 1.75476/2 sec, 1.91689/2 sec, 1.78607/1 sec, 2.09637/3 sec, 2.44243/2 sec, 2.10406/2 sec, 2.67294/3 sec, 3.02658/3 sec, 3.1148/3 sec, 3.83771/4 sec, 11.5568/11 sec, 10.7009/11 sec )
[LOG] Nr of iterations: 764 (22, 14, 8, 25, 36, 13, 10, 10, 9, 31, 13, 14, 10, 13, 15, 13, 126, 9, 34, 40, 16, 40, 147, 96 )
[LOG] Total clause computation time: 9.16407/10 sec (0.037713/0.037713 sec, 0.092692/0.092692 sec, 0.091406/0.091406 sec, 1.78797/1.78797 sec, 0.679136/0.679136 sec, 0.137255/0.137255 sec, 0.055949/0.055949 sec, 0.101785/0.101785 sec, 0.087794/0.087794 sec, 0.144226/0.144226 sec, 0.465792/0.465792 sec, 0.19942/0.19942 sec, 0.209848/0.209848 sec, 0.189567/0.189567 sec, 0.319354/0.319354 sec, 0.2323/0.2323 sec, 0.330083/0.330083 sec, 0.266236/0.266236 sec, 0.15602/0.15602 sec, 0.120069/0.120069 sec, 0.305473/0.305473 sec, 0.114989/0.114989 sec, 1.63893/1.63893 sec, 1.40007/1.40007 sec )
[LOG] Total clause minimization time: 60.95/59 sec (0.180099/0.180099 sec, 0.171407/0.171407 sec, 0.141247/0.141247 sec, 2.02171/2.02171 sec, 6.90078/6.90078 sec, 1.68754/1.68754 sec, 1.48865/1.48865 sec, 1.67398/1.67398 sec, 1.0632/1.0632 sec, 1.90067/1.90067 sec, 1.2309/1.2309 sec, 1.65204/1.65204 sec, 1.47472/1.47472 sec, 1.6565/1.6565 sec, 1.40838/1.40838 sec, 1.79346/1.79346 sec, 2.0378/2.0378 sec, 1.76195/1.76195 sec, 2.44255/2.44255 sec, 2.8306/2.8306 sec, 2.73374/2.73374 sec, 3.64421/3.64421 sec, 9.83716/9.83716 sec, 9.21673/9.21673 sec )
[LOG] Total clause size reduction: 63840 --> 4003 (2142 --> 62, 1313 --> 25, 700 --> 12, 2376 --> 315, 3430 --> 483, 1164 --> 22, 864 --> 13, 855 --> 14, 752 --> 12, 2790 --> 143, 1104 --> 39, 1183 --> 39, 810 --> 18, 1068 --> 34, 1232 --> 45, 1044 --> 41, 10750 --> 932, 680 --> 17, 2772 --> 101, 3237 --> 125, 1230 --> 52, 3159 --> 115, 11680 --> 840, 7505 --> 504 )
[LOG] Average clause size reduction: 83.5602 --> 5.23953 (97.3636 --> 2.81818, 93.7857 --> 1.78571, 87.5 --> 1.5, 95.04 --> 12.6, 95.2778 --> 13.4167, 89.5385 --> 1.69231, 86.4 --> 1.3, 85.5 --> 1.4, 83.5556 --> 1.33333, 90 --> 4.6129, 84.9231 --> 3, 84.5 --> 2.78571, 81 --> 1.8, 82.1538 --> 2.61538, 82.1333 --> 3, 80.3077 --> 3.15385, 85.3175 --> 7.39683, 75.5556 --> 1.88889, 81.5294 --> 2.97059, 80.925 --> 3.125, 76.875 --> 3.25, 78.975 --> 2.875, 79.4558 --> 5.71429, 78.1771 --> 5.25 )
[LOG] Overall execution time: 76.9769 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 77.62 sec (Real time) / 77.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.43 sec (Real time) / 30.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2848 20 58 1 2746
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.068328 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 58 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055901/0 sec (0.007028/0 sec, 0.006914/0 sec, 0.009292/0 sec, 0.012042/0 sec, 0.013969/0 sec, 0.006656/0 sec )
[LOG] Nr of iterations: 56 (9, 9, 7, 2, 19, 10 )
[LOG] Total clause computation time: 0.015195/0 sec (0.00289/0.00289 sec, 0.002633/0.002633 sec, 0.00351/0.00351 sec, 0.00141/0.00141 sec, 0.003081/0.003081 sec, 0.001671/0.001671 sec )
[LOG] Total clause minimization time: 0.03147/0 sec (0.002543/0.002543 sec, 0.002856/0.002856 sec, 0.004309/0.004309 sec, 0.009155/0.009155 sec, 0.009377/0.009377 sec, 0.00323/0.00323 sec )
[LOG] Total clause size reduction: 1560 --> 104 (272 --> 15, 264 --> 14, 192 --> 11, 31 --> 0, 540 --> 48, 261 --> 16 )
[LOG] Average clause size reduction: 27.8571 --> 1.85714 (30.2222 --> 1.66667, 29.3333 --> 1.55556, 27.4286 --> 1.57143, 15.5 --> 0, 28.4211 --> 2.52632, 26.1 --> 1.6 )
[LOG] Overall execution time: 0.070041 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 233 5 23 1 200
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.152914 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 144 new AND gates.
[LOG] Size before ABC: 204 AND gates.
[LOG] Size after ABC: 144 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.129232/0 sec (0.021855/0 sec, 0.019808/0 sec, 0.013815/0 sec, 0.01509/0 sec, 0.012613/0 sec, 0.034552/0 sec, 0.011499/0 sec )
[LOG] Nr of iterations: 83 (12, 13, 10, 8, 6, 27, 7 )
[LOG] Total clause computation time: 0.039648/0 sec (0.009778/0.009778 sec, 0.008329/0.008329 sec, 0.001797/0.001797 sec, 0.002086/0.002086 sec, 0.005032/0.005032 sec, 0.008478/0.008478 sec, 0.004148/0.004148 sec )
[LOG] Total clause minimization time: 0.074603/0 sec (0.010086/0.010086 sec, 0.00954/0.00954 sec, 0.010001/0.010001 sec, 0.010704/0.010704 sec, 0.005243/0.005243 sec, 0.023921/0.023921 sec, 0.005108/0.005108 sec )
[LOG] Total clause size reduction: 2727 --> 204 (429 --> 34, 456 --> 37, 333 --> 20, 252 --> 14, 175 --> 7, 884 --> 76, 198 --> 16 )
[LOG] Average clause size reduction: 32.8554 --> 2.45783 (35.75 --> 2.83333, 35.0769 --> 2.84615, 33.3 --> 2, 31.5 --> 1.75, 29.1667 --> 1.16667, 32.7407 --> 2.81481, 28.2857 --> 2.28571 )
[LOG] Overall execution time: 0.154904 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 357 6 26 1 318
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.456458 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 206 new AND gates.
[LOG] Size before ABC: 363 AND gates.
[LOG] Size after ABC: 206 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.404964/0 sec (0.050015/0 sec, 0.038866/0 sec, 0.027945/0 sec, 0.033385/0 sec, 0.02821/0 sec, 0.041762/0 sec, 0.087803/0 sec, 0.076546/0 sec, 0.020432/0 sec )
[LOG] Nr of iterations: 116 (15, 14, 8, 12, 9, 18, 9, 25, 6 )
[LOG] Total clause computation time: 0.129552/0 sec (0.021151/0.021151 sec, 0.018551/0.018551 sec, 0.001996/0.001996 sec, 0.002718/0.002718 sec, 0.002955/0.002955 sec, 0.012539/0.012539 sec, 0.031364/0.031364 sec, 0.026313/0.026313 sec, 0.011965/0.011965 sec )
[LOG] Total clause minimization time: 0.246636/0 sec (0.025922/0.025922 sec, 0.017443/0.017443 sec, 0.023009/0.023009 sec, 0.027438/0.027438 sec, 0.021921/0.021921 sec, 0.025759/0.025759 sec, 0.053129/0.053129 sec, 0.046939/0.046939 sec, 0.005076/0.005076 sec )
[LOG] Total clause size reduction: 4489 --> 363 (644 --> 64, 585 --> 35, 308 --> 13, 473 --> 23, 336 --> 22, 697 --> 93, 320 --> 20, 936 --> 84, 190 --> 9 )
[LOG] Average clause size reduction: 38.6983 --> 3.12931 (42.9333 --> 4.26667, 41.7857 --> 2.5, 38.5 --> 1.625, 39.4167 --> 1.91667, 37.3333 --> 2.44444, 38.7222 --> 5.16667, 35.5556 --> 2.22222, 37.44 --> 3.36, 31.6667 --> 1.5 )
[LOG] Overall execution time: 0.458952 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 460 7 30 1 414
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.683184 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 437 new AND gates.
[LOG] Size before ABC: 804 AND gates.
[LOG] Size after ABC: 437 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.617439/0 sec (0.011116/0 sec, 0.016771/0 sec, 0.061453/0 sec, 0.031582/0 sec, 0.024569/0 sec, 0.030117/0 sec, 0.058076/0 sec, 0.076104/0 sec, 0.211269/0 sec, 0.096382/0 sec )
[LOG] Nr of iterations: 216 (8, 10, 31, 8, 6, 9, 7, 17, 82, 38 )
[LOG] Total clause computation time: 0.125999/0 sec (0.002182/0.002182 sec, 0.003091/0.003091 sec, 0.008686/0.008686 sec, 0.002657/0.002657 sec, 0.002923/0.002923 sec, 0.002984/0.002984 sec, 0.029343/0.029343 sec, 0.024179/0.024179 sec, 0.02922/0.02922 sec, 0.020734/0.020734 sec )
[LOG] Total clause minimization time: 0.45709/0 sec (0.005652/0.005652 sec, 0.010627/0.010627 sec, 0.049612/0.049612 sec, 0.025671/0.025671 sec, 0.018387/0.018387 sec, 0.023799/0.023799 sec, 0.025371/0.025371 sec, 0.048466/0.048466 sec, 0.178209/0.178209 sec, 0.071296/0.071296 sec )
[LOG] Total clause size reduction: 9227 --> 804 (357 --> 12, 450 --> 28, 1470 --> 97, 336 --> 18, 235 --> 8, 368 --> 15, 270 --> 15, 704 --> 62, 3483 --> 446, 1554 --> 103 )
[LOG] Average clause size reduction: 42.7176 --> 3.72222 (44.625 --> 1.5, 45 --> 2.8, 47.4194 --> 3.12903, 42 --> 2.25, 39.1667 --> 1.33333, 40.8889 --> 1.66667, 38.5714 --> 2.14286, 41.4118 --> 3.64706, 42.4756 --> 5.43902, 40.8947 --> 2.71053 )
[LOG] Overall execution time: 0.686079 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 733 8 33 1 682
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 3.60731 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2144 new AND gates.
[LOG] Size before ABC: 4357 AND gates.
[LOG] Size after ABC: 2143 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.4941/4 sec (0.013621/0 sec, 0.030956/0 sec, 0.073899/0 sec, 0.034091/0 sec, 0.046464/0 sec, 0.03701/0 sec, 0.053576/1 sec, 0.124626/0 sec, 0.103615/0 sec, 1.59605/1 sec, 1.0134/1 sec, 0.3668/1 sec )
[LOG] Nr of iterations: 572 (7, 17, 25, 8, 12, 10, 17, 9, 15, 404, 32, 16 )
[LOG] Total clause computation time: 0.506027/0 sec (0.00274/0.00274 sec, 0.00578/0.00578 sec, 0.012943/0.012943 sec, 0.002719/0.002719 sec, 0.004389/0.004389 sec, 0.004967/0.004967 sec, 0.006183/0.006183 sec, 0.069515/0.069515 sec, 0.044132/0.044132 sec, 0.19942/0.19942 sec, 0.05126/0.05126 sec, 0.101979/0.101979 sec )
[LOG] Total clause minimization time: 2.91657/4 sec (0.006486/0.006486 sec, 0.021271/0.021271 sec, 0.056801/0.056801 sec, 0.026721/0.026721 sec, 0.037375/0.037375 sec, 0.027707/0.027707 sec, 0.043112/0.043112 sec, 0.050738/0.050738 sec, 0.054958/0.054958 sec, 1.38936/1.38936 sec, 0.949746/0.949746 sec, 0.252293/0.252293 sec )
[LOG] Total clause size reduction: 27940 --> 4357 (348 --> 10, 912 --> 59, 1344 --> 63, 385 --> 13, 594 --> 25, 477 --> 19, 832 --> 40, 408 --> 20, 700 --> 50, 19747 --> 3924, 1488 --> 84, 705 --> 50 )
[LOG] Average clause size reduction: 48.8462 --> 7.61713 (49.7143 --> 1.42857, 53.6471 --> 3.47059, 53.76 --> 2.52, 48.125 --> 1.625, 49.5 --> 2.08333, 47.7 --> 1.9, 48.9412 --> 2.35294, 45.3333 --> 2.22222, 46.6667 --> 3.33333, 48.8787 --> 9.71287, 46.5 --> 2.625, 44.0625 --> 3.125 )
[LOG] Overall execution time: 3.61088 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.04 sec (Real time) / 3.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.19 sec (Real time) / 1.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.48 sec (Real time) / 8.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 2483 9 37 1 2426
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 7.45029 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 4160 new AND gates.
[LOG] Size before ABC: 8550 AND gates.
[LOG] Size after ABC: 4160 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.23847/7 sec (0.021676/0 sec, 0.052573/0 sec, 0.159038/0 sec, 0.081671/0 sec, 0.057475/0 sec, 0.089813/1 sec, 0.097836/0 sec, 0.067924/0 sec, 0.274041/0 sec, 0.230912/0 sec, 1.51497/2 sec, 3.55799/3 sec, 1.03255/1 sec )
[LOG] Nr of iterations: 970 (9, 29, 35, 7, 8, 11, 7, 10, 17, 13, 265, 525, 34 )
[LOG] Total clause computation time: 1.07464/0 sec (0.003917/0.003917 sec, 0.010274/0.010274 sec, 0.017954/0.017954 sec, 0.003103/0.003103 sec, 0.006184/0.006184 sec, 0.004897/0.004897 sec, 0.005098/0.005098 sec, 0.004059/0.004059 sec, 0.13598/0.13598 sec, 0.107064/0.107064 sec, 0.170857/0.170857 sec, 0.40033/0.40033 sec, 0.204919/0.204919 sec )
[LOG] Total clause minimization time: 6.05373/7 sec (0.011462/0.011462 sec, 0.036584/0.036584 sec, 0.135199/0.135199 sec, 0.072462/0.072462 sec, 0.045006/0.045006 sec, 0.078322/0.078322 sec, 0.086387/0.086387 sec, 0.057679/0.057679 sec, 0.131753/0.131753 sec, 0.117167/0.117167 sec, 1.33545/1.33545 sec, 3.14163/3.14163 sec, 0.804627/0.804627 sec )
[LOG] Total clause size reduction: 50964 --> 8550 (504 --> 19, 1736 --> 122, 2074 --> 96, 360 --> 11, 413 --> 13, 580 --> 18, 342 --> 11, 504 --> 26, 880 --> 107, 648 --> 49, 13992 --> 2662, 27248 --> 5247, 1683 --> 169 )
[LOG] Average clause size reduction: 52.5402 --> 8.81443 (56 --> 2.11111, 59.8621 --> 4.2069, 59.2571 --> 2.74286, 51.4286 --> 1.57143, 51.625 --> 1.625, 52.7273 --> 1.63636, 48.8571 --> 1.57143, 50.4 --> 2.6, 51.7647 --> 6.29412, 49.8462 --> 3.76923, 52.8 --> 10.0453, 51.901 --> 9.99429, 49.5 --> 4.97059 )
[LOG] Overall execution time: 7.45458 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.19 sec (Real time) / 8.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.34 sec (Real time) / 3.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.13 sec (Real time) / 9.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 4545 10 40 1 4482
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 23.114 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 12264 new AND gates.
[LOG] Size before ABC: 28693 AND gates.
[LOG] Size after ABC: 12264 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 22.8695/23 sec (0.020739/0 sec, 0.052019/0 sec, 0.173228/0 sec, 0.070526/0 sec, 0.082183/0 sec, 0.054098/0 sec, 0.065669/0 sec, 0.081672/0 sec, 0.219143/1 sec, 0.113014/0 sec, 0.269686/0 sec, 8.33488/8 sec, 10.9837/11 sec, 2.34899/3 sec )
[LOG] Nr of iterations: 2424 (7, 21, 56, 11, 11, 6, 6, 8, 15, 10, 17, 1573, 654, 29 )
[LOG] Total clause computation time: 3.81726/2 sec (0.004398/0.004398 sec, 0.009488/0.009488 sec, 0.02231/0.02231 sec, 0.006006/0.006006 sec, 0.005075/0.005075 sec, 0.004764/0.004764 sec, 0.006188/0.006188 sec, 0.00645/0.00645 sec, 0.095257/0.095257 sec, 0.006771/0.006771 sec, 0.090441/0.090441 sec, 0.705368/0.705368 sec, 1.78964/1.78964 sec, 1.06511/1.06511 sec )
[LOG] Total clause minimization time: 18.8354/21 sec (0.010173/0.010173 sec, 0.037082/0.037082 sec, 0.145173/0.145173 sec, 0.058456/0.058456 sec, 0.071116/0.071116 sec, 0.043285/0.043285 sec, 0.05354/0.05354 sec, 0.069219/0.069219 sec, 0.117639/0.117639 sec, 0.099758/0.099758 sec, 0.172525/0.172525 sec, 7.60799/7.60799 sec, 9.13978/9.13978 sec, 1.2097/1.2097 sec )
[LOG] Total clause size reduction: 137731 --> 28693 (408 --> 10, 1340 --> 91, 3630 --> 178, 650 --> 22, 640 --> 19, 315 --> 9, 310 --> 8, 427 --> 13, 840 --> 90, 531 --> 17, 928 --> 91, 89604 --> 20507, 36568 --> 7478, 1540 --> 160 )
[LOG] Average clause size reduction: 56.8197 --> 11.837 (58.2857 --> 1.42857, 63.8095 --> 4.33333, 64.8214 --> 3.17857, 59.0909 --> 2, 58.1818 --> 1.72727, 52.5 --> 1.5, 51.6667 --> 1.33333, 53.375 --> 1.625, 56 --> 6, 53.1 --> 1.7, 54.5882 --> 5.35294, 56.9638 --> 13.0369, 55.9144 --> 11.4343, 53.1034 --> 5.51724 )
[LOG] Overall execution time: 23.1188 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.47 sec (Real time) / 24.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.62 sec (Real time) / 7.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 64.94 sec (Real time) / 64.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 12690 11 43 1 12622
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 7.79571 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 4751 new AND gates.
[LOG] Size before ABC: 10233 AND gates.
[LOG] Size after ABC: 4751 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.49997/8 sec (0.025577/0 sec, 0.046431/0 sec, 0.232114/0 sec, 0.073527/0 sec, 0.063737/0 sec, 0.074124/1 sec, 0.10501/0 sec, 0.100782/0 sec, 0.191707/0 sec, 0.124948/0 sec, 0.272356/0 sec, 0.133785/0 sec, 3.36064/4 sec, 1.85114/2 sec, 0.844098/1 sec )
[LOG] Nr of iterations: 1056 (8, 14, 62, 10, 10, 6, 8, 7, 9, 9, 19, 12, 706, 115, 61 )
[LOG] Total clause computation time: 1.13912/1 sec (0.005338/0.005338 sec, 0.006921/0.006921 sec, 0.026202/0.026202 sec, 0.006989/0.006989 sec, 0.006188/0.006188 sec, 0.004993/0.004993 sec, 0.005289/0.005289 sec, 0.005691/0.005691 sec, 0.099163/0.099163 sec, 0.009588/0.009588 sec, 0.071665/0.071665 sec, 0.011094/0.011094 sec, 0.295445/0.295445 sec, 0.45046/0.45046 sec, 0.134094/0.134094 sec )
[LOG] Total clause minimization time: 6.19085/7 sec (0.012346/0.012346 sec, 0.032822/0.032822 sec, 0.198591/0.198591 sec, 0.057515/0.057515 sec, 0.0487/0.0487 sec, 0.060457/0.060457 sec, 0.091343/0.091343 sec, 0.08731/0.08731 sec, 0.084711/0.084711 sec, 0.107167/0.107167 sec, 0.192416/0.192416 sec, 0.114291/0.114291 sec, 3.05126/3.05126 sec, 1.37358/1.37358 sec, 0.678344/0.678344 sec )
[LOG] Total clause size reduction: 64467 --> 10233 (511 --> 12, 936 --> 65, 4331 --> 232, 630 --> 20, 621 --> 21, 340 --> 8, 469 --> 11, 396 --> 10, 520 --> 34, 512 --> 14, 1134 --> 114, 682 --> 25, 43005 --> 8884, 6840 --> 577, 3540 --> 206 )
[LOG] Average clause size reduction: 61.0483 --> 9.69034 (63.875 --> 1.5, 66.8571 --> 4.64286, 69.8548 --> 3.74194, 63 --> 2, 62.1 --> 2.1, 56.6667 --> 1.33333, 58.625 --> 1.375, 56.5714 --> 1.42857, 57.7778 --> 3.77778, 56.8889 --> 1.55556, 59.6842 --> 6, 56.8333 --> 2.08333, 60.9136 --> 12.5836, 59.4783 --> 5.01739, 58.0328 --> 3.37705 )
[LOG] Overall execution time: 7.80113 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.66 sec (Real time) / 8.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.15 sec (Real time) / 4.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.35 sec (Real time) / 15.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 5219 12 46 1 5146
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 45.1791 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 12008 new AND gates.
[LOG] Size before ABC: 25771 AND gates.
[LOG] Size after ABC: 12008 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 44.68/45 sec (0.063814/0 sec, 0.091741/1 sec, 0.383025/0 sec, 0.16225/0 sec, 0.129521/0 sec, 0.092847/0 sec, 0.114511/0 sec, 0.139605/1 sec, 0.374797/0 sec, 0.118452/0 sec, 0.217732/0 sec, 0.138006/0 sec, 0.167622/1 sec, 15.0831/15 sec, 12.7642/13 sec, 12.1591/12 sec, 2.47963/2 sec )
[LOG] Nr of iterations: 2078 (18, 30, 73, 7, 8, 7, 12, 9, 18, 11, 8, 13, 24, 1541, 189, 90, 20 )
[LOG] Total clause computation time: 2.79578/1 sec (0.008535/0.008535 sec, 0.015536/0.015536 sec, 0.030924/0.030924 sec, 0.007718/0.007718 sec, 0.006507/0.006507 sec, 0.005927/0.005927 sec, 0.017489/0.017489 sec, 0.007993/0.007993 sec, 0.113056/0.113056 sec, 0.008542/0.008542 sec, 0.07167/0.07167 sec, 0.015105/0.015105 sec, 0.021645/0.021645 sec, 1.06563/1.06563 sec, 0.641939/0.641939 sec, 0.453516/0.453516 sec, 0.304046/0.304046 sec )
[LOG] Total clause minimization time: 41.5073/44 sec (0.045177/0.045177 sec, 0.067139/0.067139 sec, 0.342601/0.342601 sec, 0.142623/0.142623 sec, 0.112558/0.112558 sec, 0.076803/0.076803 sec, 0.086253/0.086253 sec, 0.121109/0.121109 sec, 0.251495/0.251495 sec, 0.099069/0.099069 sec, 0.135132/0.135132 sec, 0.111779/0.111779 sec, 0.135019/0.135019 sec, 13.991/13.991 sec, 12.0597/12.0597 sec, 11.629/11.629 sec, 2.1009/2.1009 sec )
[LOG] Total clause size reduction: 139514 --> 25771 (1360 --> 111, 2291 --> 140, 5616 --> 283, 462 --> 10, 532 --> 19, 450 --> 11, 814 --> 24, 584 --> 16, 1224 --> 188, 710 --> 19, 490 --> 27, 828 --> 47, 1564 --> 84, 103180 --> 22859, 12408 --> 1454, 5785 --> 412, 1216 --> 67 )
[LOG] Average clause size reduction: 67.1386 --> 12.4018 (75.5556 --> 6.16667, 76.3667 --> 4.66667, 76.9315 --> 3.87671, 66 --> 1.42857, 66.5 --> 2.375, 64.2857 --> 1.57143, 67.8333 --> 2, 64.8889 --> 1.77778, 68 --> 10.4444, 64.5455 --> 1.72727, 61.25 --> 3.375, 63.6923 --> 3.61538, 65.1667 --> 3.5, 66.9565 --> 14.8339, 65.6508 --> 7.69312, 64.2778 --> 4.57778, 60.8 --> 3.35 )
[LOG] Overall execution time: 45.1857 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.55 sec (Real time) / 46.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.34 sec (Real time) / 7.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 48.92 sec (Real time) / 48.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 12531 13 50 1 12451
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 23.2113 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 8202 new AND gates.
[LOG] Size before ABC: 19866 AND gates.
[LOG] Size after ABC: 8202 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 22.6004/23 sec (0.554897/1 sec, 0.605235/1 sec, 0.041103/0 sec, 0.365758/0 sec, 0.370713/0 sec, 0.151617/1 sec, 0.142157/0 sec, 0.161704/0 sec, 0.136207/0 sec, 4.62071/5 sec, 0.233852/0 sec, 0.274387/0 sec, 0.26101/0 sec, 5.53955/6 sec, 0.37064/0 sec, 1.31729/2 sec, 5.31367/5 sec, 2.1399/2 sec )
[LOG] Nr of iterations: 1551 (14, 11, 11, 8, 22, 10, 18, 11, 11, 649, 16, 14, 12, 440, 17, 112, 153, 22 )
[LOG] Total clause computation time: 2.49132/2 sec (0.203549/0.203549 sec, 0.109436/0.109436 sec, 0.007355/0.007355 sec, 0.224366/0.224366 sec, 0.097877/0.097877 sec, 0.00885/0.00885 sec, 0.016198/0.016198 sec, 0.009936/0.009936 sec, 0.011037/0.011037 sec, 0.271971/0.271971 sec, 0.026211/0.026211 sec, 0.02784/0.02784 sec, 0.057269/0.057269 sec, 0.31849/0.31849 sec, 0.047882/0.047882 sec, 0.17459/0.17459 sec, 0.491079/0.491079 sec, 0.387379/0.387379 sec )
[LOG] Total clause minimization time: 19.6106/21 sec (0.34113/0.34113 sec, 0.486218/0.486218 sec, 0.023547/0.023547 sec, 0.13074/0.13074 sec, 0.262439/0.262439 sec, 0.132875/0.132875 sec, 0.1157/0.1157 sec, 0.141838/0.141838 sec, 0.115068/0.115068 sec, 4.3328/4.3328 sec, 0.17941/0.17941 sec, 0.21252/0.21252 sec, 0.169688/0.169688 sec, 5.18267/5.18267 sec, 0.264183/0.264183 sec, 1.08024/1.08024 sec, 4.75767/4.75767 sec, 1.6819/1.6819 sec )
[LOG] Total clause size reduction: 113231 --> 19866 (1105 --> 48, 840 --> 29, 830 --> 27, 574 --> 29, 1701 --> 124, 720 --> 28, 1343 --> 72, 780 --> 18, 770 --> 31, 49248 --> 10263, 1125 --> 46, 962 --> 53, 803 --> 36, 31608 --> 6661, 1136 --> 50, 7770 --> 657, 10488 --> 1629, 1428 --> 65 )
[LOG] Average clause size reduction: 73.0052 --> 12.8085 (78.9286 --> 3.42857, 76.3636 --> 2.63636, 75.4545 --> 2.45455, 71.75 --> 3.625, 77.3182 --> 5.63636, 72 --> 2.8, 74.6111 --> 4, 70.9091 --> 1.63636, 70 --> 2.81818, 75.8829 --> 15.8136, 70.3125 --> 2.875, 68.7143 --> 3.78571, 66.9167 --> 3, 71.8364 --> 15.1386, 66.8235 --> 2.94118, 69.375 --> 5.86607, 68.549 --> 10.6471, 64.9091 --> 2.95455 )
[LOG] Overall execution time: 23.2185 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.75 sec (Real time) / 24.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.72 sec (Real time) / 6.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.36 sec (Real time) / 42.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 8762 14 53 1 8677
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 20.1935 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 5044 new AND gates.
[LOG] Size before ABC: 11180 AND gates.
[LOG] Size after ABC: 5044 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.357/19 sec (0.439432/0 sec, 1.10009/1 sec, 0.051413/0 sec, 0.403529/1 sec, 0.442247/0 sec, 0.117383/0 sec, 0.1627/0 sec, 0.146783/1 sec, 0.162497/0 sec, 0.251816/0 sec, 0.23844/0 sec, 0.45545/1 sec, 0.314984/0 sec, 0.536071/0 sec, 0.34764/1 sec, 2.72893/3 sec, 1.13215/1 sec, 8.46031/8 sec, 1.8651/2 sec )
[LOG] Nr of iterations: 1128 (14, 11, 7, 10, 12, 10, 9, 9, 10, 15, 12, 48, 18, 32, 22, 374, 116, 380, 19 )
[LOG] Total clause computation time: 2.74361/4 sec (0.40141/0.40141 sec, 0.274129/0.274129 sec, 0.010301/0.010301 sec, 0.162079/0.162079 sec, 0.131167/0.131167 sec, 0.011425/0.011425 sec, 0.01039/0.01039 sec, 0.013815/0.013815 sec, 0.011863/0.011863 sec, 0.044926/0.044926 sec, 0.041776/0.041776 sec, 0.035428/0.035428 sec, 0.038301/0.038301 sec, 0.051751/0.051751 sec, 0.034496/0.034496 sec, 0.260475/0.260475 sec, 0.169545/0.169545 sec, 0.640949/0.640949 sec, 0.399383/0.399383 sec )
[LOG] Total clause minimization time: 16.3086/15 sec (0.025574/0.025574 sec, 0.814558/0.814558 sec, 0.028976/0.028976 sec, 0.229142/0.229142 sec, 0.299121/0.299121 sec, 0.093751/0.093751 sec, 0.140311/0.140311 sec, 0.120998/0.120998 sec, 0.138493/0.138493 sec, 0.19499/0.19499 sec, 0.184532/0.184532 sec, 0.407483/0.407483 sec, 0.26306/0.26306 sec, 0.470482/0.470482 sec, 0.29912/0.29912 sec, 2.45075/2.45075 sec, 0.938713/0.938713 sec, 7.78506/7.78506 sec, 1.42348/1.42348 sec )
[LOG] Total clause size reduction: 83640 --> 11180 (1170 --> 41, 890 --> 25, 528 --> 21, 783 --> 51, 946 --> 63, 765 --> 28, 672 --> 12, 664 --> 12, 738 --> 19, 1134 --> 34, 880 --> 28, 3713 --> 471, 1326 --> 48, 2387 --> 299, 1596 --> 78, 27975 --> 4085, 8510 --> 887, 27667 --> 4917, 1296 --> 61 )
[LOG] Average clause size reduction: 74.1489 --> 9.91135 (83.5714 --> 2.92857, 80.9091 --> 2.27273, 75.4286 --> 3, 78.3 --> 5.1, 78.8333 --> 5.25, 76.5 --> 2.8, 74.6667 --> 1.33333, 73.7778 --> 1.33333, 73.8 --> 1.9, 75.6 --> 2.26667, 73.3333 --> 2.33333, 77.3542 --> 9.8125, 73.6667 --> 2.66667, 74.5938 --> 9.34375, 72.5455 --> 3.54545, 74.7995 --> 10.9225, 73.3621 --> 7.64655, 72.8079 --> 12.9395, 68.2105 --> 3.21053 )
[LOG] Overall execution time: 20.2024 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.16 sec (Real time) / 20.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.88 sec (Real time) / 3.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.50 sec (Real time) / 21.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 5644 15 56 1 5554
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 28.3221 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 6795 new AND gates.
[LOG] Size before ABC: 15252 AND gates.
[LOG] Size after ABC: 6795 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.5413/28 sec (0.098276/0 sec, 0.950881/1 sec, 0.052644/0 sec, 0.596274/1 sec, 0.480562/0 sec, 0.251949/1 sec, 0.22288/0 sec, 0.22691/0 sec, 0.233337/0 sec, 0.401736/1 sec, 0.313699/0 sec, 0.306088/0 sec, 0.4484/1 sec, 0.343765/0 sec, 1.18504/1 sec, 4.37156/5 sec, 4.10649/4 sec, 0.982317/1 sec, 6.78537/7 sec, 5.18315/5 sec )
[LOG] Nr of iterations: 1461 (25, 16, 6, 8, 10, 8, 10, 8, 8, 11, 25, 20, 41, 10, 127, 475, 381, 79, 141, 52 )
[LOG] Total clause computation time: 3.07468/4 sec (0.023826/0.023826 sec, 0.211443/0.211443 sec, 0.011559/0.011559 sec, 0.308497/0.308497 sec, 0.175435/0.175435 sec, 0.012201/0.012201 sec, 0.015771/0.015771 sec, 0.011663/0.011663 sec, 0.028131/0.028131 sec, 0.030176/0.030176 sec, 0.030365/0.030365 sec, 0.020458/0.020458 sec, 0.049168/0.049168 sec, 0.035478/0.035478 sec, 0.110167/0.110167 sec, 0.361878/0.361878 sec, 0.426816/0.426816 sec, 0.108954/0.108954 sec, 0.462725/0.462725 sec, 0.639968/0.639968 sec )
[LOG] Total clause minimization time: 24.026/24 sec (0.060419/0.060419 sec, 0.727025/0.727025 sec, 0.026966/0.026966 sec, 0.274459/0.274459 sec, 0.291597/0.291597 sec, 0.226066/0.226066 sec, 0.193481/0.193481 sec, 0.201625/0.201625 sec, 0.19158/0.19158 sec, 0.35793/0.35793 sec, 0.269442/0.269442 sec, 0.270917/0.270917 sec, 0.384674/0.384674 sec, 0.293215/0.293215 sec, 1.0587/1.0587 sec, 3.98542/3.98542 sec, 3.64073/3.64073 sec, 0.821973/0.821973 sec, 6.26658/6.26658 sec, 4.4832/4.4832 sec )
[LOG] Total clause size reduction: 115714 --> 15252 (2280 --> 86, 1410 --> 54, 465 --> 8, 644 --> 52, 819 --> 76, 630 --> 11, 801 --> 15, 616 --> 11, 609 --> 11, 860 --> 35, 2040 --> 83, 1596 --> 48, 3320 --> 152, 738 --> 20, 10206 --> 1860, 37920 --> 7335, 30020 --> 3457, 6084 --> 318, 10780 --> 1307, 3876 --> 313 )
[LOG] Average clause size reduction: 79.2019 --> 10.4394 (91.2 --> 3.44, 88.125 --> 3.375, 77.5 --> 1.33333, 80.5 --> 6.5, 81.9 --> 7.6, 78.75 --> 1.375, 80.1 --> 1.5, 77 --> 1.375, 76.125 --> 1.375, 78.1818 --> 3.18182, 81.6 --> 3.32, 79.8 --> 2.4, 80.9756 --> 3.70732, 73.8 --> 2, 80.3622 --> 14.6457, 79.8316 --> 15.4421, 78.7927 --> 9.07349, 77.0127 --> 4.02532, 76.4539 --> 9.2695, 74.5385 --> 6.01923 )
[LOG] Overall execution time: 28.3313 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.66 sec (Real time) / 29.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.76 sec (Real time) / 5.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.83 sec (Real time) / 28.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 7437 16 59 1 7342
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 39.26 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 9931 new AND gates.
[LOG] Size before ABC: 21685 AND gates.
[LOG] Size after ABC: 9931 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 38.2385/38 sec (0.096968/0 sec, 0.096469/0 sec, 0.049885/0 sec, 0.525794/1 sec, 0.847499/0 sec, 0.215345/1 sec, 0.218046/0 sec, 0.254803/0 sec, 0.260098/0 sec, 0.27084/1 sec, 0.317084/0 sec, 0.260608/0 sec, 0.286507/0 sec, 0.424487/1 sec, 2.04002/2 sec, 2.02332/2 sec, 8.39077/8 sec, 1.59549/2 sec, 1.36547/1 sec, 11.0051/11 sec, 7.69391/8 sec )
[LOG] Nr of iterations: 2024 (19, 18, 6, 8, 14, 9, 8, 8, 8, 11, 15, 12, 15, 16, 177, 185, 861, 112, 81, 324, 117 )
[LOG] Total clause computation time: 3.84359/4 sec (0.025802/0.025802 sec, 0.018332/0.018332 sec, 0.01136/0.01136 sec, 0.267572/0.267572 sec, 0.207015/0.207015 sec, 0.012364/0.012364 sec, 0.016365/0.016365 sec, 0.013165/0.013165 sec, 0.015797/0.015797 sec, 0.030771/0.030771 sec, 0.029298/0.029298 sec, 0.028456/0.028456 sec, 0.039905/0.039905 sec, 0.041955/0.041955 sec, 0.133809/0.133809 sec, 0.201342/0.201342 sec, 0.783752/0.783752 sec, 0.134013/0.134013 sec, 0.138959/0.138959 sec, 0.927076/0.927076 sec, 0.766484/0.766484 sec )
[LOG] Total clause minimization time: 33.8194/33 sec (0.054267/0.054267 sec, 0.063089/0.063089 sec, 0.023345/0.023345 sec, 0.241512/0.241512 sec, 0.624275/0.624275 sec, 0.186012/0.186012 sec, 0.1836/0.1836 sec, 0.226492/0.226492 sec, 0.227533/0.227533 sec, 0.223121/0.223121 sec, 0.270792/0.270792 sec, 0.215173/0.215173 sec, 0.229707/0.229707 sec, 0.365623/0.365623 sec, 1.88674/1.88674 sec, 1.79689/1.79689 sec, 7.5678/7.5678 sec, 1.40065/1.40065 sec, 1.15746/1.15746 sec, 10.0155/10.0155 sec, 6.85977/6.85977 sec )
[LOG] Total clause size reduction: 168531 --> 21685 (1800 --> 90, 1683 --> 50, 490 --> 8, 679 --> 40, 1248 --> 107, 760 --> 12, 658 --> 11, 651 --> 11, 644 --> 11, 910 --> 22, 1260 --> 36, 979 --> 38, 1232 --> 33, 1305 --> 42, 15136 --> 2763, 15640 --> 2917, 72240 --> 9864, 9213 --> 545, 6560 --> 307, 26163 --> 4001, 9280 --> 777 )
[LOG] Average clause size reduction: 83.2663 --> 10.7139 (94.7368 --> 4.73684, 93.5 --> 2.77778, 81.6667 --> 1.33333, 84.875 --> 5, 89.1429 --> 7.64286, 84.4444 --> 1.33333, 82.25 --> 1.375, 81.375 --> 1.375, 80.5 --> 1.375, 82.7273 --> 2, 84 --> 2.4, 81.5833 --> 3.16667, 82.1333 --> 2.2, 81.5625 --> 2.625, 85.5141 --> 15.6102, 84.5405 --> 15.7676, 83.9024 --> 11.4564, 82.2589 --> 4.86607, 80.9877 --> 3.79012, 80.75 --> 12.3488, 79.3162 --> 6.64103 )
[LOG] Overall execution time: 39.2699 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 41.16 sec (Real time) / 40.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.56 sec (Real time) / 6.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.92 sec (Real time) / 46.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 10613 17 62 1 10513
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 64.5593 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 12610 new AND gates.
[LOG] Size before ABC: 33227 AND gates.
[LOG] Size after ABC: 12610 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 63.1484/63 sec (0.091896/0 sec, 0.115487/0 sec, 0.072222/0 sec, 0.592587/1 sec, 1.09413/1 sec, 0.421407/0 sec, 0.313329/1 sec, 0.379368/0 sec, 0.326047/0 sec, 0.442759/1 sec, 0.497165/0 sec, 0.554723/1 sec, 0.416789/0 sec, 0.672863/1 sec, 0.489909/0 sec, 0.645937/1 sec, 4.07104/4 sec, 13.406/14 sec, 1.36625/1 sec, 8.55815/9 sec, 18.9857/19 sec, 9.63471/9 sec )
[LOG] Nr of iterations: 2801 (16, 14, 7, 7, 13, 9, 8, 8, 8, 10, 15, 28, 9, 15, 24, 25, 604, 868, 100, 400, 537, 76 )
[LOG] Total clause computation time: 6.21961/9 sec (0.026643/0.026643 sec, 0.019867/0.019867 sec, 0.01373/0.01373 sec, 0.249046/0.249046 sec, 0.308577/0.308577 sec, 0.026604/0.026604 sec, 0.017643/0.017643 sec, 0.014325/0.014325 sec, 0.016683/0.016683 sec, 0.061317/0.061317 sec, 0.029122/0.029122 sec, 0.04124/0.04124 sec, 0.030914/0.030914 sec, 0.060298/0.060298 sec, 0.05546/0.05546 sec, 0.089028/0.089028 sec, 0.492009/0.492009 sec, 0.730025/0.730025 sec, 0.162298/0.162298 sec, 0.599153/0.599153 sec, 1.73565/1.73565 sec, 1.43998/1.43998 sec )
[LOG] Total clause minimization time: 56.2036/54 sec (0.045915/0.045915 sec, 0.077286/0.077286 sec, 0.040223/0.040223 sec, 0.32473/0.32473 sec, 0.763963/0.763963 sec, 0.374532/0.374532 sec, 0.277522/0.277522 sec, 0.345233/0.345233 sec, 0.289288/0.289288 sec, 0.361486/0.361486 sec, 0.44786/0.44786 sec, 0.49289/0.49289 sec, 0.365185/0.365185 sec, 0.59162/0.59162 sec, 0.413326/0.413326 sec, 0.53543/0.53543 sec, 3.55383/3.55383 sec, 12.6347/12.6347 sec, 1.13828/1.13828 sec, 7.88222/7.88222 sec, 17.1561/17.1561 sec, 8.09193/8.09193 sec )
[LOG] Total clause size reduction: 243994 --> 33227 (1575 --> 51, 1352 --> 39, 618 --> 23, 612 --> 35, 1212 --> 135, 800 --> 12, 693 --> 9, 686 --> 11, 679 --> 11, 864 --> 33, 1330 --> 55, 2538 --> 106, 744 --> 17, 1288 --> 45, 2093 --> 95, 2160 --> 78, 53667 --> 4943, 76296 --> 14576, 8613 --> 399, 34314 --> 7298, 45560 --> 4870, 6300 --> 386 )
[LOG] Average clause size reduction: 87.1096 --> 11.8625 (98.4375 --> 3.1875, 96.5714 --> 2.78571, 88.2857 --> 3.28571, 87.4286 --> 5, 93.2308 --> 10.3846, 88.8889 --> 1.33333, 86.625 --> 1.125, 85.75 --> 1.375, 84.875 --> 1.375, 86.4 --> 3.3, 88.6667 --> 3.66667, 90.6429 --> 3.78571, 82.6667 --> 1.88889, 85.8667 --> 3, 87.2083 --> 3.95833, 86.4 --> 3.12, 88.8526 --> 8.18377, 87.8986 --> 16.7926, 86.13 --> 3.99, 85.785 --> 18.245, 84.8417 --> 9.0689, 82.8947 --> 5.07895 )
[LOG] Overall execution time: 64.5704 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.17 sec (Real time) / 66.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.88 sec (Real time) / 7.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 79.91 sec (Real time) / 79.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 13332 18 65 1 13227
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 813.22 sec CPU time.
[LOG] Relation determinization time: 827 sec real time.
[LOG] Final circuit size: 108042 new AND gates.
[LOG] Size before ABC: 355375 AND gates.
[LOG] Size after ABC: 108042 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 810.664/813 sec (0.119967/0 sec, 0.10641/0 sec, 0.068882/0 sec, 0.743711/1 sec, 0.750887/1 sec, 0.269627/0 sec, 0.400732/0 sec, 0.350584/1 sec, 0.331758/0 sec, 0.402412/1 sec, 0.457973/0 sec, 0.507405/1 sec, 0.378566/0 sec, 0.504778/0 sec, 3.05019/3 sec, 0.641231/1 sec, 9.09478/9 sec, 1.60813/2 sec, 1.52502/1 sec, 326.949/328 sec, 8.44716/9 sec, 349.206/350 sec, 104.75/105 sec )
[LOG] Nr of iterations: 18728 (20, 18, 7, 9, 8, 10, 9, 10, 10, 15, 25, 14, 13, 21, 226, 16, 762, 95, 106, 15767, 22, 1474, 71 )
[LOG] Total clause computation time: 69.051/74 sec (0.019316/0.019316 sec, 0.027383/0.027383 sec, 0.013948/0.013948 sec, 0.349944/0.349944 sec, 0.377436/0.377436 sec, 0.019535/0.019535 sec, 0.020413/0.020413 sec, 0.017278/0.017278 sec, 0.014176/0.014176 sec, 0.031124/0.031124 sec, 0.034642/0.034642 sec, 0.100718/0.100718 sec, 0.051581/0.051581 sec, 0.049675/0.049675 sec, 0.17591/0.17591 sec, 0.069356/0.069356 sec, 0.690231/0.690231 sec, 0.203677/0.203677 sec, 0.173562/0.173562 sec, 16.1855/16.1855 sec, 0.909683/0.909683 sec, 33.4681/33.4681 sec, 16.0478/16.0478 sec )
[LOG] Total clause minimization time: 738.597/735 sec (0.081391/0.081391 sec, 0.060881/0.060881 sec, 0.034781/0.034781 sec, 0.374662/0.374662 sec, 0.353805/0.353805 sec, 0.232317/0.232317 sec, 0.360804/0.360804 sec, 0.313569/0.313569 sec, 0.297637/0.297637 sec, 0.351155/0.351155 sec, 0.403076/0.403076 sec, 0.386286/0.386286 sec, 0.306289/0.306289 sec, 0.434265/0.434265 sec, 2.85047/2.85047 sec, 0.543929/0.543929 sec, 8.36652/8.36652 sec, 1.34998/1.34998 sec, 1.29048/1.29048 sec, 310.412/310.412 sec, 6.77591/6.77591 sec, 315.037/315.037 sec, 87.9796/87.9796 sec )
[LOG] Total clause size reduction: 1704842 --> 355375 (2090 --> 69, 1853 --> 56, 648 --> 10, 856 --> 45, 742 --> 39, 945 --> 13, 832 --> 12, 927 --> 18, 918 --> 17, 1414 --> 35, 2400 --> 80, 1287 --> 29, 1176 --> 23, 1940 --> 60, 21600 --> 3709, 1425 --> 40, 71534 --> 11160, 8742 --> 371, 9660 --> 427, 1434706 --> 314873, 1890 --> 105, 131097 --> 23669, 6160 --> 515 )
[LOG] Average clause size reduction: 91.0317 --> 18.9756 (104.5 --> 3.45, 102.944 --> 3.11111, 92.5714 --> 1.42857, 95.1111 --> 5, 92.75 --> 4.875, 94.5 --> 1.3, 92.4444 --> 1.33333, 92.7 --> 1.8, 91.8 --> 1.7, 94.2667 --> 2.33333, 96 --> 3.2, 91.9286 --> 2.07143, 90.4615 --> 1.76923, 92.381 --> 2.85714, 95.5752 --> 16.4115, 89.0625 --> 2.5, 93.8766 --> 14.6457, 92.0211 --> 3.90526, 91.1321 --> 4.0283, 90.9942 --> 19.9704, 85.9091 --> 4.77273, 88.9396 --> 16.0577, 86.7606 --> 7.25352 )
[LOG] Overall execution time: 813.232 sec CPU time.
[LOG] Overall execution time: 827 sec real time.
Synthesis time: 827.68 sec (Real time) / 822.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.11 sec (Real time) / 24.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1610.76 sec (Real time) / 1606.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 108804 19 68 1 108694
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9975.94 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.065997 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053561/0 sec (0.006724/0 sec, 0.008955/0 sec, 0.008211/0 sec, 0.011397/0 sec, 0.012021/0 sec, 0.006253/0 sec )
[LOG] Nr of iterations: 52 (8, 13, 8, 2, 11, 10 )
[LOG] Total clause computation time: 0.013658/0 sec (0.002524/0.002524 sec, 0.002379/0.002379 sec, 0.002682/0.002682 sec, 0.002308/0.002308 sec, 0.002585/0.002585 sec, 0.00118/0.00118 sec )
[LOG] Total clause minimization time: 0.031066/0 sec (0.002671/0.002671 sec, 0.005177/0.005177 sec, 0.004109/0.004109 sec, 0.007648/0.007648 sec, 0.007922/0.007922 sec, 0.003539/0.003539 sec )
[LOG] Total clause size reduction: 1450 --> 99 (238 --> 13, 396 --> 24, 224 --> 19, 31 --> 0, 300 --> 26, 261 --> 17 )
[LOG] Average clause size reduction: 27.8846 --> 1.90385 (29.75 --> 1.625, 30.4615 --> 1.84615, 28 --> 2.375, 15.5 --> 0, 27.2727 --> 2.36364, 26.1 --> 1.7 )
[LOG] Overall execution time: 0.06771 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 239 5 23 1 206
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.177077 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 127 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15005/0 sec (0.022692/0 sec, 0.022136/0 sec, 0.019833/0 sec, 0.013047/0 sec, 0.013295/0 sec, 0.042102/0 sec, 0.016945/0 sec )
[LOG] Nr of iterations: 87 (12, 19, 7, 7, 9, 23, 10 )
[LOG] Total clause computation time: 0.049825/0 sec (0.011598/0.011598 sec, 0.006481/0.006481 sec, 0.009175/0.009175 sec, 0.001575/0.001575 sec, 0.003889/0.003889 sec, 0.013338/0.013338 sec, 0.003769/0.003769 sec )
[LOG] Total clause minimization time: 0.084547/0 sec (0.009021/0.009021 sec, 0.013588/0.013588 sec, 0.008532/0.008532 sec, 0.009306/0.009306 sec, 0.007181/0.007181 sec, 0.026284/0.026284 sec, 0.010635/0.010635 sec )
[LOG] Total clause size reduction: 2876 --> 200 (429 --> 31, 684 --> 47, 222 --> 11, 216 --> 10, 280 --> 22, 748 --> 63, 297 --> 16 )
[LOG] Average clause size reduction: 33.0575 --> 2.29885 (35.75 --> 2.58333, 36 --> 2.47368, 31.7143 --> 1.57143, 30.8571 --> 1.42857, 31.1111 --> 2.44444, 32.5217 --> 2.73913, 29.7 --> 1.6 )
[LOG] Overall execution time: 0.179036 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 334 6 26 1 295
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.558393 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 277 new AND gates.
[LOG] Size before ABC: 494 AND gates.
[LOG] Size after ABC: 276 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.496925/1 sec (0.040667/0 sec, 0.072666/0 sec, 0.026358/0 sec, 0.02904/1 sec, 0.032475/0 sec, 0.053363/0 sec, 0.091721/0 sec, 0.120984/0 sec, 0.029651/0 sec )
[LOG] Nr of iterations: 160 (13, 30, 9, 9, 7, 15, 8, 60, 9 )
[LOG] Total clause computation time: 0.152702/0 sec (0.012983/0.012983 sec, 0.016246/0.016246 sec, 0.006572/0.006572 sec, 0.003384/0.003384 sec, 0.002153/0.002153 sec, 0.028723/0.028723 sec, 0.025942/0.025942 sec, 0.039693/0.039693 sec, 0.017006/0.017006 sec )
[LOG] Total clause minimization time: 0.313972/1 sec (0.02454/0.02454 sec, 0.053295/0.053295 sec, 0.016582/0.016582 sec, 0.022437/0.022437 sec, 0.027068/0.027068 sec, 0.021286/0.021286 sec, 0.062331/0.062331 sec, 0.077656/0.077656 sec, 0.008777/0.008777 sec )
[LOG] Total clause size reduction: 6264 --> 494 (552 --> 42, 1305 --> 106, 352 --> 13, 344 --> 14, 252 --> 10, 574 --> 52, 280 --> 26, 2301 --> 218, 304 --> 13 )
[LOG] Average clause size reduction: 39.15 --> 3.0875 (42.4615 --> 3.23077, 43.5 --> 3.53333, 39.1111 --> 1.44444, 38.2222 --> 1.55556, 36 --> 1.42857, 38.2667 --> 3.46667, 35 --> 3.25, 38.35 --> 3.63333, 33.7778 --> 1.44444 )
[LOG] Overall execution time: 0.560947 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.64 sec (Real time) / 1.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 522 7 30 1 477
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.54977 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 864 new AND gates.
[LOG] Size before ABC: 1680 AND gates.
[LOG] Size after ABC: 864 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.36512/2 sec (0.027256/0 sec, 0.037239/0 sec, 0.337462/0 sec, 0.144318/1 sec, 0.100075/0 sec, 0.135285/0 sec, 0.276936/0 sec, 0.377563/0 sec, 0.423673/1 sec, 0.50531/0 sec )
[LOG] Nr of iterations: 403 (8, 14, 108, 15, 18, 21, 23, 86, 54, 56 )
[LOG] Total clause computation time: 0.557663/2 sec (0.005112/0.005112 sec, 0.01005/0.01005 sec, 0.07999/0.07999 sec, 0.051994/0.051994 sec, 0.020261/0.020261 sec, 0.015616/0.015616 sec, 0.129666/0.129666 sec, 0.092144/0.092144 sec, 0.090047/0.090047 sec, 0.062783/0.062783 sec )
[LOG] Total clause minimization time: 1.73518/0 sec (0.016167/0.016167 sec, 0.02172/0.02172 sec, 0.251455/0.251455 sec, 0.085669/0.085669 sec, 0.073004/0.073004 sec, 0.111954/0.111954 sec, 0.139158/0.139158 sec, 0.277763/0.277763 sec, 0.325401/0.325401 sec, 0.432893/0.432893 sec )
[LOG] Total clause size reduction: 17960 --> 1680 (357 --> 15, 650 --> 42, 5243 --> 594, 672 --> 44, 799 --> 54, 920 --> 70, 990 --> 89, 3740 --> 363, 2279 --> 225, 2310 --> 184 )
[LOG] Average clause size reduction: 44.5658 --> 4.16873 (44.625 --> 1.875, 46.4286 --> 3, 48.5463 --> 5.5, 44.8 --> 2.93333, 44.3889 --> 3, 43.8095 --> 3.33333, 43.0435 --> 3.86957, 43.4884 --> 4.22093, 42.2037 --> 4.16667, 41.25 --> 3.28571 )
[LOG] Overall execution time: 2.55348 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.80 sec (Real time) / 2.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.09 sec (Real time) / 10.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1150 8 33 1 1099
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 21.0292 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 2448 new AND gates.
[LOG] Size before ABC: 4879 AND gates.
[LOG] Size after ABC: 2448 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.529/21 sec (0.049795/1 sec, 0.095986/0 sec, 0.970661/1 sec, 0.289796/0 sec, 0.348626/0 sec, 0.386817/1 sec, 0.316024/0 sec, 0.855301/1 sec, 2.14636/2 sec, 5.79725/6 sec, 5.11952/5 sec, 4.15287/4 sec )
[LOG] Nr of iterations: 859 (8, 25, 139, 24, 21, 27, 27, 34, 195, 253, 82, 24 )
[LOG] Total clause computation time: 4.15976/5 sec (0.007486/0.007486 sec, 0.024762/0.024762 sec, 0.213772/0.213772 sec, 0.038457/0.038457 sec, 0.042212/0.042212 sec, 0.040335/0.040335 sec, 0.052468/0.052468 sec, 0.408777/0.408777 sec, 0.44997/0.44997 sec, 1.45195/1.45195 sec, 0.178794/0.178794 sec, 1.25078/1.25078 sec )
[LOG] Total clause minimization time: 16.1893/16 sec (0.030882/0.030882 sec, 0.060727/0.060727 sec, 0.745392/0.745392 sec, 0.238394/0.238394 sec, 0.293476/0.293476 sec, 0.333295/0.333295 sec, 0.250142/0.250142 sec, 0.43235/0.43235 sec, 1.68112/1.68112 sec, 4.32669/4.32669 sec, 4.91823/4.91823 sec, 2.87863/2.87863 sec )
[LOG] Total clause size reduction: 43277 --> 4879 (406 --> 16, 1368 --> 84, 7728 --> 895, 1265 --> 75, 1080 --> 67, 1378 --> 86, 1352 --> 80, 1683 --> 146, 9700 --> 1024, 12348 --> 2032, 3888 --> 285, 1081 --> 89 )
[LOG] Average clause size reduction: 50.3807 --> 5.67986 (50.75 --> 2, 54.72 --> 3.36, 55.5971 --> 6.43885, 52.7083 --> 3.125, 51.4286 --> 3.19048, 51.037 --> 3.18519, 50.0741 --> 2.96296, 49.5 --> 4.29412, 49.7436 --> 5.25128, 48.8063 --> 8.03162, 47.4146 --> 3.47561, 45.0417 --> 3.70833 )
[LOG] Overall execution time: 21.035 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.55 sec (Real time) / 21.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 50.25 sec (Real time) / 50.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2778 9 37 1 2720
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 96.8971 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Final circuit size: 5104 new AND gates.
[LOG] Size before ABC: 10786 AND gates.
[LOG] Size after ABC: 5104 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 95.4915/96 sec (0.120021/1 sec, 0.161813/0 sec, 3.89341/4 sec, 1.34659/1 sec, 1.13261/1 sec, 1.26869/1 sec, 1.28632/2 sec, 1.60577/1 sec, 4.94219/5 sec, 12.31/13 sec, 24.9787/25 sec, 21.9666/22 sec, 20.4788/20 sec )
[LOG] Nr of iterations: 1537 (7, 18, 295, 22, 28, 30, 35, 44, 17, 471, 93, 460, 17 )
[LOG] Total clause computation time: 15.0529/15 sec (0.036767/0.036767 sec, 0.021222/0.021222 sec, 0.515636/0.515636 sec, 0.089562/0.089562 sec, 0.12642/0.12642 sec, 0.100238/0.100238 sec, 0.094416/0.094416 sec, 0.129783/0.129783 sec, 2.62236/2.62236 sec, 2.65729/2.65729 sec, 2.38354/2.38354 sec, 3.78372/3.78372 sec, 2.49191/2.49191 sec )
[LOG] Total clause minimization time: 79.966/81 sec (0.058313/0.058313 sec, 0.116385/0.116385 sec, 3.35115/3.35115 sec, 1.22694/1.22694 sec, 0.974195/0.974195 sec, 1.13668/1.13668 sec, 1.15959/1.15959 sec, 1.44279/1.44279 sec, 2.28593/2.28593 sec, 9.61122/9.61122 sec, 22.5515/22.5515 sec, 18.1261/18.1261 sec, 17.9252/17.9252 sec )
[LOG] Total clause size reduction: 84067 --> 10786 (378 --> 10, 1054 --> 66, 17934 --> 2225, 1260 --> 81, 1593 --> 93, 1682 --> 106, 1938 --> 125, 2408 --> 147, 880 --> 74, 25380 --> 3279, 4876 --> 490, 23868 --> 4042, 816 --> 48 )
[LOG] Average clause size reduction: 54.6955 --> 7.01757 (54 --> 1.42857, 58.5556 --> 3.66667, 60.7932 --> 7.54237, 57.2727 --> 3.68182, 56.8929 --> 3.32143, 56.0667 --> 3.53333, 55.3714 --> 3.57143, 54.7273 --> 3.34091, 51.7647 --> 4.35294, 53.8854 --> 6.96178, 52.4301 --> 5.26882, 51.887 --> 8.78696, 48 --> 2.82353 )
[LOG] Overall execution time: 96.9074 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 97.95 sec (Real time) / 97.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.75 sec (Real time) / 4.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 234.76 sec (Real time) / 234.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 5476 10 40 1 5413
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 306.687 sec CPU time.
[LOG] Relation determinization time: 309 sec real time.
[LOG] Final circuit size: 11676 new AND gates.
[LOG] Size before ABC: 25964 AND gates.
[LOG] Size after ABC: 11676 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 303.309/304 sec (0.235881/0 sec, 0.430707/1 sec, 15.2046/15 sec, 2.54276/2 sec, 3.99236/4 sec, 3.15014/3 sec, 4.47719/5 sec, 4.18253/4 sec, 10.6551/11 sec, 3.9278/4 sec, 47.1308/47 sec, 60.4454/61 sec, 73.7176/74 sec, 73.2159/73 sec )
[LOG] Nr of iterations: 3127 (9, 22, 661, 30, 38, 38, 38, 29, 30, 39, 1125, 435, 591, 42 )
[LOG] Total clause computation time: 57.1114/63 sec (0.061298/0.061298 sec, 0.09748/0.09748 sec, 1.57283/1.57283 sec, 0.403861/0.403861 sec, 0.160061/0.160061 sec, 0.36813/0.36813 sec, 0.31792/0.31792 sec, 0.529392/0.529392 sec, 5.82375/5.82375 sec, 0.275631/0.275631 sec, 5.20955/5.20955 sec, 12.3391/12.3391 sec, 9.33573/9.33573 sec, 20.6167/20.6167 sec )
[LOG] Total clause minimization time: 245.107/240 sec (0.129126/0.129126 sec, 0.28209/0.28209 sec, 13.574/13.574 sec, 2.07397/2.07397 sec, 3.76643/3.76643 sec, 2.71548/2.71548 sec, 4.09187/4.09187 sec, 3.58447/3.58447 sec, 4.76167/4.76167 sec, 3.57751/3.57751 sec, 41.8314/41.8314 sec, 48.0022/48.0022 sec, 64.2525/64.2525 sec, 52.4639/52.4639 sec )
[LOG] Total clause size reduction: 185304 --> 25964 (544 --> 16, 1407 --> 84, 43560 --> 5920, 1885 --> 103, 2368 --> 140, 2331 --> 147, 2294 --> 140, 1708 --> 85, 1740 --> 195, 2242 --> 112, 65192 --> 9074, 24738 --> 4058, 33040 --> 5728, 2255 --> 162 )
[LOG] Average clause size reduction: 59.2594 --> 8.30317 (60.4444 --> 1.77778, 63.9545 --> 3.81818, 65.9002 --> 8.95613, 62.8333 --> 3.43333, 62.3158 --> 3.68421, 61.3421 --> 3.86842, 60.3684 --> 3.68421, 58.8966 --> 2.93103, 58 --> 6.5, 57.4872 --> 2.87179, 57.9484 --> 8.06578, 56.869 --> 9.32874, 55.9052 --> 9.69205, 53.6905 --> 3.85714 )
[LOG] Overall execution time: 306.706 sec CPU time.
[LOG] Overall execution time: 309 sec real time.
Synthesis time: 309.33 sec (Real time) / 307.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.67 sec (Real time) / 7.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1398.96 sec (Real time) / 1394.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 12088 11 43 1 12020
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 733.564 sec CPU time.
[LOG] Relation determinization time: 736 sec real time.
[LOG] Final circuit size: 7619 new AND gates.
[LOG] Size before ABC: 17237 AND gates.
[LOG] Size after ABC: 7619 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 725.705/728 sec (0.370527/1 sec, 0.761226/0 sec, 61.5239/62 sec, 12.866/13 sec, 18.8962/19 sec, 12.5312/13 sec, 19.5844/19 sec, 21.8695/22 sec, 64.1017/64 sec, 18.0526/19 sec, 109.17/109 sec, 13.2639/13 sec, 116.434/117 sec, 142.913/143 sec, 113.368/114 sec )
[LOG] Nr of iterations: 2134 (7, 19, 1138, 25, 24, 41, 33, 61, 50, 39, 72, 35, 269, 223, 98 )
[LOG] Total clause computation time: 101.526/104 sec (0.045753/0.045753 sec, 0.155157/0.155157 sec, 9.86763/9.86763 sec, 2.09133/2.09133 sec, 1.49322/1.49322 sec, 0.43164/0.43164 sec, 1.70671/1.70671 sec, 1.17976/1.17976 sec, 34.2922/34.2922 sec, 0.846436/0.846436 sec, 14.4544/14.4544 sec, 1.01258/1.01258 sec, 17.4748/17.4748 sec, 10.3439/10.3439 sec, 6.13023/6.13023 sec )
[LOG] Total clause minimization time: 622.018/622 sec (0.230595/0.230595 sec, 0.502678/0.502678 sec, 51.5318/51.5318 sec, 10.6389/10.6389 sec, 17.2609/17.2609 sec, 11.958/11.958 sec, 17.7329/17.7329 sec, 20.5417/20.5417 sec, 29.6615/29.6615 sec, 17.0424/17.0424 sec, 94.5636/94.5636 sec, 12.0865/12.0865 sec, 98.8028/98.8028 sec, 132.395/132.395 sec, 107.069/107.069 sec )
[LOG] Total clause size reduction: 144260 --> 17237 (444 --> 9, 1314 --> 96, 81864 --> 11761, 1704 --> 81, 1610 --> 87, 2760 --> 177, 2176 --> 138, 4020 --> 266, 3234 --> 308, 2470 --> 118, 4544 --> 449, 2142 --> 91, 16616 --> 1862, 13542 --> 1367, 5820 --> 427 )
[LOG] Average clause size reduction: 67.6007 --> 8.07732 (63.4286 --> 1.28571, 69.1579 --> 5.05263, 71.9367 --> 10.3348, 68.16 --> 3.24, 67.0833 --> 3.625, 67.3171 --> 4.31707, 65.9394 --> 4.18182, 65.9016 --> 4.36066, 64.68 --> 6.16, 63.3333 --> 3.02564, 63.1111 --> 6.23611, 61.2 --> 2.6, 61.7695 --> 6.92193, 60.7265 --> 6.13004, 59.3878 --> 4.35714 )
[LOG] Overall execution time: 733.6 sec CPU time.
[LOG] Overall execution time: 736 sec real time.
Synthesis time: 736.42 sec (Real time) / 731.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.94 sec (Real time) / 5.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1192.60 sec (Real time) / 1189.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 8077 12 47 1 8003
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9957.40 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.31 sec (Real time) / 9974.54 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.54098 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1651 new AND gates.
[LOG] Size before ABC: 3091 AND gates.
[LOG] Size after ABC: 1650 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.50343/2 sec (0.006082/0 sec, 0.016177/0 sec, 0.055624/0 sec, 0.005879/0 sec, 0.03957/0 sec, 0.014113/0 sec, 0.869997/1 sec, 0.495988/1 sec )
[LOG] Nr of iterations: 475 (11, 5, 14, 7, 11, 16, 303, 108 )
[LOG] Total clause computation time: 0.201341/0 sec (0.001076/0.001076 sec, 0.011293/0.011293 sec, 0.016012/0.016012 sec, 0.001154/0.001154 sec, 0.016431/0.016431 sec, 0.002608/0.002608 sec, 0.083888/0.083888 sec, 0.068879/0.068879 sec )
[LOG] Total clause minimization time: 1.27558/2 sec (0.002517/0.002517 sec, 0.002589/0.002589 sec, 0.037261/0.037261 sec, 0.002272/0.002272 sec, 0.020397/0.020397 sec, 0.008691/0.008691 sec, 0.781933/0.781933 sec, 0.419919/0.419919 sec )
[LOG] Total clause size reduction: 17357 --> 3091 (430 --> 24, 168 --> 16, 533 --> 77, 240 --> 13, 390 --> 23, 570 --> 61, 11174 --> 2229, 3852 --> 648 )
[LOG] Average clause size reduction: 36.5411 --> 6.50737 (39.0909 --> 2.18182, 33.6 --> 3.2, 38.0714 --> 5.5, 34.2857 --> 1.85714, 35.4545 --> 2.09091, 35.625 --> 3.8125, 36.8779 --> 7.35644, 35.6667 --> 6 )
[LOG] Overall execution time: 1.54317 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.88 sec (Real time) / 1.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.65 sec (Real time) / 4.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1870 7 28 1 1828
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 10.9443 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 4341 new AND gates.
[LOG] Size before ABC: 8996 AND gates.
[LOG] Size after ABC: 4340 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.8105/10 sec (0.007993/0 sec, 0.071209/0 sec, 0.014263/0 sec, 1.60253/1 sec, 0.018726/0 sec, 1.15844/1 sec, 1.84289/2 sec, 1.69124/2 sec, 3.55873/4 sec, 0.844484/0 sec )
[LOG] Nr of iterations: 1245 (5, 11, 13, 455, 5, 171, 138, 130, 257, 60 )
[LOG] Total clause computation time: 1.56971/1 sec (0.000776/0.000776 sec, 0.055862/0.055862 sec, 0.002901/0.002901 sec, 0.220038/0.220038 sec, 0.002761/0.002761 sec, 0.069378/0.069378 sec, 0.286962/0.286962 sec, 0.100261/0.100261 sec, 0.608295/0.608295 sec, 0.222479/0.222479 sec )
[LOG] Total clause minimization time: 9.11889/9 sec (0.002447/0.002447 sec, 0.010957/0.010957 sec, 0.006957/0.006957 sec, 1.37522/1.37522 sec, 0.003376/0.003376 sec, 1.07614/1.07614 sec, 1.54063/1.54063 sec, 1.57354/1.57354 sec, 2.93048/2.93048 sec, 0.599147/0.599147 sec )
[LOG] Total clause size reduction: 58889 --> 8996 (212 --> 9, 520 --> 44, 612 --> 28, 22700 --> 4109, 196 --> 7, 8160 --> 1009, 6439 --> 1091, 5934 --> 685, 11520 --> 1611, 2596 --> 403 )
[LOG] Average clause size reduction: 47.3004 --> 7.2257 (42.4 --> 1.8, 47.2727 --> 4, 47.0769 --> 2.15385, 49.8901 --> 9.03077, 39.2 --> 1.4, 47.7193 --> 5.90058, 46.6594 --> 7.9058, 45.6462 --> 5.26923, 44.8249 --> 6.26848, 43.2667 --> 6.71667 )
[LOG] Overall execution time: 10.9475 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.75 sec (Real time) / 11.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.32 sec (Real time) / 3.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.19 sec (Real time) / 43.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 4630 9 34 1 4578
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 343.095 sec CPU time.
[LOG] Relation determinization time: 348 sec real time.
[LOG] Final circuit size: 27259 new AND gates.
[LOG] Size before ABC: 58177 AND gates.
[LOG] Size after ABC: 27258 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 342.718/343 sec (0.015473/0 sec, 0.21662/0 sec, 0.017178/0 sec, 0.285217/1 sec, 0.015783/0 sec, 2.27204/2 sec, 0.078635/0 sec, 11.8888/12 sec, 54.1903/54 sec, 209.69/210 sec, 64.0484/64 sec )
[LOG] Nr of iterations: 6410 (4, 11, 6, 13, 6, 254, 26, 1175, 2142, 2389, 384 )
[LOG] Total clause computation time: 44.4323/53 sec (0.001815/0.001815 sec, 0.163662/0.163662 sec, 0.002813/0.002813 sec, 0.14723/0.14723 sec, 0.003206/0.003206 sec, 0.169597/0.169597 sec, 0.011427/0.011427 sec, 1.02328/1.02328 sec, 3.24636/3.24636 sec, 14.096/14.096 sec, 25.5669/25.5669 sec )
[LOG] Total clause minimization time: 297.881/290 sec (0.006031/0.006031 sec, 0.045906/0.045906 sec, 0.007024/0.007024 sec, 0.1308/0.1308 sec, 0.005112/0.005112 sec, 2.09347/2.09347 sec, 0.055975/0.055975 sec, 10.8462/10.8462 sec, 50.8893/50.8893 sec, 195.477/195.477 sec, 38.3239/38.3239 sec )
[LOG] Total clause size reduction: 331781 --> 58177 (180 --> 5, 590 --> 51, 290 --> 11, 684 --> 43, 280 --> 9, 13915 --> 1913, 1350 --> 115, 62222 --> 9988, 111332 --> 18272, 121788 --> 24416, 19150 --> 3354 )
[LOG] Average clause size reduction: 51.7599 --> 9.07598 (45 --> 1.25, 53.6364 --> 4.63636, 48.3333 --> 1.83333, 52.6154 --> 3.30769, 46.6667 --> 1.5, 54.7835 --> 7.5315, 51.9231 --> 4.42308, 52.9549 --> 8.50043, 51.9757 --> 8.53035, 50.9787 --> 10.2202, 49.8698 --> 8.73438 )
[LOG] Overall execution time: 343.1 sec CPU time.
[LOG] Overall execution time: 348 sec real time.
Synthesis time: 348.42 sec (Real time) / 345.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.35 sec (Real time) / 10.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1659.17 sec (Real time) / 1654.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 27597 11 38 1 27538
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 71.5125 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 9734 new AND gates.
[LOG] Size before ABC: 20633 AND gates.
[LOG] Size after ABC: 9734 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 71.0496/72 sec (2.981/3 sec, 6.20385/6 sec, 6.99474/7 sec, 2.15785/3 sec, 8.99025/9 sec, 10.616/10 sec, 6.91674/7 sec, 5.09455/5 sec, 15.707/16 sec, 0.11862/0 sec, 1.22321/1 sec, 3.9487/4 sec, 0.097/1 sec )
[LOG] Nr of iterations: 2417 (451, 426, 544, 19, 221, 205, 224, 106, 163, 13, 23, 17, 5 )
[LOG] Total clause computation time: 9.44217/9 sec (0.539816/0.539816 sec, 0.44281/0.44281 sec, 1.1751/1.1751 sec, 0.349719/0.349719 sec, 0.257413/0.257413 sec, 0.258297/0.258297 sec, 0.408345/0.408345 sec, 0.97544/0.97544 sec, 3.48645/3.48645 sec, 0.016548/0.016548 sec, 1.05509/1.05509 sec, 0.468675/0.468675 sec, 0.008452/0.008452 sec )
[LOG] Total clause minimization time: 60.9801/61 sec (2.42827/2.42827 sec, 5.73835/5.73835 sec, 5.79004/5.79004 sec, 1.76725/1.76725 sec, 8.68515/8.68515 sec, 10.3084/10.3084 sec, 6.45515/6.45515 sec, 4.06251/4.06251 sec, 12.1602/12.1602 sec, 0.038868/0.038868 sec, 0.105614/0.105614 sec, 3.41596/3.41596 sec, 0.024347/0.024347 sec )
[LOG] Total clause size reduction: 158490 --> 20633 (31050 --> 5521, 28900 --> 3212, 36381 --> 6044, 1188 --> 86, 14300 --> 1256, 13056 --> 1162, 14049 --> 1216, 6510 --> 803, 9882 --> 1173, 720 --> 29, 1298 --> 74, 928 --> 46, 228 --> 11 )
[LOG] Average clause size reduction: 65.573 --> 8.53662 (68.847 --> 12.2417, 67.8404 --> 7.53991, 66.8768 --> 11.1103, 62.5263 --> 4.52632, 64.7059 --> 5.68326, 63.6878 --> 5.66829, 62.7188 --> 5.42857, 61.4151 --> 7.57547, 60.6258 --> 7.19632, 55.3846 --> 2.23077, 56.4348 --> 3.21739, 54.5882 --> 2.70588, 45.6 --> 2.2 )
[LOG] Overall execution time: 71.5181 sec CPU time.
[LOG] Overall execution time: 73 sec real time.
Synthesis time: 73.47 sec (Real time) / 72.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.68 sec (Real time) / 6.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 455.80 sec (Real time) / 454.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 10148 13 43 1 10079
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 76.7228 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 11694 new AND gates.
[LOG] Size before ABC: 25168 AND gates.
[LOG] Size after ABC: 11694 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 76.1477/77 sec (3.16447/4 sec, 6.47037/6 sec, 8.73699/9 sec, 3.09729/3 sec, 7.2367/7 sec, 7.68064/8 sec, 6.63086/7 sec, 7.59551/7 sec, 4.85313/5 sec, 15.9328/16 sec, 0.137269/0 sec, 0.131692/0 sec, 4.04565/4 sec, 0.434376/1 sec )
[LOG] Nr of iterations: 2882 (483, 497, 689, 23, 228, 195, 210, 173, 110, 219, 9, 12, 10, 24 )
[LOG] Total clause computation time: 10.7578/14 sec (0.504374/0.504374 sec, 0.526063/0.526063 sec, 1.29128/1.29128 sec, 0.750766/0.750766 sec, 0.287975/0.287975 sec, 0.299393/0.299393 sec, 0.338816/0.338816 sec, 0.412212/0.412212 sec, 0.999445/0.999445 sec, 3.77643/3.77643 sec, 0.031798/0.031798 sec, 0.01585/0.01585 sec, 1.2669/1.2669 sec, 0.256466/0.256466 sec )
[LOG] Total clause minimization time: 64.566/63 sec (2.64574/2.64574 sec, 5.92033/5.92033 sec, 7.41084/7.41084 sec, 2.29676/2.29676 sec, 6.8928/6.8928 sec, 7.32414/7.32414 sec, 6.23111/6.23111 sec, 7.11884/7.11884 sec, 3.78505/3.78505 sec, 12.0769/12.0769 sec, 0.028763/0.028763 sec, 0.031909/0.031909 sec, 2.70256/2.70256 sec, 0.100273/0.100273 sec )
[LOG] Total clause size reduction: 208252 --> 25168 (36632 --> 6176, 37200 --> 3843, 50912 --> 7783, 1606 --> 108, 16344 --> 1275, 13774 --> 1126, 14630 --> 1232, 11868 --> 992, 7412 --> 832, 14606 --> 1662, 528 --> 15, 715 --> 21, 576 --> 21, 1449 --> 82 )
[LOG] Average clause size reduction: 72.2595 --> 8.73282 (75.8427 --> 12.7867, 74.8491 --> 7.73239, 73.8926 --> 11.2961, 69.8261 --> 4.69565, 71.6842 --> 5.59211, 70.6359 --> 5.77436, 69.6667 --> 5.86667, 68.6012 --> 5.7341, 67.3818 --> 7.56364, 66.6941 --> 7.58904, 58.6667 --> 1.66667, 59.5833 --> 1.75, 57.6 --> 2.1, 60.375 --> 3.41667 )
[LOG] Overall execution time: 76.7288 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 79.04 sec (Real time) / 78.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.08 sec (Real time) / 7.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 613.63 sec (Real time) / 612.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 12165 15 47 1 12089
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 130.866 sec CPU time.
[LOG] Relation determinization time: 134 sec real time.
[LOG] Final circuit size: 13569 new AND gates.
[LOG] Size before ABC: 28809 AND gates.
[LOG] Size after ABC: 13569 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 129.999/130 sec (4.87106/5 sec, 10.9822/11 sec, 12.8801/13 sec, 6.7026/7 sec, 10.605/10 sec, 9.83879/10 sec, 11.2018/11 sec, 16.5308/17 sec, 11.9522/12 sec, 6.726/7 sec, 26.5869/26 sec, 0.16807/0 sec, 0.190711/1 sec, 0.150211/0 sec, 0.612085/0 sec )
[LOG] Nr of iterations: 3361 (532, 516, 686, 27, 220, 236, 208, 198, 209, 182, 311, 10, 12, 8, 6 )
[LOG] Total clause computation time: 14.5927/13 sec (0.70755/0.70755 sec, 0.79867/0.79867 sec, 2.19071/2.19071 sec, 0.759747/0.759747 sec, 0.37195/0.37195 sec, 0.462641/0.462641 sec, 0.450622/0.450622 sec, 0.382315/0.382315 sec, 0.659052/0.659052 sec, 1.51041/1.51041 sec, 5.74804/5.74804 sec, 0.022513/0.022513 sec, 0.036513/0.036513 sec, 0.015255/0.015255 sec, 0.476691/0.476691 sec )
[LOG] Total clause minimization time: 114.35/117 sec (4.14493/4.14493 sec, 10.1527/10.1527 sec, 10.6478/10.6478 sec, 5.88628/5.88628 sec, 10.171/10.171 sec, 9.3052/9.3052 sec, 10.6817/10.6817 sec, 16.0757/16.0757 sec, 11.2063/11.2063 sec, 5.13473/5.13473 sec, 20.7515/20.7515 sec, 0.045215/0.045215 sec, 0.061811/0.061811 sec, 0.04253/0.04253 sec, 0.042952/0.042952 sec )
[LOG] Total clause size reduction: 267644 --> 28809 (44604 --> 6790, 42745 --> 3637, 56170 --> 8163, 2106 --> 150, 17520 --> 1245, 18565 --> 1329, 16146 --> 1187, 15169 --> 1140, 15808 --> 1071, 13575 --> 1406, 22940 --> 2624, 657 --> 17, 792 --> 24, 497 --> 17, 350 --> 9 )
[LOG] Average clause size reduction: 79.6323 --> 8.57156 (83.8421 --> 12.7632, 82.8391 --> 7.04845, 81.8805 --> 11.8994, 78 --> 5.55556, 79.6364 --> 5.65909, 78.6653 --> 5.63136, 77.625 --> 5.70673, 76.6111 --> 5.75758, 75.6364 --> 5.1244, 74.5879 --> 7.72527, 73.7621 --> 8.4373, 65.7 --> 1.7, 66 --> 2, 62.125 --> 2.125, 58.3333 --> 1.5 )
[LOG] Overall execution time: 130.873 sec CPU time.
[LOG] Overall execution time: 134 sec real time.
Synthesis time: 133.72 sec (Real time) / 132.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.44 sec (Real time) / 7.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 555.66 sec (Real time) / 554.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 14102 17 52 1 14018
=====================  amba8c7y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9942.56 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 506.327 sec CPU time.
[LOG] Relation determinization time: 513 sec real time.
[LOG] Final circuit size: 20939 new AND gates.
[LOG] Size before ABC: 46244 AND gates.
[LOG] Size after ABC: 20939 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 504.548/506 sec (10.7147/11 sec, 23.5921/23 sec, 23.5258/24 sec, 17.1893/17 sec, 22.5181/23 sec, 30.7769/30 sec, 34.3384/35 sec, 35.4542/35 sec, 33.3339/34 sec, 27.3611/27 sec, 25.1756/25 sec, 34.4167/35 sec, 117.112/117 sec, 0.342718/1 sec, 9.73849/9 sec, 28.7478/29 sec, 29.2467/30 sec, 0.963909/1 sec )
[LOG] Nr of iterations: 5178 (714, 699, 902, 42, 245, 271, 270, 323, 242, 256, 277, 236, 622, 18, 22, 7, 19, 13 )
[LOG] Total clause computation time: 56.3442/57 sec (1.82197/1.82197 sec, 1.86549/1.86549 sec, 4.49692/4.49692 sec, 1.3095/1.3095 sec, 1.30938/1.30938 sec, 0.74111/0.74111 sec, 0.811119/0.811119 sec, 1.04196/1.04196 sec, 0.767897/0.767897 sec, 0.852923/0.852923 sec, 1.26174/1.26174 sec, 4.44461/4.44461 sec, 17.8647/17.8647 sec, 0.070385/0.070385 sec, 9.34247/9.34247 sec, 4.57381/4.57381 sec, 3.06222/3.06222 sec, 0.705952/0.705952 sec )
[LOG] Total clause minimization time: 446.096/445 sec (8.86434/8.86434 sec, 21.6763/21.6763 sec, 18.9616/18.9616 sec, 15.7927/15.7927 sec, 21.1096/21.1096 sec, 29.9368/29.9368 sec, 33.4213/33.4213 sec, 34.2938/34.2938 sec, 32.4482/32.4482 sec, 26.3863/26.3863 sec, 23.7868/23.7868 sec, 29.8416/29.8416 sec, 99.0912/99.0912 sec, 0.111695/0.111695 sec, 0.239467/0.239467 sec, 24.0149/24.0149 sec, 26.0244/26.0244 sec, 0.09537/0.09537 sec )
[LOG] Total clause size reduction: 489066 --> 46244 (71300 --> 10379, 69102 --> 5439, 88298 --> 11680, 3977 --> 219, 23424 --> 1442, 25650 --> 1578, 25286 --> 1563, 29946 --> 1928, 22172 --> 1375, 23205 --> 1397, 24840 --> 1367, 20915 --> 2373, 54648 --> 5293, 1479 --> 36, 1806 --> 77, 510 --> 17, 1512 --> 49, 996 --> 32 )
[LOG] Average clause size reduction: 94.4508 --> 8.93086 (99.8599 --> 14.5364, 98.8584 --> 7.78112, 97.8914 --> 12.949, 94.6905 --> 5.21429, 95.6082 --> 5.88571, 94.6494 --> 5.82288, 93.6519 --> 5.78889, 92.7121 --> 5.96904, 91.6198 --> 5.68182, 90.6445 --> 5.45703, 89.6751 --> 4.93502, 88.6229 --> 10.0551, 87.8585 --> 8.50965, 82.1667 --> 2, 82.0909 --> 3.5, 72.8571 --> 2.42857, 79.5789 --> 2.57895, 76.6154 --> 2.46154 )
[LOG] Overall execution time: 506.338 sec CPU time.
[LOG] Overall execution time: 513 sec real time.
Synthesis time: 512.33 sec (Real time) / 508.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.69 sec (Real time) / 8.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1509.06 sec (Real time) / 1505.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 21622 21 61 1 21522
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 400.156 sec CPU time.
[LOG] Relation determinization time: 404 sec real time.
[LOG] Final circuit size: 15503 new AND gates.
[LOG] Size before ABC: 34571 AND gates.
[LOG] Size after ABC: 15503 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 397.921/398 sec (9.75393/9 sec, 14.0702/14 sec, 18.8958/19 sec, 7.27623/8 sec, 19.4745/19 sec, 15.7038/16 sec, 26.2132/26 sec, 29.6537/30 sec, 33.581/34 sec, 34.985/35 sec, 33.2934/33 sec, 21.2893/21 sec, 50.2787/51 sec, 49.9876/50 sec, 0.239717/0 sec, 4.69125/5 sec, 14.0792/14 sec, 14.1702/14 sec, 0.284134/0 sec )
[LOG] Nr of iterations: 4058 (599, 404, 677, 38, 168, 167, 198, 195, 239, 279, 297, 234, 319, 170, 13, 22, 17, 10, 12 )
[LOG] Total clause computation time: 64.7991/66 sec (1.13219/1.13219 sec, 1.02362/1.02362 sec, 5.13995/5.13995 sec, 6.83945/6.83945 sec, 0.577296/0.577296 sec, 0.444526/0.444526 sec, 0.539508/0.539508 sec, 0.553427/0.553427 sec, 0.700775/0.700775 sec, 0.829596/0.829596 sec, 1.0318/1.0318 sec, 1.05762/1.05762 sec, 5.22816/5.22816 sec, 25.0244/25.0244 sec, 0.03001/0.03001 sec, 4.3277/4.3277 sec, 4.51321/4.51321 sec, 5.76495/5.76495 sec, 0.040917/0.040917 sec )
[LOG] Total clause minimization time: 331.277/332 sec (8.59045/8.59045 sec, 12.9978/12.9978 sec, 13.6964/13.6964 sec, 0.363082/0.363082 sec, 18.8142/18.8142 sec, 15.1774/15.1774 sec, 25.5882/25.5882 sec, 29.0087/29.0087 sec, 32.7872/32.7872 sec, 34.0566/34.0566 sec, 32.1765/32.1765 sec, 20.124/20.124 sec, 44.9347/44.9347 sec, 24.8344/24.8344 sec, 0.074483/0.074483 sec, 0.238191/0.238191 sec, 9.43842/9.43842 sec, 8.27121/8.27121 sec, 0.10468/0.10468 sec )
[LOG] Total clause size reduction: 409237 --> 34571 (63986 --> 8255, 42718 --> 2883, 70980 --> 9064, 3848 --> 182, 17201 --> 915, 16932 --> 888, 19897 --> 1056, 19400 --> 1052, 23562 --> 1288, 27244 --> 1538, 28712 --> 1538, 22368 --> 1282, 30210 --> 2781, 15886 --> 1682, 1116 --> 23, 1932 --> 55, 1456 --> 31, 810 --> 17, 979 --> 41 )
[LOG] Average clause size reduction: 100.847 --> 8.51922 (106.821 --> 13.7813, 105.738 --> 7.13614, 104.845 --> 13.3885, 101.263 --> 4.78947, 102.387 --> 5.44643, 101.389 --> 5.31737, 100.49 --> 5.33333, 99.4872 --> 5.39487, 98.5858 --> 5.38912, 97.6487 --> 5.51254, 96.6734 --> 5.17845, 95.5897 --> 5.47863, 94.7022 --> 8.71787, 93.4471 --> 9.89412, 85.8462 --> 1.76923, 87.8182 --> 2.5, 85.6471 --> 1.82353, 81 --> 1.7, 81.5833 --> 3.41667 )
[LOG] Overall execution time: 400.168 sec CPU time.
[LOG] Overall execution time: 404 sec real time.
Synthesis time: 404.29 sec (Real time) / 401.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.85 sec (Real time) / 7.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2043.57 sec (Real time) / 2039.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 16240 23 65 1 16133
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.19623 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1899 new AND gates.
[LOG] Size before ABC: 3603 AND gates.
[LOG] Size after ABC: 1898 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.1452/3 sec (0.007577/0 sec, 0.043084/0 sec, 0.088011/1 sec, 0.006588/0 sec, 0.115959/0 sec, 0.012677/0 sec, 1.25219/1 sec, 0.619116/1 sec )
[LOG] Nr of iterations: 536 (11, 9, 10, 6, 21, 11, 387, 81 )
[LOG] Total clause computation time: 0.315691/1 sec (0.00162/0.00162 sec, 0.006417/0.006417 sec, 0.026119/0.026119 sec, 0.001066/0.001066 sec, 0.045382/0.045382 sec, 0.002381/0.002381 sec, 0.103883/0.103883 sec, 0.128823/0.128823 sec )
[LOG] Total clause minimization time: 1.79741/2 sec (0.003057/0.003057 sec, 0.033929/0.033929 sec, 0.059075/0.059075 sec, 0.002264/0.002264 sec, 0.067389/0.067389 sec, 0.0073/0.0073 sec, 1.14314/1.14314 sec, 0.481258/0.481258 sec )
[LOG] Total clause size reduction: 21241 --> 3603 (460 --> 21, 360 --> 39, 396 --> 23, 215 --> 9, 840 --> 73, 410 --> 33, 15440 --> 2921, 3120 --> 484 )
[LOG] Average clause size reduction: 39.6287 --> 6.72201 (41.8182 --> 1.90909, 40 --> 4.33333, 39.6 --> 2.3, 35.8333 --> 1.5, 40 --> 3.47619, 37.2727 --> 3, 39.8966 --> 7.5478, 38.5185 --> 5.97531 )
[LOG] Overall execution time: 2.19865 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.58 sec (Real time) / 2.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.57 sec (Real time) / 7.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2133 7 31 1 2088
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 7.23502 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3194 new AND gates.
[LOG] Size before ABC: 6328 AND gates.
[LOG] Size after ABC: 3194 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.12825/7 sec (0.008972/0 sec, 0.113352/0 sec, 0.009748/0 sec, 0.500169/0 sec, 0.014814/0 sec, 0.841114/1 sec, 0.982448/1 sec, 1.16997/1 sec, 2.63747/3 sec, 0.850201/1 sec )
[LOG] Nr of iterations: 957 (6, 21, 6, 126, 9, 168, 141, 173, 228, 79 )
[LOG] Total clause computation time: 1.00624/0 sec (0.00121/0.00121 sec, 0.02176/0.02176 sec, 0.001685/0.001685 sec, 0.058388/0.058388 sec, 0.002523/0.002523 sec, 0.058609/0.058609 sec, 0.178473/0.178473 sec, 0.094135/0.094135 sec, 0.415097/0.415097 sec, 0.174357/0.174357 sec )
[LOG] Total clause minimization time: 6.0377/7 sec (0.003282/0.003282 sec, 0.087376/0.087376 sec, 0.003728/0.003728 sec, 0.436662/0.436662 sec, 0.005429/0.005429 sec, 0.774975/0.774975 sec, 0.79464/0.79464 sec, 1.06422/1.06422 sec, 2.20848/2.20848 sec, 0.658905/0.658905 sec )
[LOG] Total clause size reduction: 46251 --> 6328 (275 --> 13, 1080 --> 117, 265 --> 9, 6500 --> 1060, 408 --> 15, 8350 --> 947, 6860 --> 1105, 8256 --> 947, 10669 --> 1558, 3588 --> 557 )
[LOG] Average clause size reduction: 48.3292 --> 6.61233 (45.8333 --> 2.16667, 51.4286 --> 5.57143, 44.1667 --> 1.5, 51.5873 --> 8.4127, 45.3333 --> 1.66667, 49.7024 --> 5.6369, 48.6525 --> 7.83688, 47.7225 --> 5.47399, 46.7939 --> 6.83333, 45.4177 --> 7.05063 )
[LOG] Overall execution time: 7.23824 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.84 sec (Real time) / 7.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.82 sec (Real time) / 1.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.38 sec (Real time) / 22.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3480 9 36 1 3425
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1013.18 sec CPU time.
[LOG] Relation determinization time: 1023 sec real time.
[LOG] Final circuit size: 42576 new AND gates.
[LOG] Size before ABC: 91000 AND gates.
[LOG] Size after ABC: 42575 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1012.44/1014 sec (0.020761/0 sec, 0.52962/1 sec, 0.034384/0 sec, 2.9998/3 sec, 0.034939/0 sec, 7.38063/7 sec, 0.151153/0 sec, 26.5889/27 sec, 126.789/127 sec, 544.571/545 sec, 303.343/304 sec )
[LOG] Nr of iterations: 9101 (5, 11, 10, 16, 9, 329, 31, 1609, 2300, 3878, 903 )
[LOG] Total clause computation time: 118/112 sec (0.003044/0.003044 sec, 0.492197/0.492197 sec, 0.004737/0.004737 sec, 1.03219/1.03219 sec, 0.006435/0.006435 sec, 0.697148/0.697148 sec, 0.018426/0.018426 sec, 1.96474/1.96474 sec, 4.92111/4.92111 sec, 30.5798/30.5798 sec, 78.2798/78.2798 sec )
[LOG] Total clause minimization time: 893.782/901 sec (0.004312/0.004312 sec, 0.024881/0.024881 sec, 0.016729/0.016729 sec, 1.95473/1.95473 sec, 0.014638/0.014638 sec, 6.66745/6.66745 sec, 0.112761/0.112761 sec, 24.5904/24.5904 sec, 121.787/121.787 sec, 513.816/513.816 sec, 224.793/224.793 sec )
[LOG] Total clause size reduction: 506274 --> 91000 (256 --> 9, 630 --> 43, 558 --> 29, 915 --> 62, 480 --> 21, 19352 --> 3124, 1740 --> 153, 91656 --> 14935, 128744 --> 21067, 213235 --> 42208, 48708 --> 9349 )
[LOG] Average clause size reduction: 55.6284 --> 9.9989 (51.2 --> 1.8, 57.2727 --> 3.90909, 55.8 --> 2.9, 57.1875 --> 3.875, 53.3333 --> 2.33333, 58.8207 --> 9.49544, 56.129 --> 4.93548, 56.9646 --> 9.28216, 55.9757 --> 9.15957, 54.9858 --> 10.884, 53.9402 --> 10.3533 )
[LOG] Overall execution time: 1013.19 sec CPU time.
[LOG] Overall execution time: 1023 sec real time.
Synthesis time: 1023.60 sec (Real time) / 1016.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.03 sec (Real time) / 11.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3581.39 sec (Real time) / 3572.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 42925 11 42 1 42862
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 244.94 sec CPU time.
[LOG] Relation determinization time: 253 sec real time.
[LOG] Final circuit size: 26643 new AND gates.
[LOG] Size before ABC: 58778 AND gates.
[LOG] Size after ABC: 26643 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 244.323/245 sec (10.1852/10 sec, 16.1835/17 sec, 28.9616/29 sec, 2.2124/2 sec, 26.0686/26 sec, 29.1345/29 sec, 51.2136/52 sec, 20.2627/20 sec, 37.5504/38 sec, 0.243321/0 sec, 4.41068/4 sec, 17.6672/18 sec, 0.228886/0 sec )
[LOG] Nr of iterations: 4777 (1730, 464, 1274, 21, 298, 284, 344, 131, 191, 8, 11, 16, 5 )
[LOG] Total clause computation time: 33.2631/39 sec (0.840636/0.840636 sec, 0.863278/0.863278 sec, 3.67409/3.67409 sec, 1.90591/1.90591 sec, 0.840132/0.840132 sec, 0.779107/0.779107 sec, 0.984197/0.984197 sec, 3.57192/3.57192 sec, 11.2598/11.2598 sec, 0.022015/0.022015 sec, 4.11901/4.11901 sec, 4.3852/4.3852 sec, 0.017826/0.017826 sec )
[LOG] Total clause minimization time: 209.245/206 sec (9.31756/9.31756 sec, 15.2535/15.2535 sec, 25.1941/25.1941 sec, 0.182951/0.182951 sec, 25.0958/25.0958 sec, 28.2112/28.2112 sec, 50.0784/50.0784 sec, 16.5031/16.5031 sec, 26.0815/26.0815 sec, 0.047331/0.047331 sec, 0.129409/0.129409 sec, 13.1164/13.1164 sec, 0.03367/0.03367 sec )
[LOG] Total clause size reduction: 337236 --> 58778 (126217 --> 28109, 33336 --> 3365, 90383 --> 19124, 1400 --> 102, 20493 --> 1709, 19244 --> 1692, 22981 --> 1876, 8580 --> 1044, 12350 --> 1673, 448 --> 13, 630 --> 25, 930 --> 39, 244 --> 7 )
[LOG] Average clause size reduction: 70.5958 --> 12.3044 (72.9578 --> 16.248, 71.8448 --> 7.25216, 70.9443 --> 15.011, 66.6667 --> 4.85714, 68.7685 --> 5.7349, 67.7606 --> 5.95775, 66.8052 --> 5.45349, 65.4962 --> 7.96947, 64.6597 --> 8.75916, 56 --> 1.625, 57.2727 --> 2.27273, 58.125 --> 2.4375, 48.8 --> 1.4 )
[LOG] Overall execution time: 244.945 sec CPU time.
[LOG] Overall execution time: 253 sec real time.
Synthesis time: 253.32 sec (Real time) / 250.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.55 sec (Real time) / 8.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1226.01 sec (Real time) / 1222.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 27060 13 47 1 26987
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 680.97 sec CPU time.
[LOG] Relation determinization time: 708 sec real time.
[LOG] Final circuit size: 49859 new AND gates.
[LOG] Size before ABC: 119968 AND gates.
[LOG] Size after ABC: 49859 AND gates.
[LOG] Time for optimizing with ABC: 26 seconds.
[LOG] Total time for all control signals: 679.951/681 sec (23.8757/24 sec, 41.1212/41 sec, 108.345/109 sec, 12.6893/13 sec, 47.0774/47 sec, 66.7351/67 sec, 107.523/107 sec, 149.581/149 sec, 39.6548/40 sec, 69.2063/70 sec, 0.542016/0 sec, 0.521888/1 sec, 12.4806/12 sec, 0.597498/1 sec )
[LOG] Nr of iterations: 8403 (3710, 634, 2349, 20, 235, 301, 328, 537, 110, 138, 12, 12, 6, 11 )
[LOG] Total clause computation time: 79.5901/84 sec (1.55326/1.55326 sec, 2.03479/2.03479 sec, 11.5006/11.5006 sec, 12.0918/12.0918 sec, 1.05361/1.05361 sec, 1.40259/1.40259 sec, 1.53743/1.53743 sec, 2.69032/2.69032 sec, 6.70754/6.70754 sec, 31.8176/31.8176 sec, 0.078921/0.078921 sec, 0.061155/0.061155 sec, 6.94187/6.94187 sec, 0.118585/0.118585 sec )
[LOG] Total clause minimization time: 596.29/592 sec (22.2623/22.2623 sec, 38.931/38.931 sec, 96.5972/96.5972 sec, 0.310458/0.310458 sec, 45.7373/45.7373 sec, 65.0278/65.0278 sec, 105.678/105.678 sec, 146.569/146.569 sec, 32.5935/32.5935 sec, 37.0245/37.0245 sec, 0.106464/0.106464 sec, 0.130395/0.130395 sec, 5.20696/5.20696 sec, 0.114985/0.114985 sec )
[LOG] Total clause size reduction: 663447 --> 119968 (300429 --> 65147, 50640 --> 4896, 185492 --> 39717, 1482 --> 93, 18018 --> 1362, 22800 --> 1706, 24525 --> 1813, 39664 --> 3186, 7957 --> 757, 9864 --> 1211, 781 --> 21, 770 --> 30, 345 --> 9, 680 --> 20 )
[LOG] Average clause size reduction: 78.9536 --> 14.2768 (80.9782 --> 17.5598, 79.8738 --> 7.7224, 78.9664 --> 16.908, 74.1 --> 4.65, 76.6723 --> 5.79574, 75.7475 --> 5.66777, 74.7713 --> 5.52744, 73.8622 --> 5.93296, 72.3364 --> 6.88182, 71.4783 --> 8.77536, 65.0833 --> 1.75, 64.1667 --> 2.5, 57.5 --> 1.5, 61.8182 --> 1.81818 )
[LOG] Overall execution time: 680.976 sec CPU time.
[LOG] Overall execution time: 708 sec real time.
Synthesis time: 707.81 sec (Real time) / 702.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.03 sec (Real time) / 11.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3950.68 sec (Real time) / 3940.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 50331 15 52 1 50250
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 5013.59 sec CPU time.
[LOG] Relation determinization time: 5039 sec real time.
[LOG] Final circuit size: 142393 new AND gates.
[LOG] Size before ABC: 351990 AND gates.
[LOG] Size after ABC: 142393 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 5009/5018 sec (67.6108/68 sec, 196.102/197 sec, 894.482/896 sec, 252.738/253 sec, 300.03/301 sec, 507.804/509 sec, 600.264/601 sec, 615.274/616 sec, 820.877/822 sec, 251.589/252 sec, 494.39/495 sec, 2.16385/2 sec, 1.75737/2 sec, 1.57289/2 sec, 2.34509/2 sec )
[LOG] Nr of iterations: 21173 (7855, 661, 10012, 26, 476, 468, 353, 427, 442, 175, 223, 17, 10, 11, 17 )
[LOG] Total clause computation time: 424.98/428 sec (4.51831/4.51831 sec, 4.22814/4.22814 sec, 101.472/101.472 sec, 100.493/100.493 sec, 5.73698/5.73698 sec, 4.66829/4.66829 sec, 4.97604/4.97604 sec, 5.33667/5.33667 sec, 5.95739/5.95739 sec, 36.7052/36.7052 sec, 149.409/149.409 sec, 0.381878/0.381878 sec, 0.249325/0.249325 sec, 0.283982/0.283982 sec, 0.563784/0.563784 sec )
[LOG] Total clause minimization time: 4573.24/4580 sec (62.9419/62.9419 sec, 191.521/191.521 sec, 792.39/792.39 sec, 151.388/151.388 sec, 293.531/293.531 sec, 502.375/502.375 sec, 594.477/594.477 sec, 609.15/609.15 sec, 814.148/814.148 sec, 214.033/214.033 sec, 344.14/344.14 sec, 0.85437/0.85437 sec, 0.740616/0.740616 sec, 0.532682/0.532682 sec, 1.0188/1.0188 sec )
[LOG] Total clause size reduction: 1845024 --> 351990 (699006 --> 142253, 58080 --> 5306, 870957 --> 187861, 2150 --> 145, 40375 --> 2790, 39228 --> 2686, 29216 --> 2067, 34932 --> 2575, 35721 --> 2478, 13920 --> 1485, 17538 --> 2196, 1248 --> 47, 693 --> 20, 760 --> 23, 1200 --> 58 )
[LOG] Average clause size reduction: 87.1404 --> 16.6245 (88.9887 --> 18.1099, 87.8669 --> 8.02723, 86.9913 --> 18.7636, 82.6923 --> 5.57692, 84.8214 --> 5.86134, 83.8205 --> 5.73932, 82.7649 --> 5.85552, 81.808 --> 6.03044, 80.8167 --> 5.60633, 79.5429 --> 8.48571, 78.6457 --> 9.84753, 73.4118 --> 2.76471, 69.3 --> 2, 69.0909 --> 2.09091, 70.5882 --> 3.41176 )
[LOG] Overall execution time: 5013.6 sec CPU time.
[LOG] Overall execution time: 5039 sec real time.
Synthesis time: 5039.56 sec (Real time) / 5014.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.87 sec (Real time) / 25.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9976.92 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 142920 17 57 1 142831
=====================  amba9b5y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9970.77 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 4941.75 sec (Real time) / 4924.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.8505 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1644 new AND gates.
[LOG] Size before ABC: 3219 AND gates.
[LOG] Size after ABC: 1643 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.80391/2 sec (0.006962/0 sec, 0.022375/0 sec, 0.057622/0 sec, 0.00699/0 sec, 0.118525/0 sec, 0.012166/0 sec, 1.08381/1 sec, 0.495455/1 sec )
[LOG] Nr of iterations: 501 (8, 5, 8, 5, 35, 8, 346, 86 )
[LOG] Total clause computation time: 0.316188/0 sec (0.001248/0.001248 sec, 0.016148/0.016148 sec, 0.022681/0.022681 sec, 0.001541/0.001541 sec, 0.03531/0.03531 sec, 0.003063/0.003063 sec, 0.12402/0.12402 sec, 0.112177/0.112177 sec )
[LOG] Total clause minimization time: 1.45667/2 sec (0.002761/0.002761 sec, 0.003557/0.003557 sec, 0.03227/0.03227 sec, 0.002411/0.002411 sec, 0.080005/0.080005 sec, 0.006106/0.006106 sec, 0.954712/0.954712 sec, 0.374849/0.374849 sec )
[LOG] Total clause size reduction: 19812 --> 3219 (322 --> 19, 180 --> 16, 308 --> 18, 172 --> 7, 1428 --> 155, 287 --> 24, 13800 --> 2486, 3315 --> 494 )
[LOG] Average clause size reduction: 39.5449 --> 6.42515 (40.25 --> 2.375, 36 --> 3.2, 38.5 --> 2.25, 34.4 --> 1.4, 40.8 --> 4.42857, 35.875 --> 3, 39.8844 --> 7.18497, 38.5465 --> 5.74419 )
[LOG] Overall execution time: 1.85302 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.21 sec (Real time) / 2.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.89 sec (Real time) / 5.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1870 7 31 1 1825
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 55.7651 sec CPU time.
[LOG] Relation determinization time: 57 sec real time.
[LOG] Final circuit size: 9437 new AND gates.
[LOG] Size before ABC: 18978 AND gates.
[LOG] Size after ABC: 9437 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 55.4781/55 sec (0.027426/0 sec, 0.777817/1 sec, 0.025081/0 sec, 1.5377/1 sec, 0.032039/0 sec, 4.6196/5 sec, 2.55399/2 sec, 8.44746/9 sec, 28.2872/28 sec, 9.16972/9 sec )
[LOG] Nr of iterations: 2479 (6, 25, 9, 97, 10, 445, 112, 495, 1045, 235 )
[LOG] Total clause computation time: 6.69232/7 sec (0.004184/0.004184 sec, 0.116012/0.116012 sec, 0.004508/0.004508 sec, 0.214799/0.214799 sec, 0.005972/0.005972 sec, 0.562426/0.562426 sec, 0.783538/0.783538 sec, 0.75182/0.75182 sec, 2.2916/2.2916 sec, 1.95746/1.95746 sec )
[LOG] Total clause minimization time: 48.597/48 sec (0.014872/0.014872 sec, 0.654245/0.654245 sec, 0.012477/0.012477 sec, 1.31435/1.31435 sec, 0.01658/0.01658 sec, 4.04499/4.04499 sec, 1.75226/1.75226 sec, 7.67202/7.67202 sec, 25.9572/25.9572 sec, 7.15803/7.15803 sec )
[LOG] Total clause size reduction: 121098 --> 18978 (280 --> 13, 1320 --> 159, 432 --> 15, 5088 --> 712, 468 --> 19, 22644 --> 3517, 5550 --> 894, 24206 --> 3431, 50112 --> 8389, 10998 --> 1829 )
[LOG] Average clause size reduction: 48.8495 --> 7.65551 (46.6667 --> 2.16667, 52.8 --> 6.36, 48 --> 1.66667, 52.4536 --> 7.34021, 46.8 --> 1.9, 50.8854 --> 7.90337, 49.5536 --> 7.98214, 48.901 --> 6.93131, 47.9541 --> 8.02775, 46.8 --> 7.78298 )
[LOG] Overall execution time: 55.7697 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
Synthesis time: 57.31 sec (Real time) / 56.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.98 sec (Real time) / 6.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 269.27 sec (Real time) / 266.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9722 9 37 1 9666
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 3882.59 sec CPU time.
[LOG] Relation determinization time: 3902 sec real time.
[LOG] Final circuit size: 95092 new AND gates.
[LOG] Size before ABC: 204090 AND gates.
[LOG] Size after ABC: 95091 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 3881.12/3891 sec (0.057836/0 sec, 2.65868/3 sec, 0.081891/0 sec, 5.13255/5 sec, 0.083149/0 sec, 8.32275/9 sec, 0.216721/0 sec, 67.2699/67 sec, 303.348/304 sec, 2050.28/2056 sec, 1443.67/1447 sec )
[LOG] Nr of iterations: 18955 (5, 14, 10, 11, 8, 83, 25, 2353, 3605, 11532, 1309 )
[LOG] Total clause computation time: 463.489/463 sec (0.020761/0.020761 sec, 2.57005/2.57005 sec, 0.010565/0.010565 sec, 2.39642/2.39642 sec, 0.012484/0.012484 sec, 0.54924/0.54924 sec, 0.033369/0.033369 sec, 6.52594/6.52594 sec, 17.0913/17.0913 sec, 104.457/104.457 sec, 329.822/329.822 sec )
[LOG] Total clause minimization time: 3416.21/3427 sec (0.014028/0.014028 sec, 0.066049/0.066049 sec, 0.045284/0.045284 sec, 2.71254/2.71254 sec, 0.043658/0.043658 sec, 7.74829/7.74829 sec, 0.156011/0.156011 sec, 60.6939/60.6939 sec, 286.12/286.12 sec, 1945.38/1945.38 sec, 1113.23/1113.23 sec )
[LOG] Total clause size reduction: 1068562 --> 204090 (260 --> 12, 832 --> 61, 567 --> 29, 620 --> 35, 427 --> 17, 4920 --> 519, 1416 --> 124, 136416 --> 22624, 205428 --> 34676, 645736 --> 132690, 71940 --> 13303 )
[LOG] Average clause size reduction: 56.3736 --> 10.7671 (52 --> 2.4, 59.4286 --> 4.35714, 56.7 --> 2.9, 56.3636 --> 3.18182, 53.375 --> 2.125, 59.2771 --> 6.25301, 56.64 --> 4.96, 57.9754 --> 9.61496, 56.9842 --> 9.61886, 55.9951 --> 11.5062, 54.958 --> 10.1627 )
[LOG] Overall execution time: 3882.6 sec CPU time.
[LOG] Overall execution time: 3902 sec real time.
Synthesis time: 3902.18 sec (Real time) / 3878.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.36 sec (Real time) / 21.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9974.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 95438 11 43 1 95374
=====================  amba5f17y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9944.90 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9959.33 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9964.82 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006489 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002002/0 sec (0.002002/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000142/0 sec (0.000142/0.000142 sec )
[LOG] Total clause minimization time: 0.000116/0 sec (0.000116/0.000116 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.008686 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.037189 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008405/0 sec (0.008405/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.001862/0 sec (0.001862/0.001862 sec )
[LOG] Total clause minimization time: 0.003216/0 sec (0.003216/0.003216 sec )
[LOG] Total clause size reduction: 528 --> 14 (528 --> 14 )
[LOG] Average clause size reduction: 75.4286 --> 2 (75.4286 --> 2 )
[LOG] Overall execution time: 0.040974 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 566 3 84 1 478
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.071795 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013204/0 sec (0.013204/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.006374/0 sec (0.006374/0.006374 sec )
[LOG] Total clause minimization time: 0.0018/0 sec (0.0018/0.0018 sec )
[LOG] Total clause size reduction: 959 --> 10 (959 --> 10 )
[LOG] Average clause size reduction: 119.875 --> 1.25 (119.875 --> 1.25 )
[LOG] Overall execution time: 0.078504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 878 3 133 1 741
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010703 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002914/0 sec (0.002914/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000345/0 sec (0.000345/0.000345 sec )
[LOG] Total clause minimization time: 0.00039/0 sec (0.00039/0.00039 sec )
[LOG] Total clause size reduction: 272 --> 5 (272 --> 5 )
[LOG] Average clause size reduction: 54.4 --> 1 (54.4 --> 1 )
[LOG] Overall execution time: 0.013369 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.079012 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01907/0 sec (0.01907/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.009871/0 sec (0.009871/0.009871 sec )
[LOG] Total clause minimization time: 0.004635/0 sec (0.004635/0.004635 sec )
[LOG] Total clause size reduction: 1392 --> 16 (1392 --> 16 )
[LOG] Average clause size reduction: 107.077 --> 1.23077 (107.077 --> 1.23077 )
[LOG] Overall execution time: 0.084376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.102334 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.018648/0 sec (0.018648/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.008435/0 sec (0.008435/0.008435 sec )
[LOG] Total clause minimization time: 0.004378/0 sec (0.004378/0.004378 sec )
[LOG] Total clause size reduction: 1815 --> 15 (1815 --> 15 )
[LOG] Average clause size reduction: 151.25 --> 1.25 (151.25 --> 1.25 )
[LOG] Overall execution time: 0.110814 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011427 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003122/0 sec (0.003122/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000712/0 sec (0.000712/0.000712 sec )
[LOG] Total clause minimization time: 0.000407/0 sec (0.000407/0.000407 sec )
[LOG] Total clause size reduction: 240 --> 4 (240 --> 4 )
[LOG] Average clause size reduction: 48 --> 0.8 (48 --> 0.8 )
[LOG] Overall execution time: 0.013934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 385 3 56 1 325
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.055029 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00962/0 sec (0.00962/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.003189/0 sec (0.003189/0.003189 sec )
[LOG] Total clause minimization time: 0.002456/0 sec (0.002456/0.002456 sec )
[LOG] Total clause size reduction: 1224 --> 13 (1224 --> 13 )
[LOG] Average clause size reduction: 94.1538 --> 1 (94.1538 --> 1 )
[LOG] Overall execution time: 0.059588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 652 3 98 1 550
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001143 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000311/0 sec (0.000311/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001814 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000518/0 sec (0.000518/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002391 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00347 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001278/0 sec (0.001278/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000144/0 sec (0.000144/0.000144 sec )
[LOG] Total clause minimization time: 0.000152/0 sec (0.000152/0.000152 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.004748 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.009697 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002863/0 sec (0.002863/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.00031/0 sec (0.00031/0.00031 sec )
[LOG] Total clause minimization time: 0.000779/0 sec (0.000779/0.000779 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.011755 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009075 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004731/0 sec (0.002416/0 sec, 0.002315/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000239/0 sec (0.000101/0.000101 sec, 0.000138/0.000138 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011595 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.016066 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006805/0 sec (0.003583/0 sec, 0.003222/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 2e-06/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.021059 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003904 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001956/0 sec (0.001036/0 sec, 0.00092/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 1e-06/0 sec (0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00536 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.005595 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003096/0 sec (0.001643/0 sec, 0.001453/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 1e-06/0 sec (0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007954 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001287 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000373/0 sec (0.000373/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.001933 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001834 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00061/0 sec (0.00061/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.002667 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012361 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008687/0 sec (0.005046/0 sec, 0.003641/0 sec )
[LOG] Nr of iterations: 22 (14, 8 )
[LOG] Total clause computation time: 0.001445/0 sec (0.000735/0.000735 sec, 0.00071/0.00071 sec )
[LOG] Total clause minimization time: 0.004859/0 sec (0.00313/0.00313 sec, 0.001729/0.001729 sec )
[LOG] Total clause size reduction: 793 --> 65 (520 --> 52, 273 --> 13 )
[LOG] Average clause size reduction: 36.0455 --> 2.95455 (37.1429 --> 3.71429, 34.125 --> 1.625 )
[LOG] Overall execution time: 0.013742 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 232 2 36 1 192
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.026076 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016137/0 sec (0.008863/0 sec, 0.007274/0 sec )
[LOG] Nr of iterations: 28 (14, 14 )
[LOG] Total clause computation time: 0.002728/0 sec (0.001062/0.001062 sec, 0.001666/0.001666 sec )
[LOG] Total clause minimization time: 0.00951/0 sec (0.005843/0.005843 sec, 0.003667/0.003667 sec )
[LOG] Total clause size reduction: 1729 --> 69 (871 --> 41, 858 --> 28 )
[LOG] Average clause size reduction: 61.75 --> 2.46429 (62.2143 --> 2.92857, 61.2857 --> 2 )
[LOG] Overall execution time: 0.028335 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 365 2 63 1 298
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006059 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003435/0 sec (0.001854/0 sec, 0.001581/0 sec )
[LOG] Nr of iterations: 8 (4, 4 )
[LOG] Total clause computation time: 0.000513/0 sec (0.000298/0.000298 sec, 0.000215/0.000215 sec )
[LOG] Total clause minimization time: 0.000937/0 sec (0.000571/0.000571 sec, 0.000366/0.000366 sec )
[LOG] Total clause size reduction: 189 --> 11 (96 --> 8, 93 --> 3 )
[LOG] Average clause size reduction: 23.625 --> 1.375 (24 --> 2, 23.25 --> 0.75 )
[LOG] Overall execution time: 0.007266 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 187 2 28 1 156
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.018026 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009793/0 sec (0.005707/0 sec, 0.004086/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.001514/0 sec (0.001187/0.001187 sec, 0.000327/0.000327 sec )
[LOG] Total clause minimization time: 0.004733/0 sec (0.002729/0.002729 sec, 0.002004/0.002004 sec )
[LOG] Total clause size reduction: 580 --> 25 (424 --> 21, 156 --> 4 )
[LOG] Average clause size reduction: 44.6154 --> 1.92308 (47.1111 --> 2.33333, 39 --> 1 )
[LOG] Overall execution time: 0.019944 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 312 2 49 1 259
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010383/0 sec (0.004088/0 sec, 0.003569/0 sec, 0.002726/0 sec )
[LOG] Nr of iterations: 18 (8, 7, 3 )
[LOG] Total clause computation time: 0.001531/0 sec (0.000866/0.000866 sec, 0.000369/0.000369 sec, 0.000296/0.000296 sec )
[LOG] Total clause minimization time: 0.004633/0 sec (0.001825/0.001825 sec, 0.001762/0.001762 sec, 0.001046/0.001046 sec )
[LOG] Total clause size reduction: 620 --> 31 (294 --> 17, 246 --> 11, 80 --> 3 )
[LOG] Average clause size reduction: 34.4444 --> 1.72222 (36.75 --> 2.125, 35.1429 --> 1.57143, 26.6667 --> 1 )
[LOG] Overall execution time: 0.016768 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 272 3 36 1 230
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.059397 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 47 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03988/0 sec (0.017308/0 sec, 0.012567/0 sec, 0.010005/0 sec )
[LOG] Nr of iterations: 28 (16, 10, 2 )
[LOG] Total clause computation time: 0.00534/0 sec (0.003503/0.003503 sec, 0.00146/0.00146 sec, 0.000377/0.000377 sec )
[LOG] Total clause minimization time: 0.026767/0 sec (0.011097/0.011097 sec, 0.008531/0.008531 sec, 0.007139/0.007139 sec )
[LOG] Total clause size reduction: 1714 --> 66 (1035 --> 53, 612 --> 12, 67 --> 1 )
[LOG] Average clause size reduction: 61.2143 --> 2.35714 (64.6875 --> 3.3125, 61.2 --> 1.2, 33.5 --> 0.5 )
[LOG] Overall execution time: 0.062052 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 457 3 63 1 389
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.59671 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 410 AND gates.
[LOG] Size after ABC: 183 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.27866/3 sec (0.456563/1 sec, 1.17685/1 sec, 1.64525/1 sec )
[LOG] Nr of iterations: 89 (34, 22, 33 )
[LOG] Total clause computation time: 0.195144/0 sec (0.106576/0.106576 sec, 0.050796/0.050796 sec, 0.037772/0.037772 sec )
[LOG] Total clause minimization time: 3.04815/3 sec (0.338373/0.338373 sec, 1.11498/1.11498 sec, 1.5948/1.5948 sec )
[LOG] Total clause size reduction: 4817 --> 410 (1881 --> 193, 1176 --> 95, 1760 --> 122 )
[LOG] Average clause size reduction: 54.1236 --> 4.60674 (55.3235 --> 5.67647, 53.4545 --> 4.31818, 53.3333 --> 3.69697 )
[LOG] Overall execution time: 3.60163 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.76 sec (Real time) / 3.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 474 2 52 1 417
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3175.58 sec CPU time.
[LOG] Relation determinization time: 3180 sec real time.
[LOG] Final circuit size: 940 new AND gates.
[LOG] Size before ABC: 2175 AND gates.
[LOG] Size after ABC: 940 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3158.41/3162 sec (63.2708/63 sec, 800.874/802 sec, 2294.27/2297 sec )
[LOG] Nr of iterations: 387 (43, 91, 253 )
[LOG] Total clause computation time: 56.7868/56 sec (31.7239/31.7239 sec, 16.9628/16.9628 sec, 8.10011/8.10011 sec )
[LOG] Total clause minimization time: 3100.87/3106 sec (31.3372/31.3372 sec, 783.691/783.691 sec, 2285.84/2285.84 sec )
[LOG] Total clause size reduction: 36270 --> 2175 (4032 --> 268, 8550 --> 523, 23688 --> 1384 )
[LOG] Average clause size reduction: 93.7209 --> 5.62016 (93.7674 --> 6.23256, 93.956 --> 5.74725, 93.6285 --> 5.47036 )
[LOG] Overall execution time: 3175.66 sec CPU time.
[LOG] Overall execution time: 3180 sec real time.
Synthesis time: 3179.94 sec (Real time) / 3170.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1426 2 91 1 1330
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 4.92533 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1344 new AND gates.
[LOG] Size before ABC: 2994 AND gates.
[LOG] Size after ABC: 1344 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.17649/4 sec (0.146541/0 sec, 0.837835/1 sec, 1.52607/2 sec, 1.66604/1 sec )
[LOG] Nr of iterations: 398 (36, 119, 145, 98 )
[LOG] Total clause computation time: 0.192137/0 sec (0.018581/0.018581 sec, 0.049358/0.049358 sec, 0.05993/0.05993 sec, 0.064268/0.064268 sec )
[LOG] Total clause minimization time: 3.91218/4 sec (0.112031/0.112031 sec, 0.773136/0.773136 sec, 1.44639/1.44639 sec, 1.58063/1.58063 sec )
[LOG] Total clause size reduction: 54463 --> 2994 (4900 --> 238, 16402 --> 931, 19872 --> 1225, 13289 --> 600 )
[LOG] Average clause size reduction: 136.842 --> 7.52261 (136.111 --> 6.61111, 137.832 --> 7.82353, 137.048 --> 8.44828, 135.602 --> 6.12245 )
[LOG] Overall execution time: 4.9346 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.26 sec (Real time) / 5.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.51 sec (Real time) / 1.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2071 3 133 1 1931
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013296 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007556/0 sec (0.004012/0 sec, 0.003544/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.001012/0 sec (0.000565/0.000565 sec, 0.000447/0.000447 sec )
[LOG] Total clause minimization time: 0.003647/0 sec (0.001975/0.001975 sec, 0.001672/0.001672 sec )
[LOG] Total clause size reduction: 475 --> 41 (280 --> 26, 195 --> 15 )
[LOG] Average clause size reduction: 33.9286 --> 2.92857 (35 --> 3.25, 32.5 --> 2.5 )
[LOG] Overall execution time: 0.014886 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 256 2 36 1 217
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.076108 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 123 AND gates.
[LOG] Size after ABC: 69 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043808/0 sec (0.027466/0 sec, 0.016342/0 sec )
[LOG] Nr of iterations: 30 (23, 7 )
[LOG] Total clause computation time: 0.004667/0 sec (0.003653/0.003653 sec, 0.001014/0.001014 sec )
[LOG] Total clause minimization time: 0.033128/0 sec (0.020764/0.020764 sec, 0.012364/0.012364 sec )
[LOG] Total clause size reduction: 1870 --> 123 (1474 --> 96, 396 --> 27 )
[LOG] Average clause size reduction: 62.3333 --> 4.1 (64.087 --> 4.17391, 56.5714 --> 3.85714 )
[LOG] Overall execution time: 0.078803 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 458 2 63 1 391
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.06411 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021302/0 sec (0.007191/0 sec, 0.007147/0 sec, 0.006964/0 sec )
[LOG] Nr of iterations: 6 (1, 3, 2 )
[LOG] Total clause computation time: 0.002373/0 sec (0.001121/0.001121 sec, 0.000637/0.000637 sec, 0.000615/0.000615 sec )
[LOG] Total clause minimization time: 0.001721/0 sec (0/0 sec, 0.001034/0.001034 sec, 0.000687/0.000687 sec )
[LOG] Total clause size reduction: 299 --> 8 (0 --> 0, 200 --> 5, 99 --> 3 )
[LOG] Average clause size reduction: 49.8333 --> 1.33333 (0 --> 0, 66.6667 --> 1.66667, 49.5 --> 1.5 )
[LOG] Overall execution time: 0.070434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1110 2 96 1 1012
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.208222 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042903/0 sec (0.013424/0 sec, 0.01361/0 sec, 0.015869/0 sec )
[LOG] Nr of iterations: 9 (1, 4, 4 )
[LOG] Total clause computation time: 0.005358/0 sec (0.00279/0.00279 sec, 0.00111/0.00111 sec, 0.001458/0.001458 sec )
[LOG] Total clause minimization time: 0.005586/0 sec (0/0 sec, 0.002818/0.002818 sec, 0.002768/0.002768 sec )
[LOG] Total clause size reduction: 1029 --> 15 (0 --> 0, 516 --> 7, 513 --> 8 )
[LOG] Average clause size reduction: 114.333 --> 1.66667 (0 --> 0, 129 --> 1.75, 128.25 --> 2 )
[LOG] Overall execution time: 0.220773 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1872 2 168 1 1702
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021845/0 sec (0.00461/0 sec, 0.006448/0 sec, 0.004256/0 sec, 0.006531/0 sec )
[LOG] Nr of iterations: 23 (4, 7, 2, 10 )
[LOG] Total clause computation time: 0.003606/0 sec (0.000715/0.000715 sec, 0.001095/0.001095 sec, 0.000494/0.000494 sec, 0.001302/0.001302 sec )
[LOG] Total clause minimization time: 0.00986/0 sec (0.001799/0.001799 sec, 0.00327/0.00327 sec, 0.001676/0.001676 sec, 0.003115/0.003115 sec )
[LOG] Total clause size reduction: 1181 --> 36 (192 --> 5, 378 --> 15, 62 --> 2, 549 --> 14 )
[LOG] Average clause size reduction: 51.3478 --> 1.56522 (48 --> 1.25, 54 --> 2.14286, 31 --> 1, 54.9 --> 1.4 )
[LOG] Overall execution time: 0.034303 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 418 4 56 1 355
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.495075 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 335 new AND gates.
[LOG] Size before ABC: 545 AND gates.
[LOG] Size after ABC: 335 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.413117/0 sec (0.130505/0 sec, 0.102301/0 sec, 0.093672/0 sec, 0.086639/0 sec )
[LOG] Nr of iterations: 114 (46, 28, 24, 16 )
[LOG] Total clause computation time: 0.037974/0 sec (0.013248/0.013248 sec, 0.010328/0.010328 sec, 0.007931/0.007931 sec, 0.006467/0.006467 sec )
[LOG] Total clause minimization time: 0.354949/0 sec (0.112378/0.112378 sec, 0.087015/0.087015 sec, 0.080598/0.080598 sec, 0.074958/0.074958 sec )
[LOG] Total clause size reduction: 11542 --> 545 (4770 --> 262, 2835 --> 125, 2392 --> 88, 1545 --> 70 )
[LOG] Average clause size reduction: 101.246 --> 4.7807 (103.696 --> 5.69565, 101.25 --> 4.46429, 99.6667 --> 3.66667, 96.5625 --> 4.375 )
[LOG] Overall execution time: 0.499807 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 933 4 98 1 827
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.115449 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.026569/0 sec (0.026569/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.003857/0 sec (0.003857/0.003857 sec )
[LOG] Total clause minimization time: 0.015693/0 sec (0.015693/0.015693 sec )
[LOG] Total clause size reduction: 1776 --> 33 (1776 --> 33 )
[LOG] Average clause size reduction: 136.615 --> 2.53846 (136.615 --> 2.53846 )
[LOG] Overall execution time: 0.124209 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1252 3 144 1 1104
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.486728 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.100588/0 sec (0.100588/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.011107/0 sec (0.011107/0.011107 sec )
[LOG] Total clause minimization time: 0.076175/0 sec (0.076175/0.076175 sec )
[LOG] Total clause size reduction: 4096 --> 33 (4096 --> 33 )
[LOG] Average clause size reduction: 240.941 --> 1.94118 (240.941 --> 1.94118 )
[LOG] Overall execution time: 0.50686 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2126 3 252 1 1870
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001931/0 sec (0.001931/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000203/0 sec (0.000203/0.000203 sec )
[LOG] Total clause minimization time: 0.000303/0 sec (0.000303/0.000303 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.007342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.019375 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004758/0 sec (0.004758/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.000818/0 sec (0.000818/0.000818 sec )
[LOG] Total clause minimization time: 0.001375/0 sec (0.001375/0.001375 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.022104 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.41364 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 224 new AND gates.
[LOG] Size before ABC: 408 AND gates.
[LOG] Size after ABC: 224 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.235572/1 sec (0.16189/0 sec, 0.073682/1 sec )
[LOG] Nr of iterations: 85 (77, 8 )
[LOG] Total clause computation time: 0.068138/1 sec (0.045289/0.045289 sec, 0.022849/0.022849 sec )
[LOG] Total clause minimization time: 0.149654/0 sec (0.107763/0.107763 sec, 0.041891/0.041891 sec )
[LOG] Total clause size reduction: 13688 --> 408 (12540 --> 391, 1148 --> 17 )
[LOG] Average clause size reduction: 161.035 --> 4.8 (162.857 --> 5.07792, 143.5 --> 2.125 )
[LOG] Overall execution time: 0.423995 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1595 4 160 1 1427
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.60162 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 687 new AND gates.
[LOG] Size before ABC: 1116 AND gates.
[LOG] Size after ABC: 687 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.31891/3 sec (1.22272/2 sec, 1.09619/1 sec )
[LOG] Nr of iterations: 177 (165, 12 )
[LOG] Total clause computation time: 0.73601/1 sec (0.496617/0.496617 sec, 0.239393/0.239393 sec )
[LOG] Total clause minimization time: 1.5399/2 sec (0.706609/0.706609 sec, 0.833286/0.833286 sec )
[LOG] Total clause size reduction: 49864 --> 1116 (46740 --> 1073, 3124 --> 43 )
[LOG] Average clause size reduction: 281.718 --> 6.30508 (283.273 --> 6.50303, 260.333 --> 3.58333 )
[LOG] Overall execution time: 3.62642 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.85 sec (Real time) / 3.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 3030 4 280 1 2742
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.189209 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 260 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.162416/1 sec (0.016306/0 sec, 0.015402/1 sec, 0.046801/0 sec, 0.005436/0 sec, 0.031322/0 sec, 0.016659/0 sec, 0.013247/0 sec, 0.017243/0 sec )
[LOG] Nr of iterations: 76 (8, 13, 31, 1, 10, 2, 7, 4 )
[LOG] Total clause computation time: 0.034776/0 sec (0.004828/0.004828 sec, 0.002478/0.002478 sec, 0.007721/0.007721 sec, 0.003259/0.003259 sec, 0.006994/0.006994 sec, 0.001362/0.001362 sec, 0.002945/0.002945 sec, 0.005189/0.005189 sec )
[LOG] Total clause minimization time: 0.110757/1 sec (0.009534/0.009534 sec, 0.01108/0.01108 sec, 0.037095/0.037095 sec, 0/0 sec, 0.022121/0.022121 sec, 0.013071/0.013071 sec, 0.008059/0.008059 sec, 0.009797/0.009797 sec )
[LOG] Total clause size reduction: 2822 --> 258 (308 --> 23, 516 --> 32, 1260 --> 169, 0 --> 0, 360 --> 20, 39 --> 0, 228 --> 11, 111 --> 3 )
[LOG] Average clause size reduction: 37.1316 --> 3.39474 (38.5 --> 2.875, 39.6923 --> 2.46154, 40.6452 --> 5.45161, 0 --> 0, 36 --> 2, 19.5 --> 0, 32.5714 --> 1.57143, 27.75 --> 0.75 )
[LOG] Overall execution time: 0.190923 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 309 13 23 1 268
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.644317 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 126 new AND gates.
[LOG] Size before ABC: 251 AND gates.
[LOG] Size after ABC: 124 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.561607/1 sec (0.063983/0 sec, 0.055847/0 sec, 0.012062/0 sec, 0.036915/0 sec, 0.019077/0 sec, 0.08793/0 sec, 0.109987/0 sec, 0.058444/1 sec, 0.045695/0 sec, 0.071667/0 sec )
[LOG] Nr of iterations: 92 (20, 15, 2, 18, 3, 13, 7, 2, 6, 6 )
[LOG] Total clause computation time: 0.076822/0 sec (0.009432/0.009432 sec, 0.005757/0.005757 sec, 0.000188/0.000188 sec, 0.00667/0.00667 sec, 0.003647/0.003647 sec, 0.00921/0.00921 sec, 0.008684/0.008684 sec, 0.001152/0.001152 sec, 0.015107/0.015107 sec, 0.016975/0.016975 sec )
[LOG] Total clause minimization time: 0.451912/1 sec (0.051325/0.051325 sec, 0.046971/0.046971 sec, 0.008742/0.008742 sec, 0.027063/0.027063 sec, 0.012188/0.012188 sec, 0.07542/0.07542 sec, 0.09787/0.09787 sec, 0.053883/0.053883 sec, 0.027179/0.027179 sec, 0.051271/0.051271 sec )
[LOG] Total clause size reduction: 4001 --> 249 (988 --> 74, 714 --> 43, 50 --> 0, 833 --> 52, 96 --> 2, 564 --> 52, 276 --> 8, 45 --> 0, 220 --> 9, 215 --> 9 )
[LOG] Average clause size reduction: 43.4891 --> 2.70652 (49.4 --> 3.7, 47.6 --> 2.86667, 25 --> 0, 46.2778 --> 2.88889, 32 --> 0.666667, 43.3846 --> 4, 39.4286 --> 1.14286, 22.5 --> 0, 36.6667 --> 1.5, 35.8333 --> 1.5 )
[LOG] Overall execution time: 0.646763 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 411 15 27 1 361
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 11.7249 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1323 new AND gates.
[LOG] Size before ABC: 2663 AND gates.
[LOG] Size after ABC: 1322 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.1243/11 sec (0.347817/0 sec, 1.17182/1 sec, 0.037033/0 sec, 0.620121/1 sec, 0.190289/0 sec, 1.42196/2 sec, 1.6835/1 sec, 1.96526/2 sec, 1.24278/1 sec, 2.44373/3 sec )
[LOG] Nr of iterations: 464 (40, 125, 2, 92, 19, 37, 70, 28, 43, 8 )
[LOG] Total clause computation time: 2.11742/3 sec (0.11986/0.11986 sec, 0.223527/0.223527 sec, 0.000658/0.000658 sec, 0.064944/0.064944 sec, 0.021116/0.021116 sec, 0.184856/0.184856 sec, 0.369644/0.369644 sec, 0.235901/0.235901 sec, 0.280699/0.280699 sec, 0.61621/0.61621 sec )
[LOG] Total clause minimization time: 8.83202/7 sec (0.214438/0.214438 sec, 0.934773/0.934773 sec, 0.018222/0.018222 sec, 0.539959/0.539959 sec, 0.153023/0.153023 sec, 1.22025/1.22025 sec, 1.29401/1.29401 sec, 1.7087/1.7087 sec, 0.940771/0.940771 sec, 1.80787/1.80787 sec )
[LOG] Total clause size reduction: 24679 --> 2662 (2262 --> 195, 7068 --> 810, 56 --> 0, 5005 --> 599, 972 --> 143, 1908 --> 254, 3588 --> 317, 1377 --> 70, 2100 --> 258, 343 --> 16 )
[LOG] Average clause size reduction: 53.1875 --> 5.73707 (56.55 --> 4.875, 56.544 --> 6.48, 28 --> 0, 54.4022 --> 6.51087, 51.1579 --> 7.52632, 51.5676 --> 6.86486, 51.2571 --> 4.52857, 49.1786 --> 2.5, 48.8372 --> 6, 42.875 --> 2 )
[LOG] Overall execution time: 11.7306 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.06 sec (Real time) / 11.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.42 sec (Real time) / 13.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1634 18 30 1 1577
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.057878 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021697/0 sec (0.013315/0 sec, 0.008382/0 sec )
[LOG] Nr of iterations: 15 (11, 4 )
[LOG] Total clause computation time: 0.002945/0 sec (0.002128/0.002128 sec, 0.000817/0.000817 sec )
[LOG] Total clause minimization time: 0.006488/0 sec (0.004779/0.004779 sec, 0.001709/0.001709 sec )
[LOG] Total clause size reduction: 1310 --> 22 (1010 --> 19, 300 --> 3 )
[LOG] Average clause size reduction: 87.3333 --> 1.46667 (91.8182 --> 1.72727, 75 --> 0.75 )
[LOG] Overall execution time: 0.06524 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1205 3 96 1 1104
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.452497 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.189255/0 sec (0.047743/0 sec, 0.064272/0 sec, 0.07724/0 sec )
[LOG] Nr of iterations: 38 (9, 13, 16 )
[LOG] Total clause computation time: 0.035083/0 sec (0.011575/0.011575 sec, 0.011397/0.011397 sec, 0.012111/0.012111 sec )
[LOG] Total clause minimization time: 0.119034/0 sec (0.023808/0.023808 sec, 0.041484/0.041484 sec, 0.053742/0.053742 sec )
[LOG] Total clause size reduction: 5103 --> 118 (1176 --> 16, 1752 --> 59, 2175 --> 43 )
[LOG] Average clause size reduction: 134.289 --> 3.10526 (130.667 --> 1.77778, 134.769 --> 4.53846, 135.938 --> 2.6875 )
[LOG] Overall execution time: 0.466202 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2137 4 140 1 1990
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.218871 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085688/0 sec (0.053413/0 sec, 0.032275/0 sec )
[LOG] Nr of iterations: 21 (13, 8 )
[LOG] Total clause computation time: 0.020252/0 sec (0.008819/0.008819 sec, 0.011433/0.011433 sec )
[LOG] Total clause minimization time: 0.046876/0 sec (0.035002/0.035002 sec, 0.011874/0.011874 sec )
[LOG] Total clause size reduction: 2976 --> 46 (1884 --> 37, 1092 --> 9 )
[LOG] Average clause size reduction: 141.714 --> 2.19048 (144.923 --> 2.84615, 136.5 --> 1.125 )
[LOG] Overall execution time: 0.231826 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1685 3 152 1 1529
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.22611 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.59185/1 sec (0.216425/0 sec, 0.197509/0 sec, 0.177916/1 sec )
[LOG] Nr of iterations: 52 (15, 23, 14 )
[LOG] Total clause computation time: 0.10597/0 sec (0.032348/0.032348 sec, 0.038318/0.038318 sec, 0.035304/0.035304 sec )
[LOG] Total clause minimization time: 0.421243/1 sec (0.163543/0.163543 sec, 0.136021/0.136021 sec, 0.121679/0.121679 sec )
[LOG] Total clause size reduction: 14799 --> 147 (4242 --> 48, 6644 --> 70, 3913 --> 29 )
[LOG] Average clause size reduction: 284.596 --> 2.82692 (282.8 --> 3.2, 288.87 --> 3.04348, 279.5 --> 2.07143 )
[LOG] Overall execution time: 1.26446 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.41 sec (Real time) / 1.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.55 sec (Real time) / 1.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.09 sec (Real time) / 1.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3550 4 296 1 3248
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.017133 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00513/0 sec (0.00513/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.001141/0 sec (0.001141/0.001141 sec )
[LOG] Total clause minimization time: 0.001644/0 sec (0.001644/0.001644 sec )
[LOG] Total clause size reduction: 275 --> 8 (275 --> 8 )
[LOG] Average clause size reduction: 45.8333 --> 1.33333 (45.8333 --> 1.33333 )
[LOG] Overall execution time: 0.019594 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 406 3 51 1 351
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039808 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011387/0 sec (0.011387/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.001982/0 sec (0.001982/0.001982 sec )
[LOG] Total clause minimization time: 0.006145/0 sec (0.006145/0.006145 sec )
[LOG] Total clause size reduction: 216 --> 5 (216 --> 5 )
[LOG] Average clause size reduction: 54 --> 1.25 (54 --> 1.25 )
[LOG] Overall execution time: 0.043059 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 5.96557 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.348363/0 sec (0.348363/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.262295/0 sec (0.262295/0.262295 sec )
[LOG] Total clause minimization time: 0.046419/0 sec (0.046419/0.046419 sec )
[LOG] Total clause size reduction: 5138 --> 26 (5138 --> 26 )
[LOG] Average clause size reduction: 342.533 --> 1.73333 (342.533 --> 1.73333 )
[LOG] Overall execution time: 6.02089 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.16 sec (Real time) / 6.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.12 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.99 sec (Real time) / 3.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4540 3 363 1 4173
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 39.8518 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.1926/18 sec (18.1926/18 sec )
[LOG] Nr of iterations: 23 (23 )
[LOG] Total clause computation time: 3.34888/3 sec (3.34888/3.34888 sec )
[LOG] Total clause minimization time: 14.7661/15 sec (14.7661/14.7661 sec )
[LOG] Total clause size reduction: 10736 --> 46 (10736 --> 46 )
[LOG] Average clause size reduction: 466.783 --> 2 (466.783 --> 2 )
[LOG] Overall execution time: 39.9415 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.14 sec (Real time) / 39.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.69 sec (Real time) / 1.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.36 sec (Real time) / 16.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6001 3 484 1 5513
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.032857 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009276/0 sec (0.009276/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.003303/0 sec (0.003303/0.003303 sec )
[LOG] Total clause minimization time: 0.002301/0 sec (0.002301/0.002301 sec )
[LOG] Total clause size reduction: 455 --> 7 (455 --> 7 )
[LOG] Average clause size reduction: 75.8333 --> 1.16667 (75.8333 --> 1.16667 )
[LOG] Overall execution time: 0.037425 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 572 3 87 1 481
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.087699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021089/0 sec (0.021089/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.009541/0 sec (0.009541/0.009541 sec )
[LOG] Total clause minimization time: 0.006628/0 sec (0.006628/0.006628 sec )
[LOG] Total clause size reduction: 720 --> 8 (720 --> 8 )
[LOG] Average clause size reduction: 102.857 --> 1.14286 (102.857 --> 1.14286 )
[LOG] Overall execution time: 0.093274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027691 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009348/0 sec (0.009348/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.00267/0 sec (0.00267/0.00267 sec )
[LOG] Total clause minimization time: 0.004036/0 sec (0.004036/0.004036 sec )
[LOG] Total clause size reduction: 256 --> 7 (256 --> 7 )
[LOG] Average clause size reduction: 51.2 --> 1.4 (51.2 --> 1.4 )
[LOG] Overall execution time: 0.030392 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.13235 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044255/0 sec (0.044255/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.035953/0 sec (0.035953/0.035953 sec )
[LOG] Total clause minimization time: 0.00284/0 sec (0.00284/0.00284 sec )
[LOG] Total clause size reduction: 744 --> 12 (744 --> 12 )
[LOG] Average clause size reduction: 82.6667 --> 1.33333 (82.6667 --> 1.33333 )
[LOG] Overall execution time: 0.13725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.229531 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067356/1 sec (0.067356/1 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.019102/1 sec (0.019102/0.019102 sec )
[LOG] Total clause minimization time: 0.041503/0 sec (0.041503/0.041503 sec )
[LOG] Total clause size reduction: 1330 --> 14 (1330 --> 14 )
[LOG] Average clause size reduction: 120.909 --> 1.27273 (120.909 --> 1.27273 )
[LOG] Overall execution time: 0.236349 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 868 4 128 1 735
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 66.0407 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 59.195/59 sec (59.195/59 sec )
[LOG] Nr of iterations: 32 (32 )
[LOG] Total clause computation time: 4.01058/4 sec (4.01058/4.01058 sec )
[LOG] Total clause minimization time: 55.1392/55 sec (55.1392/55.1392 sec )
[LOG] Total clause size reduction: 9672 --> 77 (9672 --> 77 )
[LOG] Average clause size reduction: 302.25 --> 2.40625 (302.25 --> 2.40625 )
[LOG] Overall execution time: 66.0762 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.32 sec (Real time) / 66.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.61 sec (Real time) / 2.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2867 7 304 1 2555
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.105612 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029216/0 sec (0.029216/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.009376/0 sec (0.009376/0.009376 sec )
[LOG] Total clause minimization time: 0.014599/0 sec (0.014599/0.014599 sec )
[LOG] Total clause size reduction: 1710 --> 30 (1710 --> 30 )
[LOG] Average clause size reduction: 106.875 --> 1.875 (106.875 --> 1.875 )
[LOG] Overall execution time: 0.111285 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 821 5 108 1 707
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00172/0 sec (0.00172/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000144/0 sec (0.000144/0.000144 sec )
[LOG] Total clause minimization time: 0.000335/0 sec (0.000335/0.000335 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.006385 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003815/0 sec (0.003815/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000954/0 sec (0.000954/0.000954 sec )
[LOG] Total clause minimization time: 0.000909/0 sec (0.000909/0.000909 sec )
[LOG] Total clause size reduction: 110 --> 5 (110 --> 5 )
[LOG] Average clause size reduction: 36.6667 --> 1.66667 (36.6667 --> 1.66667 )
[LOG] Overall execution time: 0.014334 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 344 2 52 1 290
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.299324 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079856/0 sec (0.079856/0 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 0.013609/0 sec (0.013609/0.013609 sec )
[LOG] Total clause minimization time: 0.058385/0 sec (0.058385/0.058385 sec )
[LOG] Total clause size reduction: 2499 --> 55 (2499 --> 55 )
[LOG] Average clause size reduction: 113.591 --> 2.5 (113.591 --> 2.5 )
[LOG] Overall execution time: 0.306654 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1082 2 116 1 963
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.098024 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 47 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.045661/0 sec (0.045661/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.002519/0 sec (0.002519/0.002519 sec )
[LOG] Total clause minimization time: 0.039337/0 sec (0.039337/0.039337 sec )
[LOG] Total clause size reduction: 781 --> 69 (781 --> 69 )
[LOG] Average clause size reduction: 65.0833 --> 5.75 (65.0833 --> 5.75 )
[LOG] Overall execution time: 0.10149 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 570 2 68 1 499
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079008 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018593/0 sec (0.018593/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.004675/0 sec (0.004675/0.004675 sec )
[LOG] Total clause minimization time: 0.00837/0 sec (0.00837/0.00837 sec )
[LOG] Total clause size reduction: 1680 --> 23 (1680 --> 23 )
[LOG] Average clause size reduction: 105 --> 1.4375 (105 --> 1.4375 )
[LOG] Overall execution time: 0.08489 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 932 3 108 1 820
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029362 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009914/0 sec (0.009914/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.00185/0 sec (0.00185/0.00185 sec )
[LOG] Total clause minimization time: 0.005469/0 sec (0.005469/0.005469 sec )
[LOG] Total clause size reduction: 512 --> 16 (512 --> 16 )
[LOG] Average clause size reduction: 56.8889 --> 1.77778 (56.8889 --> 1.77778 )
[LOG] Overall execution time: 0.032054 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 439 3 60 1 375
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.075015 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011856/0 sec (0.011856/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.003453/0 sec (0.003453/0.003453 sec )
[LOG] Total clause minimization time: 0.002725/0 sec (0.002725/0.002725 sec )
[LOG] Total clause size reduction: 396 --> 8 (396 --> 8 )
[LOG] Average clause size reduction: 79.2 --> 1.6 (79.2 --> 1.6 )
[LOG] Overall execution time: 0.080639 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.698608 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.108073/0 sec (0.108073/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.08739/0 sec (0.08739/0.08739 sec )
[LOG] Total clause minimization time: 0.00745/0 sec (0.00745/0.00745 sec )
[LOG] Total clause size reduction: 1528 --> 16 (1528 --> 16 )
[LOG] Average clause size reduction: 169.778 --> 1.77778 (169.778 --> 1.77778 )
[LOG] Overall execution time: 0.712473 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.119576 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020751/0 sec (0.020751/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.008479/0 sec (0.008479/0.008479 sec )
[LOG] Total clause minimization time: 0.0056/0 sec (0.0056/0.0056 sec )
[LOG] Total clause size reduction: 432 --> 8 (432 --> 8 )
[LOG] Average clause size reduction: 86.4 --> 1.6 (86.4 --> 1.6 )
[LOG] Overall execution time: 0.126066 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.235019 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074246/0 sec (0.074246/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.035803/0 sec (0.035803/0.035803 sec )
[LOG] Total clause minimization time: 0.032025/0 sec (0.032025/0.032025 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 0.241773 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.172419 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030494/0 sec (0.030494/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.015601/0 sec (0.015601/0.015601 sec )
[LOG] Total clause minimization time: 0.007384/0 sec (0.007384/0.007384 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.179738 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.19759 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08712/1 sec (0.022563/1 sec, 0.035036/0 sec, 0.029521/0 sec )
[LOG] Nr of iterations: 32 (12, 13, 7 )
[LOG] Total clause computation time: 0.019887/0 sec (0.003566/0.003566 sec, 0.012377/0.012377 sec, 0.003944/0.003944 sec )
[LOG] Total clause minimization time: 0.045218/0 sec (0.011243/0.011243 sec, 0.015603/0.015603 sec, 0.018372/0.018372 sec )
[LOG] Total clause size reduction: 5080 --> 79 (1936 --> 21, 2100 --> 31, 1044 --> 27 )
[LOG] Average clause size reduction: 158.75 --> 2.46875 (161.333 --> 1.75, 161.538 --> 2.38462, 149.143 --> 3.85714 )
[LOG] Overall execution time: 0.207891 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1334 1 172 1 1158
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.022398 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010423/0 sec (0.004795/0 sec, 0.005628/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.002331/0 sec (0.000944/0.000944 sec, 0.001387/0.001387 sec )
[LOG] Total clause minimization time: 0.003709/0 sec (0.001678/0.001678 sec, 0.002031/0.002031 sec )
[LOG] Total clause size reduction: 636 --> 16 (384 --> 12, 252 --> 4 )
[LOG] Average clause size reduction: 53 --> 1.33333 (54.8571 --> 1.71429, 50.4 --> 0.8 )
[LOG] Overall execution time: 0.024975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 395 2 60 1 331
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 139.005 sec CPU time.
[LOG] Relation determinization time: 140 sec real time.
[LOG] Final circuit size: 1325 new AND gates.
[LOG] Size before ABC: 2397 AND gates.
[LOG] Size after ABC: 1325 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 128.375/128 sec (1.78646/2 sec, 50.7706/51 sec, 75.8183/75 sec )
[LOG] Nr of iterations: 365 (14, 191, 160 )
[LOG] Total clause computation time: 9.28174/11 sec (1.36286/1.36286 sec, 3.80247/3.80247 sec, 4.11642/4.11642 sec )
[LOG] Total clause minimization time: 118.876/117 sec (0.361573/0.361573 sec, 46.8952/46.8952 sec, 71.6189/71.6189 sec )
[LOG] Total clause size reduction: 103024 --> 2397 (3718 --> 35, 54150 --> 1318, 45156 --> 1044 )
[LOG] Average clause size reduction: 282.258 --> 6.56712 (265.571 --> 2.5, 283.508 --> 6.90052, 282.225 --> 6.525 )
[LOG] Overall execution time: 139.044 sec CPU time.
[LOG] Overall execution time: 140 sec real time.
Synthesis time: 139.55 sec (Real time) / 138.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.75 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.16 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3537 3 280 1 3251
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016533 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009829/0 sec (0.004835/0 sec, 0.004994/0 sec )
[LOG] Nr of iterations: 16 (9, 7 )
[LOG] Total clause computation time: 0.002179/0 sec (0.000749/0.000749 sec, 0.00143/0.00143 sec )
[LOG] Total clause minimization time: 0.004201/0 sec (0.00233/0.00233 sec, 0.001871/0.001871 sec )
[LOG] Total clause size reduction: 722 --> 36 (416 --> 27, 306 --> 9 )
[LOG] Average clause size reduction: 45.125 --> 2.25 (46.2222 --> 3, 43.7143 --> 1.28571 )
[LOG] Overall execution time: 0.018516 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 297 2 48 1 246
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009158 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005196/0 sec (0.002858/0 sec, 0.002338/0 sec )
[LOG] Nr of iterations: 10 (7, 3 )
[LOG] Total clause computation time: 0.000893/0 sec (0.000422/0.000422 sec, 0.000471/0.000471 sec )
[LOG] Total clause minimization time: 0.001176/0 sec (0.00083/0.00083 sec, 0.000346/0.000346 sec )
[LOG] Total clause size reduction: 446 --> 16 (336 --> 14, 110 --> 2 )
[LOG] Average clause size reduction: 44.6 --> 1.6 (48 --> 2, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.01104 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 288 2 52 1 233
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012389 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006855/0 sec (0.003565/0 sec, 0.00329/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.001786/0 sec (0.000687/0.000687 sec, 0.001099/0.001099 sec )
[LOG] Total clause minimization time: 0.002206/0 sec (0.001443/0.001443 sec, 0.000763/0.000763 sec )
[LOG] Total clause size reduction: 389 --> 16 (245 --> 13, 144 --> 3 )
[LOG] Average clause size reduction: 38.9 --> 1.6 (40.8333 --> 2.16667, 36 --> 0.75 )
[LOG] Overall execution time: 0.014069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 195
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027174 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015514/0 sec (0.008558/0 sec, 0.006956/0 sec )
[LOG] Nr of iterations: 16 (9, 7 )
[LOG] Total clause computation time: 0.003138/0 sec (0.00127/0.00127 sec, 0.001868/0.001868 sec )
[LOG] Total clause minimization time: 0.007759/0 sec (0.004975/0.004975 sec, 0.002784/0.002784 sec )
[LOG] Total clause size reduction: 904 --> 40 (520 --> 34, 384 --> 6 )
[LOG] Average clause size reduction: 56.5 --> 2.5 (57.7778 --> 3.77778, 54.8571 --> 0.857143 )
[LOG] Overall execution time: 0.029737 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 406 3 60 1 342
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.036645 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01897/0 sec (0.007753/0 sec, 0.011217/0 sec )
[LOG] Nr of iterations: 16 (8, 8 )
[LOG] Total clause computation time: 0.00419/0 sec (0.001496/0.001496 sec, 0.002694/0.002694 sec )
[LOG] Total clause minimization time: 0.00971/0 sec (0.003719/0.003719 sec, 0.005991/0.005991 sec )
[LOG] Total clause size reduction: 1001 --> 36 (504 --> 27, 497 --> 9 )
[LOG] Average clause size reduction: 62.5625 --> 2.25 (63 --> 3.375, 62.125 --> 1.125 )
[LOG] Overall execution time: 0.039347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 430 2 68 1 358
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032478 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01922/0 sec (0.012388/0 sec, 0.006832/0 sec )
[LOG] Nr of iterations: 17 (13, 4 )
[LOG] Total clause computation time: 0.003562/0 sec (0.001834/0.001834 sec, 0.001728/0.001728 sec )
[LOG] Total clause minimization time: 0.01086/0 sec (0.008144/0.008144 sec, 0.002716/0.002716 sec )
[LOG] Total clause size reduction: 972 --> 65 (780 --> 61, 192 --> 4 )
[LOG] Average clause size reduction: 57.1765 --> 3.82353 (60 --> 4.69231, 48 --> 1 )
[LOG] Overall execution time: 0.035043 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 419 3 60 1 354
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.463409 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.214219/1 sec (0.041894/1 sec, 0.105966/0 sec, 0.066359/0 sec )
[LOG] Nr of iterations: 44 (12, 24, 8 )
[LOG] Total clause computation time: 0.051961/1 sec (0.010857/0.010857 sec, 0.029174/0.029174 sec, 0.01193/0.01193 sec )
[LOG] Total clause minimization time: 0.131059/0 sec (0.019979/0.019979 sec, 0.066678/0.066678 sec, 0.044402/0.044402 sec )
[LOG] Total clause size reduction: 9844 --> 100 (2651 --> 24, 5520 --> 65, 1673 --> 11 )
[LOG] Average clause size reduction: 223.727 --> 2.27273 (220.917 --> 2, 230 --> 2.70833, 209.125 --> 1.375 )
[LOG] Overall execution time: 0.480577 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1788 2 236 1 1547
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033764 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018036/0 sec (0.008062/0 sec, 0.009974/0 sec )
[LOG] Nr of iterations: 22 (13, 9 )
[LOG] Total clause computation time: 0.005041/0 sec (0.001822/0.001822 sec, 0.003219/0.003219 sec )
[LOG] Total clause minimization time: 0.008107/0 sec (0.003821/0.003821 sec, 0.004286/0.004286 sec )
[LOG] Total clause size reduction: 1452 --> 53 (876 --> 36, 576 --> 17 )
[LOG] Average clause size reduction: 66 --> 2.40909 (67.3846 --> 2.76923, 64 --> 1.88889 )
[LOG] Overall execution time: 0.036504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 445 3 68 1 372
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.693186 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.455108/0 sec (0.093977/0 sec, 0.146446/0 sec, 0.091899/0 sec, 0.122786/0 sec )
[LOG] Nr of iterations: 63 (19, 22, 15, 7 )
[LOG] Total clause computation time: 0.131261/0 sec (0.018044/0.018044 sec, 0.031563/0.031563 sec, 0.023163/0.023163 sec, 0.058491/0.058491 sec )
[LOG] Total clause minimization time: 0.280186/0 sec (0.06533/0.06533 sec, 0.104926/0.104926 sec, 0.05848/0.05848 sec, 0.05145/0.05145 sec )
[LOG] Total clause size reduction: 13739 --> 150 (4212 --> 35, 4893 --> 72, 3248 --> 31, 1386 --> 12 )
[LOG] Average clause size reduction: 218.079 --> 2.38095 (221.684 --> 1.84211, 222.409 --> 3.27273, 216.533 --> 2.06667, 198 --> 1.71429 )
[LOG] Overall execution time: 0.70943 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1782 2 228 1 1548
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 1.85147 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 335 new AND gates.
[LOG] Size before ABC: 721 AND gates.
[LOG] Size after ABC: 335 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.898981/1 sec (0.146645/0 sec, 0.194545/0 sec, 0.557791/1 sec )
[LOG] Nr of iterations: 208 (40, 72, 96 )
[LOG] Total clause computation time: 0.228811/0 sec (0.017483/0.017483 sec, 0.045578/0.045578 sec, 0.16575/0.16575 sec )
[LOG] Total clause minimization time: 0.608107/1 sec (0.108392/0.108392 sec, 0.127562/0.127562 sec, 0.372153/0.372153 sec )
[LOG] Total clause size reduction: 77844 --> 721 (14859 --> 169, 26980 --> 187, 36005 --> 365 )
[LOG] Average clause size reduction: 374.25 --> 3.46635 (371.475 --> 4.225, 374.722 --> 2.59722, 375.052 --> 3.80208 )
[LOG] Overall execution time: 1.88987 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 2.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3186 2 376 1 2805
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.227629 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114581/1 sec (0.030204/1 sec, 0.060722/0 sec, 0.023655/0 sec )
[LOG] Nr of iterations: 44 (15, 23, 6 )
[LOG] Total clause computation time: 0.026163/0 sec (0.005957/0.005957 sec, 0.012943/0.012943 sec, 0.007263/0.007263 sec )
[LOG] Total clause minimization time: 0.062899/1 sec (0.015224/0.015224 sec, 0.03954/0.03954 sec, 0.008135/0.008135 sec )
[LOG] Total clause size reduction: 8988 --> 100 (3080 --> 27, 4818 --> 66, 1090 --> 7 )
[LOG] Average clause size reduction: 204.273 --> 2.27273 (205.333 --> 1.8, 209.478 --> 2.86957, 181.667 --> 1.16667 )
[LOG] Overall execution time: 0.242071 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1617 1 216 1 1397
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033026 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019238/0 sec (0.006585/0 sec, 0.012653/0 sec )
[LOG] Nr of iterations: 24 (12, 12 )
[LOG] Total clause computation time: 0.005705/0 sec (0.001878/0.001878 sec, 0.003827/0.003827 sec )
[LOG] Total clause minimization time: 0.008776/0 sec (0.002365/0.002365 sec, 0.006411/0.006411 sec )
[LOG] Total clause size reduction: 1573 --> 54 (792 --> 25, 781 --> 29 )
[LOG] Average clause size reduction: 65.5417 --> 2.25 (66 --> 2.08333, 65.0833 --> 2.41667 )
[LOG] Overall execution time: 0.035688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 438 2 68 1 366
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.076995 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.035135/0 sec (0.010613/0 sec, 0.024522/0 sec )
[LOG] Nr of iterations: 21 (9, 12 )
[LOG] Total clause computation time: 0.013318/0 sec (0.003699/0.003699 sec, 0.009619/0.009619 sec )
[LOG] Total clause minimization time: 0.014123/0 sec (0.003022/0.003022 sec, 0.011101/0.011101 sec )
[LOG] Total clause size reduction: 1661 --> 37 (704 --> 16, 957 --> 21 )
[LOG] Average clause size reduction: 79.0952 --> 1.7619 (78.2222 --> 1.77778, 79.75 --> 1.75 )
[LOG] Overall execution time: 0.080971 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 635 3 84 1 546
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 7.07102 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 399 new AND gates.
[LOG] Size before ABC: 835 AND gates.
[LOG] Size after ABC: 399 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.26128/5 sec (2.69564/2 sec, 2.56564/3 sec )
[LOG] Nr of iterations: 106 (85, 21 )
[LOG] Total clause computation time: 1.13181/2 sec (0.332499/0.332499 sec, 0.799307/0.799307 sec )
[LOG] Total clause minimization time: 4.07778/3 sec (2.3395/2.3395 sec, 1.73828/1.73828 sec )
[LOG] Total clause size reduction: 28788 --> 835 (23268 --> 801, 5520 --> 34 )
[LOG] Average clause size reduction: 271.585 --> 7.87736 (273.741 --> 9.42353, 262.857 --> 1.61905 )
[LOG] Overall execution time: 7.0977 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.29 sec (Real time) / 7.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.66 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3072 3 272 1 2795
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 6.57395 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 69 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.17117/4 sec (0.772783/1 sec, 2.39839/3 sec )
[LOG] Nr of iterations: 38 (11, 27 )
[LOG] Total clause computation time: 0.996827/1 sec (0.38758/0.38758 sec, 0.609247/0.609247 sec )
[LOG] Total clause minimization time: 2.10344/3 sec (0.35167/0.35167 sec, 1.75177/1.75177 sec )
[LOG] Total clause size reduction: 12394 --> 101 (3450 --> 18, 8944 --> 83 )
[LOG] Average clause size reduction: 326.158 --> 2.65789 (313.636 --> 1.63636, 331.259 --> 3.07407 )
[LOG] Overall execution time: 6.61668 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.77 sec (Real time) / 6.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.26 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.14 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4280 3 340 1 3935
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 4.93907 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 200 new AND gates.
[LOG] Size before ABC: 353 AND gates.
[LOG] Size after ABC: 200 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.011/4 sec (0.53328/1 sec, 0.847163/0 sec, 0.495706/1 sec, 0.705574/1 sec, 1.42927/1 sec )
[LOG] Nr of iterations: 97 (18, 32, 18, 22, 7 )
[LOG] Total clause computation time: 1.2974/2 sec (0.101239/0.101239 sec, 0.139329/0.139329 sec, 0.201873/0.201873 sec, 0.196399/0.196399 sec, 0.658557/0.658557 sec )
[LOG] Total clause minimization time: 2.60747/1 sec (0.410925/0.410925 sec, 0.68606/0.68606 sec, 0.274529/0.274529 sec, 0.486652/0.486652 sec, 0.749308/0.749308 sec )
[LOG] Total clause size reduction: 3160 --> 353 (612 --> 56, 1085 --> 131, 578 --> 61, 693 --> 87, 192 --> 18 )
[LOG] Average clause size reduction: 32.5773 --> 3.63918 (34 --> 3.11111, 33.9062 --> 4.09375, 32.1111 --> 3.38889, 31.5 --> 3.95455, 27.4286 --> 2.57143 )
[LOG] Overall execution time: 4.94649 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.11 sec (Real time) / 5.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.58 sec (Real time) / 1.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 542 12 19 1 506
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 3175.45 sec CPU time.
[LOG] Relation determinization time: 3181 sec real time.
[LOG] Final circuit size: 3133 new AND gates.
[LOG] Size before ABC: 6444 AND gates.
[LOG] Size after ABC: 3133 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3097.17/3103 sec (392.819/394 sec, 977.459/979 sec, 267.789/268 sec, 422.71/424 sec, 1036.39/1038 sec )
[LOG] Nr of iterations: 963 (261, 360, 160, 176, 6 )
[LOG] Total clause computation time: 1162.76/1162 sec (145.118/145.118 sec, 69.8567/69.8567 sec, 77.8661/77.8661 sec, 55.1921/55.1921 sec, 814.73/814.73 sec )
[LOG] Total clause minimization time: 1931.66/1939 sec (247.187/247.187 sec, 907.074/907.074 sec, 189.344/189.344 sec, 366.985/366.985 sec, 221.065/221.065 sec )
[LOG] Total clause size reduction: 44762 --> 6444 (12480 --> 1805, 16873 --> 2548, 7314 --> 987, 7875 --> 1095, 220 --> 9 )
[LOG] Average clause size reduction: 46.4818 --> 6.69159 (47.8161 --> 6.91571, 46.8694 --> 7.07778, 45.7125 --> 6.16875, 44.7443 --> 6.22159, 36.6667 --> 1.5 )
[LOG] Overall execution time: 3175.63 sec CPU time.
[LOG] Overall execution time: 3181 sec real time.
Synthesis time: 3181.34 sec (Real time) / 3170.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.20 sec (Real time) / 3.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1812.16 sec (Real time) / 1807.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 3609 18 25 1 3561
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 1.50816 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 137 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.32416/1 sec (0.020489/0 sec, 0.047365/0 sec, 0.015612/0 sec, 0.015806/0 sec, 0.013733/0 sec, 0.016042/0 sec, 0.015803/0 sec, 0.016157/0 sec, 0.016159/0 sec, 0.015173/0 sec, 0.014064/0 sec, 0.015853/0 sec, 0.01598/0 sec, 0.015847/0 sec, 0.015908/0 sec, 0.015953/0 sec, 0.01622/0 sec, 0.016176/0 sec, 0.014519/0 sec, 0.018047/0 sec, 0.013898/0 sec, 0.013496/0 sec, 0.016122/0 sec, 0.01589/0 sec, 0.015898/0 sec, 0.016041/0 sec, 0.015986/0 sec, 0.016076/0 sec, 0.015992/0 sec, 0.015986/0 sec, 0.016154/0 sec, 0.016016/0 sec, 0.016142/0 sec, 0.015801/0 sec, 0.016143/0 sec, 0.015935/1 sec, 0.015998/0 sec, 0.016009/0 sec, 0.015917/0 sec, 0.014914/0 sec, 0.015954/0 sec, 0.015705/0 sec, 0.015644/0 sec, 0.015664/0 sec, 0.01583/0 sec, 0.015667/0 sec, 0.015596/0 sec, 0.01599/0 sec, 0.016163/0 sec, 0.015817/0 sec, 0.01593/0 sec, 0.016678/0 sec, 0.01569/0 sec, 0.015693/0 sec, 0.015698/0 sec, 0.015778/0 sec, 0.015685/0 sec, 0.015739/0 sec, 0.015737/0 sec, 0.015473/0 sec, 0.015443/0 sec, 0.015365/0 sec, 0.015494/0 sec, 0.015435/0 sec, 0.015421/0 sec, 0.015634/0 sec, 0.015467/0 sec, 0.015415/0 sec, 0.015362/0 sec, 0.015419/0 sec, 0.015473/0 sec, 0.015448/0 sec, 0.015531/0 sec, 0.017121/0 sec, 0.015685/0 sec, 0.018673/0 sec, 0.019128/0 sec, 0.018994/0 sec, 0.019038/0 sec, 0.016626/0 sec, 0.016539/0 sec )
[LOG] Nr of iterations: 125 (3, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.237613/0 sec (0.003409/0.003409 sec, 0.009664/0.009664 sec, 0.001975/0.001975 sec, 0.001992/0.001992 sec, 0.001797/0.001797 sec, 0.002104/0.002104 sec, 0.002195/0.002195 sec, 0.002229/0.002229 sec, 0.001952/0.001952 sec, 0.002933/0.002933 sec, 0.001785/0.001785 sec, 0.002191/0.002191 sec, 0.002123/0.002123 sec, 0.002012/0.002012 sec, 0.001847/0.001847 sec, 0.002107/0.002107 sec, 0.002203/0.002203 sec, 0.002253/0.002253 sec, 0.002142/0.002142 sec, 0.001636/0.001636 sec, 0.000744/0.000744 sec, 0.000742/0.000742 sec, 0.001484/0.001484 sec, 0.00334/0.00334 sec, 0.00327/0.00327 sec, 0.003287/0.003287 sec, 0.003457/0.003457 sec, 0.003346/0.003346 sec, 0.003339/0.003339 sec, 0.003286/0.003286 sec, 0.003467/0.003467 sec, 0.00356/0.00356 sec, 0.003484/0.003484 sec, 0.003248/0.003248 sec, 0.003419/0.003419 sec, 0.003363/0.003363 sec, 0.00335/0.00335 sec, 0.003392/0.003392 sec, 0.00323/0.00323 sec, 0.002482/0.002482 sec, 0.003257/0.003257 sec, 0.003214/0.003214 sec, 0.003288/0.003288 sec, 0.003355/0.003355 sec, 0.003308/0.003308 sec, 0.003238/0.003238 sec, 0.003216/0.003216 sec, 0.003398/0.003398 sec, 0.003329/0.003329 sec, 0.003342/0.003342 sec, 0.003339/0.003339 sec, 0.003608/0.003608 sec, 0.003283/0.003283 sec, 0.003284/0.003284 sec, 0.003251/0.003251 sec, 0.003275/0.003275 sec, 0.003264/0.003264 sec, 0.003287/0.003287 sec, 0.003223/0.003223 sec, 0.003018/0.003018 sec, 0.00293/0.00293 sec, 0.002891/0.002891 sec, 0.002936/0.002936 sec, 0.002975/0.002975 sec, 0.002926/0.002926 sec, 0.003199/0.003199 sec, 0.002975/0.002975 sec, 0.002965/0.002965 sec, 0.002965/0.002965 sec, 0.002954/0.002954 sec, 0.002971/0.002971 sec, 0.002996/0.002996 sec, 0.002979/0.002979 sec, 0.003241/0.003241 sec, 0.003113/0.003113 sec, 0.003234/0.003234 sec, 0.003129/0.003129 sec, 0.003115/0.003115 sec, 0.003574/0.003574 sec, 0.001829/0.001829 sec, 0.0021/0.0021 sec )
[LOG] Total clause minimization time: 0.078809/0 sec (0.004022/0.004022 sec, 0.025885/0.025885 sec, 0.001779/0.001779 sec, 0.001689/0.001689 sec, 0/0 sec, 0.001617/0.001617 sec, 0.00155/0.00155 sec, 0.001843/0.001843 sec, 0.00202/0.00202 sec, 0/0 sec, 0/0 sec, 0.001558/0.001558 sec, 0.001671/0.001671 sec, 0.001758/0.001758 sec, 0.001717/0.001717 sec, 0.001689/0.001689 sec, 0.001748/0.001748 sec, 0.001651/0.001651 sec, 0/0 sec, 0.004299/0.004299 sec, 0.00095/0.00095 sec, 0.00072/0.00072 sec, 0.002473/0.002473 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001969/0.001969 sec, 0/0 sec, 0.002763/0.002763 sec, 0.003372/0.003372 sec, 0.003351/0.003351 sec, 0.002835/0.002835 sec, 0.002122/0.002122 sec, 0.001758/0.001758 sec )
[LOG] Total clause size reduction: 21458 --> 63 (1012 --> 2, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 171.664 --> 0.504 (337.333 --> 0.666667, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 1.52631 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.68 sec (Real time) / 1.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2472 98 327 1 2044
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 1.30411 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 128 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.15653/1 sec (0.032241/0 sec, 0.017119/0 sec, 0.016046/0 sec, 0.013701/0 sec, 0.013614/0 sec, 0.014703/0 sec, 0.014557/0 sec, 0.014368/0 sec, 0.014976/0 sec, 0.012053/0 sec, 0.016101/0 sec, 0.015564/0 sec, 0.014711/0 sec, 0.015496/0 sec, 0.015464/0 sec, 0.017801/0 sec, 0.012249/0 sec, 0.013482/1 sec, 0.012019/0 sec, 0.013118/0 sec, 0.012159/0 sec, 0.013372/0 sec, 0.013626/0 sec, 0.012997/0 sec, 0.012921/0 sec, 0.012291/0 sec, 0.013379/0 sec, 0.012365/0 sec, 0.012387/0 sec, 0.012259/0 sec, 0.012736/0 sec, 0.012101/0 sec, 0.013279/0 sec, 0.012901/0 sec, 0.012317/0 sec, 0.012853/0 sec, 0.012129/0 sec, 0.01341/0 sec, 0.012884/0 sec, 0.012106/0 sec, 0.013729/0 sec, 0.012156/0 sec, 0.012463/0 sec, 0.012194/0 sec, 0.0132/0 sec, 0.013578/0 sec, 0.012996/0 sec, 0.012516/0 sec, 0.012574/0 sec, 0.014902/0 sec, 0.014745/0 sec, 0.015319/0 sec, 0.013223/0 sec, 0.015376/0 sec, 0.015861/0 sec, 0.015496/0 sec, 0.016046/0 sec, 0.013332/0 sec, 0.013916/0 sec, 0.013358/0 sec, 0.013946/0 sec, 0.014002/0 sec, 0.013912/0 sec, 0.013688/0 sec, 0.014335/0 sec, 0.01346/0 sec, 0.013721/0 sec, 0.013711/0 sec, 0.012955/0 sec, 0.014073/0 sec, 0.012769/0 sec, 0.013579/0 sec, 0.013728/0 sec, 0.013398/0 sec, 0.013725/0 sec, 0.012812/0 sec, 0.036271/0 sec, 0.013285/0 sec, 0.011856/0 sec, 0.024945/0 sec, 0.011527/0 sec )
[LOG] Nr of iterations: 135 (6, 4, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 11, 1 )
[LOG] Total clause computation time: 0.23632/0 sec (0.004417/0.004417 sec, 0.002717/0.002717 sec, 0.002314/0.002314 sec, 0.001859/0.001859 sec, 0.001632/0.001632 sec, 0.001765/0.001765 sec, 0.002079/0.002079 sec, 0.001643/0.001643 sec, 0.002898/0.002898 sec, 0.002605/0.002605 sec, 0.002354/0.002354 sec, 0.002438/0.002438 sec, 0.002243/0.002243 sec, 0.002473/0.002473 sec, 0.002278/0.002278 sec, 0.003514/0.003514 sec, 0.002656/0.002656 sec, 0.003897/0.003897 sec, 0.002396/0.002396 sec, 0.003493/0.003493 sec, 0.002584/0.002584 sec, 0.003751/0.003751 sec, 0.003758/0.003758 sec, 0.003288/0.003288 sec, 0.003261/0.003261 sec, 0.002569/0.002569 sec, 0.003745/0.003745 sec, 0.002699/0.002699 sec, 0.002704/0.002704 sec, 0.00258/0.00258 sec, 0.003067/0.003067 sec, 0.002429/0.002429 sec, 0.003585/0.003585 sec, 0.003233/0.003233 sec, 0.00265/0.00265 sec, 0.003177/0.003177 sec, 0.002432/0.002432 sec, 0.00373/0.00373 sec, 0.003183/0.003183 sec, 0.00236/0.00236 sec, 0.004012/0.004012 sec, 0.002414/0.002414 sec, 0.002756/0.002756 sec, 0.002404/0.002404 sec, 0.003394/0.003394 sec, 0.00376/0.00376 sec, 0.003196/0.003196 sec, 0.002659/0.002659 sec, 0.00275/0.00275 sec, 0.002041/0.002041 sec, 0.001787/0.001787 sec, 0.001827/0.001827 sec, 0.003197/0.003197 sec, 0.001852/0.001852 sec, 0.002332/0.002332 sec, 0.002178/0.002178 sec, 0.002565/0.002565 sec, 0.003128/0.003128 sec, 0.003805/0.003805 sec, 0.003061/0.003061 sec, 0.00368/0.00368 sec, 0.003781/0.003781 sec, 0.003706/0.003706 sec, 0.003468/0.003468 sec, 0.004221/0.004221 sec, 0.003119/0.003119 sec, 0.003522/0.003522 sec, 0.003525/0.003525 sec, 0.002794/0.002794 sec, 0.00401/0.00401 sec, 0.002758/0.002758 sec, 0.003575/0.003575 sec, 0.003746/0.003746 sec, 0.003373/0.003373 sec, 0.003714/0.003714 sec, 0.002808/0.002808 sec, 0.005592/0.005592 sec, 0.000575/0.000575 sec, 0.000585/0.000585 sec, 0.004925/0.004925 sec, 0.001269/0.001269 sec )
[LOG] Total clause minimization time: 0.124908/0 sec (0.017266/0.017266 sec, 0.004895/0.004895 sec, 0.004378/0.004378 sec, 0.002508/0.002508 sec, 0.00268/0.00268 sec, 0.003665/0.003665 sec, 0.003175/0.003175 sec, 0.003362/0.003362 sec, 0.002631/0.002631 sec, 0/0 sec, 0.004047/0.004047 sec, 0.003613/0.003613 sec, 0.002882/0.002882 sec, 0.003401/0.003401 sec, 0.00347/0.00347 sec, 0.004697/0.004697 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003146/0.003146 sec, 0.003231/0.003231 sec, 0.003533/0.003533 sec, 0/0 sec, 0.00347/0.00347 sec, 0.00339/0.00339 sec, 0.003301/0.003301 sec, 0.003307/0.003307 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.020855/0.020855 sec, 0.002738/0.002738 sec, 0.001242/0.001242 sec, 0.010025/0.010025 sec, 0/0 sec )
[LOG] Total clause size reduction: 20251 --> 108 (2100 --> 35, 1257 --> 3, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 2, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 3410 --> 21, 0 --> 0 )
[LOG] Average clause size reduction: 150.007 --> 0.8 (350 --> 5.83333, 314.25 --> 0.75, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 1, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 310 --> 1.90909, 0 --> 0 )
[LOG] Overall execution time: 1.31794 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.46 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2092 98 241 1 1749
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.14222 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.122662/0 sec (0.007873/0 sec, 0.005751/0 sec, 0.005581/0 sec, 0.005484/0 sec, 0.004865/0 sec, 0.004654/0 sec, 0.004769/0 sec, 0.004842/0 sec, 0.004894/0 sec, 0.004689/0 sec, 0.00465/0 sec, 0.00461/0 sec, 0.004465/0 sec, 0.004469/0 sec, 0.004775/0 sec, 0.004515/0 sec, 0.004464/0 sec, 0.004776/0 sec, 0.004784/0 sec, 0.007956/0 sec, 0.004355/0 sec, 0.004136/0 sec, 0.006773/0 sec, 0.004532/0 sec )
[LOG] Nr of iterations: 41 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 6, 1 )
[LOG] Total clause computation time: 0.024323/0 sec (0.001249/0.001249 sec, 0.000885/0.000885 sec, 0.000805/0.000805 sec, 0.000765/0.000765 sec, 0.001289/0.001289 sec, 0.001128/0.001128 sec, 0.001252/0.001252 sec, 0.001311/0.001311 sec, 0.001295/0.001295 sec, 0.001171/0.001171 sec, 0.001094/0.001094 sec, 0.001095/0.001095 sec, 0.000922/0.000922 sec, 0.00093/0.00093 sec, 0.001241/0.001241 sec, 0.000964/0.000964 sec, 0.000926/0.000926 sec, 0.001246/0.001246 sec, 0.001241/0.001241 sec, 0.001051/0.001051 sec, 0.000223/0.000223 sec, 0.000231/0.000231 sec, 0.001212/0.001212 sec, 0.000797/0.000797 sec )
[LOG] Total clause minimization time: 0.012678/0 sec (0.002804/0.002804 sec, 0.00138/0.00138 sec, 0.001235/0.001235 sec, 0.001172/0.001172 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003338/0.003338 sec, 0.0005/0.0005 sec, 0.000318/0.000318 sec, 0.001931/0.001931 sec, 0/0 sec )
[LOG] Total clause size reduction: 1992 --> 38 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 565 --> 18, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 48.5854 --> 0.926829 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 94.1667 --> 3, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.146913 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 737 28 80 1 628
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.110763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096049/0 sec (0.006087/0 sec, 0.004669/0 sec, 0.004766/0 sec, 0.004707/0 sec, 0.003619/0 sec, 0.003663/0 sec, 0.003396/0 sec, 0.003393/0 sec, 0.00375/0 sec, 0.003629/0 sec, 0.00372/0 sec, 0.003418/0 sec, 0.003829/0 sec, 0.003723/0 sec, 0.003399/0 sec, 0.003469/0 sec, 0.003746/0 sec, 0.003867/0 sec, 0.003882/0 sec, 0.006155/0 sec, 0.003645/0 sec, 0.003183/0 sec, 0.004875/0 sec, 0.003459/0 sec )
[LOG] Nr of iterations: 40 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1 )
[LOG] Total clause computation time: 0.021976/0 sec (0.00119/0.00119 sec, 0.001044/0.001044 sec, 0.000936/0.000936 sec, 0.001104/0.001104 sec, 0.001023/0.001023 sec, 0.001063/0.001063 sec, 0.000777/0.000777 sec, 0.000768/0.000768 sec, 0.001101/0.001101 sec, 0.000989/0.000989 sec, 0.001087/0.001087 sec, 0.000764/0.000764 sec, 0.001168/0.001168 sec, 0.001065/0.001065 sec, 0.000728/0.000728 sec, 0.000802/0.000802 sec, 0.001083/0.001083 sec, 0.001195/0.001195 sec, 0.00121/0.00121 sec, 0.000877/0.000877 sec, 0.00018/0.00018 sec, 0.000184/0.000184 sec, 0.000952/0.000952 sec, 0.000686/0.000686 sec )
[LOG] Total clause minimization time: 0.010444/0 sec (0.002203/0.002203 sec, 0.001049/0.001049 sec, 0.001247/0.001247 sec, 0.000974/0.000974 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002652/0.002652 sec, 0.000778/0.000778 sec, 0.000303/0.000303 sec, 0.001238/0.001238 sec, 0/0 sec )
[LOG] Total clause size reduction: 1306 --> 36 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 32.65 --> 0.9 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.114212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 551 16 56 1 478
