{
  "Top": "compensator",
  "RtlTop": "compensator",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_resource compensator ",
      "set_directive_allocation compensator DSP_Macro -limit 25 -type core"
    ],
    "DirectiveInfo": [
      "resource compensator {{variable positionBooleanTextRequiredt_fine} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredvar1_s32} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredvar2_s32} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredvar1_s64} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredvar2_s64} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredp_fine} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredpres_comp_var} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredhum_comp_var} {core DSP_Macro}} {}",
      "resource compensator {{variable positionBooleanTextRequiredtemp_comp_var} {core DSP_Macro}} {}",
      "allocation compensator {{instances positionBooleanTextRequiredDSP_Macro} {limit 25} {core positionBoolean0type}} {}"
    ]
  },
  "Args": {
    "temp_comp": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "s_axi_compensator_io",
        "registerRefs": ["temp_comp"]
      }
    },
    "pres_comp": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "s_axi_compensator_io",
        "registerRefs": ["pres_comp"]
      }
    },
    "hum_comp": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "s_axi_compensator_io",
        "registerRefs": ["hum_comp"]
      }
    },
    "temp_raw": {
      "index": "3",
      "type": {
        "dataType": "int32",
        "dataWidth": "32",
        "interfaceRef": "s_axi_compensator_io",
        "registerRefs": ["temp_raw"]
      }
    },
    "pres_raw": {
      "index": "4",
      "type": {
        "dataType": "int32",
        "dataWidth": "32",
        "interfaceRef": "s_axi_compensator_io",
        "registerRefs": ["pres_raw"]
      }
    },
    "hum_raw": {
      "index": "5",
      "type": {
        "dataType": "int32",
        "dataWidth": "32",
        "interfaceRef": "s_axi_compensator_io",
        "registerRefs": ["hum_raw"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "101",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "compensator",
    "Version": "1.0",
    "DisplayName": "Compensator",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/hls_src\/BME280_Compensation.c"],
    "Vhdl": [
      "impl\/vhdl\/compensator_compensator_io_s_axi.vhd",
      "impl\/vhdl\/compensator_ddiv_dEe.vhd",
      "impl\/vhdl\/compensator_dmul_cud.vhd",
      "impl\/vhdl\/compensator_fptrubkb.vhd",
      "impl\/vhdl\/compensator_mac_mncg.vhd",
      "impl\/vhdl\/compensator_mac_mocq.vhd",
      "impl\/vhdl\/compensator_mul_1g8j.vhd",
      "impl\/vhdl\/compensator_mul_1hbi.vhd",
      "impl\/vhdl\/compensator_mul_1jbC.vhd",
      "impl\/vhdl\/compensator_mul_1lbW.vhd",
      "impl\/vhdl\/compensator_mul_5kbM.vhd",
      "impl\/vhdl\/compensator_mul_mmb6.vhd",
      "impl\/vhdl\/compensator_mul_mpcA.vhd",
      "impl\/vhdl\/compensator_mul_mqcK.vhd",
      "impl\/vhdl\/compensator_mul_mrcU.vhd",
      "impl\/vhdl\/compensator_mul_msc4.vhd",
      "impl\/vhdl\/compensator_sdiv_ibs.vhd",
      "impl\/vhdl\/compensator_sitodeOg.vhd",
      "impl\/vhdl\/compensator_sitodfYi.vhd",
      "impl\/vhdl\/compensator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compensator_compensator_io_s_axi.v",
      "impl\/verilog\/compensator_ddiv_dEe.v",
      "impl\/verilog\/compensator_dmul_cud.v",
      "impl\/verilog\/compensator_fptrubkb.v",
      "impl\/verilog\/compensator_mac_mncg.v",
      "impl\/verilog\/compensator_mac_mocq.v",
      "impl\/verilog\/compensator_mul_1g8j.v",
      "impl\/verilog\/compensator_mul_1hbi.v",
      "impl\/verilog\/compensator_mul_1jbC.v",
      "impl\/verilog\/compensator_mul_1lbW.v",
      "impl\/verilog\/compensator_mul_5kbM.v",
      "impl\/verilog\/compensator_mul_mmb6.v",
      "impl\/verilog\/compensator_mul_mpcA.v",
      "impl\/verilog\/compensator_mul_mqcK.v",
      "impl\/verilog\/compensator_mul_mrcU.v",
      "impl\/verilog\/compensator_mul_msc4.v",
      "impl\/verilog\/compensator_sdiv_ibs.v",
      "impl\/verilog\/compensator_sitodeOg.v",
      "impl\/verilog\/compensator_sitodfYi.v",
      "impl\/verilog\/compensator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/compensator_v1_0\/data\/compensator.mdd",
      "impl\/misc\/drivers\/compensator_v1_0\/data\/compensator.tcl",
      "impl\/misc\/drivers\/compensator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/compensator_v1_0\/src\/xcompensator.c",
      "impl\/misc\/drivers\/compensator_v1_0\/src\/xcompensator.h",
      "impl\/misc\/drivers\/compensator_v1_0\/src\/xcompensator_hw.h",
      "impl\/misc\/drivers\/compensator_v1_0\/src\/xcompensator_linux.c",
      "impl\/misc\/drivers\/compensator_v1_0\/src\/xcompensator_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/compensator_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/compensator_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/compensator_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/compensator_ap_sitodp_4_no_dsp_32_ip.tcl",
      "impl\/misc\/compensator_ap_sitodp_4_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "\/home\/chrispy\/workspace\/FPRock_CmodA735t\/BME280_CompAccellerator\/solution2\/.autopilot\/db\/compensator.design.xml",
    "DebugDir": "\/home\/chrispy\/workspace\/FPRock_CmodA735t\/BME280_CompAccellerator\/solution2\/.debug",
    "ProtoInst": ["\/home\/chrispy\/workspace\/FPRock_CmodA735t\/BME280_CompAccellerator\/solution2\/.debug\/compensator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "compensator_ap_ddiv_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compensator_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "compensator_ap_dmul_4_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compensator_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "compensator_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name compensator_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "compensator_ap_sitodp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compensator_ap_sitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "compensator_ap_sitodp_4_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compensator_ap_sitodp_4_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_compensator_io",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "compensator_io",
      "bundle_role": "interrupt"
    },
    "s_axi_compensator_io": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_compensator_io",
      "param_prefix": "C_S_AXI_COMPENSATOR_IO",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "temp_comp",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of temp_comp",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "temp_comp",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of temp_comp"
            }]
        },
        {
          "offset": "0x14",
          "name": "temp_comp_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of temp_comp",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "temp_comp_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal temp_comp_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "pres_comp",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of pres_comp",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pres_comp",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of pres_comp"
            }]
        },
        {
          "offset": "0x1c",
          "name": "pres_comp_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of pres_comp",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "pres_comp_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal pres_comp_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "hum_comp",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of hum_comp",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hum_comp",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of hum_comp"
            }]
        },
        {
          "offset": "0x24",
          "name": "hum_comp_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of hum_comp",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "hum_comp_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal hum_comp_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "temp_raw",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of temp_raw",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "temp_raw",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of temp_raw"
            }]
        },
        {
          "offset": "0x30",
          "name": "pres_raw",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pres_raw",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pres_raw",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of pres_raw"
            }]
        },
        {
          "offset": "0x38",
          "name": "hum_raw",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of hum_raw",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hum_raw",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of hum_raw"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_compensator_io_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_compensator_io_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_compensator_io_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_compensator_io_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_compensator_io_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_compensator_io_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_compensator_io_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_compensator_io_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_compensator_io_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_compensator_io_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_compensator_io_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_compensator_io_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_compensator_io_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_compensator_io_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_compensator_io_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_compensator_io_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_compensator_io_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "compensator"},
    "Info": {"compensator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"compensator": {
        "Latency": {
          "LatencyBest": "101",
          "LatencyAvg": "101",
          "LatencyWorst": "101",
          "PipelineII": "102",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.882"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "66",
          "FF": "9718",
          "LUT": "8501",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "compensator",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-17 00:21:23 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
