--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_RTEX.twx cnc2_RTEX.ncd -o cnc2_RTEX.twr cnc2_RTEX.pcf -ucf cnc2_RTEX.ucf

Design file:              cnc2_RTEX.ncd
Physical constraint file: cnc2_RTEX.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216256572 paths analyzed, 11031 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.438ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355 (SLICE_X7Y7.A4), 374725 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.412ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.692 - 0.683)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X11Y47.D1      net (fanout=10)       2.168   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X11Y47.D       Tilo                  0.259   HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y44.D2      net (fanout=1)        0.776   N150
    SLICE_X11Y44.D       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X16Y44.A1      net (fanout=245)      1.386   DDA_Partition_1/m_DistributorEnable
    SLICE_X16Y44.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X15Y2.B3       net (fanout=162)      3.537   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y2.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X7Y7.A4        net (fanout=16)       1.692   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X7Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355
    -------------------------------------------------  ---------------------------
    Total                                     13.412ns (2.836ns logic, 10.576ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.344ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.692 - 0.683)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X11Y47.D1      net (fanout=10)       2.168   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X11Y47.D       Tilo                  0.259   HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y44.D2      net (fanout=1)        0.776   N150
    SLICE_X11Y44.D       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X16Y44.A1      net (fanout=245)      1.386   DDA_Partition_1/m_DistributorEnable
    SLICE_X16Y44.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.312   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X15Y2.B3       net (fanout=162)      3.537   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y2.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X7Y7.A4        net (fanout=16)       1.692   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X7Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355
    -------------------------------------------------  ---------------------------
    Total                                     13.344ns (2.768ns logic, 10.576ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.280ns (Levels of Logic = 10)
  Clock Path Skew:      -0.037ns (0.692 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X12Y51.A5      net (fanout=2)        1.061   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X18Y53.D2      net (fanout=6)        1.121   DDA_Partition_1/Controller/m_DDACountAddAdj<9>
    SLICE_X18Y53.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X18Y54.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X18Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X18Y55.AMUX    Tcina                 0.194   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT416
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X16Y45.B1      net (fanout=45)       1.377   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X16Y45.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X15Y2.B3       net (fanout=162)      3.537   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y2.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X7Y7.A4        net (fanout=16)       1.692   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X7Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_355
    -------------------------------------------------  ---------------------------
    Total                                     13.280ns (3.469ns logic, 9.811ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43 (SLICE_X9Y7.A4), 374725 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.125ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.685 - 0.683)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X11Y47.D1      net (fanout=10)       2.168   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X11Y47.D       Tilo                  0.259   HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y44.D2      net (fanout=1)        0.776   N150
    SLICE_X11Y44.D       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X16Y44.A1      net (fanout=245)      1.386   DDA_Partition_1/m_DistributorEnable
    SLICE_X16Y44.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X15Y2.B3       net (fanout=162)      3.537   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y2.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X9Y7.A4        net (fanout=16)       1.405   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X9Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<49>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[14][23]_m_DataIn[23]_mux_2_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43
    -------------------------------------------------  ---------------------------
    Total                                     13.125ns (2.836ns logic, 10.289ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.057ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.685 - 0.683)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X11Y47.D1      net (fanout=10)       2.168   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X11Y47.D       Tilo                  0.259   HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y44.D2      net (fanout=1)        0.776   N150
    SLICE_X11Y44.D       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X16Y44.A1      net (fanout=245)      1.386   DDA_Partition_1/m_DistributorEnable
    SLICE_X16Y44.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.312   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X15Y2.B3       net (fanout=162)      3.537   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y2.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X9Y7.A4        net (fanout=16)       1.405   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X9Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<49>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[14][23]_m_DataIn[23]_mux_2_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43
    -------------------------------------------------  ---------------------------
    Total                                     13.057ns (2.768ns logic, 10.289ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.993ns (Levels of Logic = 10)
  Clock Path Skew:      -0.044ns (0.685 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X12Y51.A5      net (fanout=2)        1.061   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X18Y53.D2      net (fanout=6)        1.121   DDA_Partition_1/Controller/m_DDACountAddAdj<9>
    SLICE_X18Y53.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X18Y54.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X18Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X18Y55.AMUX    Tcina                 0.194   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT416
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X16Y45.B1      net (fanout=45)       1.377   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X16Y45.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X15Y2.B3       net (fanout=162)      3.537   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X15Y2.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X9Y7.A4        net (fanout=16)       1.405   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X9Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<49>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[14][23]_m_DataIn[23]_mux_2_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_43
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (3.469ns logic, 9.524ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240 (SLICE_X9Y11.A4), 375172 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.131ns (Levels of Logic = 8)
  Clock Path Skew:      0.010ns (0.693 - 0.683)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X11Y47.D1      net (fanout=10)       2.168   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X11Y47.D       Tilo                  0.259   HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y44.D2      net (fanout=1)        0.776   N150
    SLICE_X11Y44.D       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X16Y44.A1      net (fanout=245)      1.386   DDA_Partition_1/m_DistributorEnable
    SLICE_X16Y44.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X7Y7.C1        net (fanout=162)      3.812   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y7.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X9Y11.A4       net (fanout=16)       1.136   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X9Y11.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<243>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240
    -------------------------------------------------  ---------------------------
    Total                                     13.131ns (2.836ns logic, 10.295ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.063ns (Levels of Logic = 8)
  Clock Path Skew:      0.010ns (0.693 - 0.683)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X11Y47.D1      net (fanout=10)       2.168   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X11Y47.D       Tilo                  0.259   HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y44.D2      net (fanout=1)        0.776   N150
    SLICE_X11Y44.D       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X16Y44.A1      net (fanout=245)      1.386   DDA_Partition_1/m_DistributorEnable
    SLICE_X16Y44.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X16Y45.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.312   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X7Y7.C1        net (fanout=162)      3.812   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y7.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X9Y11.A4       net (fanout=16)       1.136   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X9Y11.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<243>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (2.768ns logic, 10.295ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.999ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.693 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X12Y51.A5      net (fanout=2)        1.061   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X18Y53.D2      net (fanout=6)        1.121   DDA_Partition_1/Controller/m_DDACountAddAdj<9>
    SLICE_X18Y53.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X18Y54.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X18Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X18Y55.AMUX    Tcina                 0.194   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT416
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X16Y45.B1      net (fanout=45)       1.377   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X16Y45.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y42.B3      net (fanout=1)        1.011   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X12Y42.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y43.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X7Y7.C1        net (fanout=162)      3.812   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y7.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X9Y11.A4       net (fanout=16)       1.136   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X9Y11.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<243>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_240
    -------------------------------------------------  ---------------------------
    Total                                     12.999ns (3.469ns logic, 9.530ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_35 (SLICE_X6Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_34 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_34 to RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.CQ       Tcko                  0.200   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<35>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_34
    SLICE_X6Y20.DX       net (fanout=2)        0.137   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<34>
    SLICE_X6Y20.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<35>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_35
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_27 (SLICE_X14Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_26 (FF)
  Destination:          RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_26 to RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.200   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<27>
                                                       RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_26
    SLICE_X14Y26.DX      net (fanout=2)        0.137   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<26>
    SLICE_X14Y26.CLK     Tckdi       (-Th)    -0.048   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<27>
                                                       RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_27
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_47 (SLICE_X14Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_46 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_46 to RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.CQ      Tcko                  0.200   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<47>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_46
    SLICE_X14Y28.DX      net (fanout=2)        0.137   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<46>
    SLICE_X14Y28.CLK     Tckdi       (-Th)    -0.048   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<47>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_47
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMA/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMB/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   13.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 216256572 paths, 0 nets, and 13410 connections

Design statistics:
   Minimum period:  13.438ns{1}   (Maximum frequency:  74.416MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:35:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



