<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>CNN</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.587</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1735898</Best-caseLatency>
            <Average-caseLatency>1735898</Average-caseLatency>
            <Worst-caseLatency>1735898</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.359 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>17.359 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>17.359 ms</Worst-caseRealTimeLatency>
            <Interval-min>1735899</Interval-min>
            <Interval-max>1735899</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>CNN.cpp:6</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>94</BRAM_18K>
            <DSP>46</DSP>
            <FF>34157</FF>
            <LUT>33937</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>InModel_address0</name>
            <Object>InModel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>InModel_ce0</name>
            <Object>InModel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>InModel_q0</name>
            <Object>InModel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OutModel</name>
            <Object>OutModel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OutModel_ap_vld</name>
            <Object>OutModel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_address0</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_ce0</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_q0</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_address1</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_ce1</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_q1</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>CNN</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pad_0_fu_688</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pad_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>688</ID>
                    <BindInstances>add_ln5_fu_90_p2 add_ln6_fu_96_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0_fu_696</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>696</ID>
                    <BindInstances>add_ln13_fu_271_p2 add_ln13_2_fu_297_p2 empty_154_fu_327_p2 arrayidx3_sum_fu_472_p2 add_ln21_fu_347_p2 add_ln21_1_fu_358_p2 add_ln21_2_fu_384_p2 add_ln21_3_fu_394_p2 add_ln21_4_fu_404_p2 add_ln21_5_fu_414_p2 add_ln21_6_fu_434_p2 add_ln21_7_fu_444_p2 add_ln23_1_fu_551_p2 add_ln23_fu_560_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_704</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>704</ID>
                    <BindInstances>add_ln29_fu_120_p2 add_ln29_1_fu_146_p2 mul_3ns_10ns_10_1_1_U11 add_ln32_fu_266_p2 add_ln32_1_fu_198_p2 add_ln32_2_fu_208_p2 add_ln31_fu_219_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1_fu_710</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>710</ID>
                    <BindInstances>add_ln39_fu_651_p2 add_ln39_2_fu_677_p2 add_ln47_fu_714_p2 add_ln47_1_fu_725_p2 add_ln47_2_fu_736_p2 add_ln47_3_fu_762_p2 add_ln47_4_fu_772_p2 add_ln47_5_fu_782_p2 add_ln47_6_fu_792_p2 add_ln47_7_fu_815_p2 add_ln47_8_fu_825_p2 add_ln47_9_fu_835_p2 add_ln47_10_fu_845_p2 add_ln47_11_fu_866_p2 add_ln47_12_fu_876_p2 add_ln47_13_fu_886_p2 add_ln47_14_fu_896_p2 add_ln47_15_fu_916_p2 add_ln47_16_fu_926_p2 add_ln47_17_fu_936_p2 add_ln47_18_fu_946_p2 add_ln47_19_fu_966_p2 add_ln47_20_fu_976_p2 add_ln47_21_fu_986_p2 add_ln47_22_fu_996_p2 add_ln47_23_fu_1016_p2 add_ln47_24_fu_1026_p2 add_ln47_25_fu_1036_p2 add_ln47_26_fu_1046_p2 add_ln47_27_fu_1069_p2 add_ln47_28_fu_1079_p2 add_ln47_29_fu_1089_p2 add_ln47_30_fu_1099_p2 add_ln47_31_fu_1120_p2 add_ln47_32_fu_1130_p2 add_ln47_33_fu_1140_p2 add_ln47_34_fu_1150_p2 add_ln47_35_fu_1170_p2 add_ln47_36_fu_1180_p2 add_ln47_37_fu_1190_p2 add_ln47_38_fu_1200_p2 add_ln49_1_fu_1314_p2 add_ln49_fu_1323_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_718</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>718</ID>
                    <BindInstances>add_ln6_fu_153_p2 add_ln6_1_fu_179_p2 add_ln13_fu_223_p2 add_ln13_1_fu_244_p2 add_ln17_1_fu_435_p2 add_ln17_fu_444_p2 add_ln19_fu_250_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_724</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>724</ID>
                    <BindInstances>add_ln55_fu_120_p2 add_ln55_1_fu_146_p2 mul_3ns_9ns_9_1_1_U27 add_ln58_fu_266_p2 add_ln58_1_fu_198_p2 add_ln58_2_fu_208_p2 add_ln57_fu_219_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2_fu_730</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>730</ID>
                    <BindInstances>add_ln65_fu_651_p2 add_ln65_1_fu_677_p2 empty_144_fu_719_p2 arrayidx17_sum_fu_1291_p2 add_ln73_fu_730_p2 add_ln73_1_fu_741_p2 add_ln73_2_fu_752_p2 add_ln73_3_fu_778_p2 add_ln73_4_fu_788_p2 add_ln73_5_fu_798_p2 add_ln73_6_fu_808_p2 add_ln73_7_fu_831_p2 add_ln73_8_fu_841_p2 add_ln73_9_fu_851_p2 add_ln73_10_fu_861_p2 add_ln73_11_fu_882_p2 add_ln73_12_fu_892_p2 add_ln73_13_fu_902_p2 add_ln73_14_fu_912_p2 add_ln73_15_fu_935_p2 add_ln73_16_fu_946_p2 add_ln73_17_fu_956_p2 add_ln73_18_fu_967_p2 add_ln73_19_fu_987_p2 add_ln73_20_fu_997_p2 add_ln73_21_fu_1007_p2 add_ln73_22_fu_1017_p2 add_ln73_23_fu_1037_p2 add_ln73_24_fu_1047_p2 add_ln73_25_fu_1057_p2 add_ln73_26_fu_1067_p2 add_ln73_27_fu_1112_p2 add_ln73_28_fu_1122_p2 add_ln73_29_fu_1132_p2 add_ln73_30_fu_1142_p2 add_ln73_31_fu_1178_p2 add_ln73_32_fu_1188_p2 add_ln73_33_fu_1198_p2 add_ln73_34_fu_1208_p2 add_ln73_35_fu_1228_p2 add_ln73_36_fu_1238_p2 add_ln73_37_fu_1248_p2 add_ln73_38_fu_1258_p2 add_ln75_1_fu_1153_p2 add_ln75_fu_1162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_738</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>738</ID>
                    <BindInstances>add_ln81_fu_122_p2 add_ln81_1_fu_148_p2 mac_muladd_4ns_8ns_8ns_11_4_1_U39 mac_muladd_4ns_8ns_8ns_11_4_1_U39 add_ln84_3_fu_246_p2 add_ln83_fu_186_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3_fu_744</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>744</ID>
                    <BindInstances>add_ln91_fu_1044_p2 add_ln91_1_fu_1070_p2 empty_142_fu_1112_p2 arrayidx23_sum_fu_2217_p2 add_ln99_fu_1127_p2 add_ln99_1_fu_1138_p2 add_ln99_2_fu_1149_p2 add_ln99_3_fu_1175_p2 add_ln99_4_fu_1185_p2 add_ln99_5_fu_1195_p2 add_ln99_6_fu_1205_p2 add_ln99_7_fu_1239_p2 add_ln99_8_fu_1249_p2 add_ln99_9_fu_1259_p2 add_ln99_10_fu_1269_p2 add_ln99_11_fu_1314_p2 add_ln99_12_fu_1325_p2 add_ln99_13_fu_1344_p2 add_ln99_14_fu_1355_p2 add_ln99_15_fu_1375_p2 add_ln99_16_fu_1385_p2 add_ln99_17_fu_1395_p2 add_ln99_18_fu_1405_p2 add_ln99_19_fu_1425_p2 add_ln99_20_fu_1435_p2 add_ln99_21_fu_1445_p2 add_ln99_22_fu_1455_p2 add_ln99_23_fu_1475_p2 add_ln99_24_fu_1485_p2 add_ln99_25_fu_1495_p2 add_ln99_26_fu_1505_p2 add_ln99_27_fu_1528_p2 add_ln99_28_fu_1538_p2 add_ln99_29_fu_1548_p2 add_ln99_30_fu_1558_p2 add_ln99_31_fu_1579_p2 add_ln99_32_fu_1589_p2 add_ln99_33_fu_1599_p2 add_ln99_34_fu_1609_p2 add_ln99_35_fu_1629_p2 add_ln99_36_fu_1639_p2 add_ln99_37_fu_1649_p2 add_ln99_38_fu_1659_p2 add_ln99_39_fu_1679_p2 add_ln99_40_fu_1689_p2 add_ln99_41_fu_1699_p2 add_ln99_42_fu_1709_p2 add_ln99_43_fu_1729_p2 add_ln99_44_fu_1739_p2 add_ln99_45_fu_1749_p2 add_ln99_46_fu_1759_p2 add_ln99_47_fu_1779_p2 add_ln99_48_fu_1789_p2 add_ln99_49_fu_1799_p2 add_ln99_50_fu_1809_p2 add_ln99_51_fu_1833_p2 add_ln99_52_fu_1843_p2 add_ln99_53_fu_1857_p2 add_ln99_54_fu_1867_p2 add_ln99_55_fu_1891_p2 add_ln99_56_fu_1901_p2 add_ln99_57_fu_1915_p2 add_ln99_58_fu_1925_p2 add_ln99_59_fu_1952_p2 add_ln99_60_fu_1962_p2 add_ln99_61_fu_1973_p2 add_ln99_62_fu_1983_p2 add_ln99_63_fu_2004_p2 add_ln99_64_fu_2014_p2 add_ln99_65_fu_2024_p2 add_ln99_66_fu_2034_p2 add_ln99_67_fu_2054_p2 add_ln99_68_fu_2064_p2 add_ln99_69_fu_2074_p2 add_ln99_70_fu_2084_p2 add_ln99_71_fu_2104_p2 add_ln99_72_fu_2114_p2 add_ln99_73_fu_2124_p2 add_ln99_74_fu_2134_p2 add_ln99_75_fu_2154_p2 add_ln99_76_fu_2164_p2 add_ln99_77_fu_2174_p2 add_ln99_78_fu_2184_p2 add_ln101_1_fu_1280_p2 add_ln101_fu_1289_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_752</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>752</ID>
                    <BindInstances>add_ln28_fu_155_p2 add_ln28_1_fu_181_p2 empty_133_fu_223_p2 add_ln35_fu_241_p2 add_ln35_1_fu_258_p2 add_ln39_fu_452_p2 add_ln39_1_fu_462_p2 add_ln41_fu_264_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_758</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                    <BindInstances>add_ln107_fu_120_p2 add_ln107_1_fu_146_p2 mac_muladd_4ns_7ns_7ns_10_4_1_U55 mac_muladd_4ns_7ns_7ns_10_4_1_U55 add_ln110_3_fu_244_p2 add_ln109_fu_184_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4_fu_764</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>764</ID>
                    <BindInstances>add_ln117_fu_1046_p2 add_ln117_1_fu_1072_p2 empty_156_fu_1114_p2 arrayidx31_sum_fu_2226_p2 add_ln125_fu_1129_p2 add_ln125_1_fu_1140_p2 add_ln125_2_fu_1151_p2 add_ln125_3_fu_1177_p2 add_ln125_4_fu_1187_p2 add_ln125_5_fu_1197_p2 add_ln125_6_fu_1207_p2 add_ln125_7_fu_1230_p2 add_ln125_8_fu_1240_p2 add_ln125_9_fu_1250_p2 add_ln125_10_fu_1260_p2 add_ln125_11_fu_1290_p2 add_ln125_12_fu_1301_p2 add_ln125_13_fu_1320_p2 add_ln125_14_fu_1331_p2 add_ln125_15_fu_1351_p2 add_ln125_16_fu_1361_p2 add_ln125_17_fu_1371_p2 add_ln125_18_fu_1381_p2 add_ln125_19_fu_1401_p2 add_ln125_20_fu_1411_p2 add_ln125_21_fu_1421_p2 add_ln125_22_fu_1431_p2 add_ln125_23_fu_1451_p2 add_ln125_24_fu_1461_p2 add_ln125_25_fu_1471_p2 add_ln125_26_fu_1481_p2 add_ln125_27_fu_1504_p2 add_ln125_28_fu_1514_p2 add_ln125_29_fu_1524_p2 add_ln125_30_fu_1534_p2 add_ln125_31_fu_1555_p2 add_ln125_32_fu_1565_p2 add_ln125_33_fu_1575_p2 add_ln125_34_fu_1585_p2 add_ln125_35_fu_1605_p2 add_ln125_36_fu_1615_p2 add_ln125_37_fu_1625_p2 add_ln125_38_fu_1657_p2 add_ln125_39_fu_1667_p2 add_ln125_40_fu_1677_p2 add_ln125_41_fu_1687_p2 add_ln125_42_fu_1707_p2 add_ln125_43_fu_1717_p2 add_ln125_44_fu_1727_p2 add_ln125_45_fu_1737_p2 add_ln125_46_fu_1779_p2 add_ln125_47_fu_1789_p2 add_ln125_48_fu_1799_p2 add_ln125_49_fu_1809_p2 add_ln125_50_fu_1848_p2 add_ln125_51_fu_1858_p2 add_ln125_52_fu_1872_p2 add_ln125_53_fu_1882_p2 add_ln125_54_fu_1906_p2 add_ln125_55_fu_1916_p2 add_ln125_56_fu_1930_p2 add_ln125_57_fu_1961_p2 add_ln125_58_fu_1971_p2 add_ln125_59_fu_1982_p2 add_ln125_60_fu_1992_p2 add_ln125_61_fu_2013_p2 add_ln125_62_fu_2023_p2 add_ln125_63_fu_2033_p2 add_ln125_64_fu_2043_p2 add_ln125_65_fu_2063_p2 add_ln125_66_fu_2073_p2 add_ln125_67_fu_2083_p2 add_ln125_68_fu_2093_p2 add_ln125_69_fu_2113_p2 add_ln125_70_fu_2123_p2 add_ln125_71_fu_2133_p2 add_ln125_72_fu_2143_p2 add_ln125_73_fu_2163_p2 add_ln125_74_fu_2173_p2 add_ln125_75_fu_2183_p2 add_ln125_76_fu_2193_p2 add_ln127_1_fu_1823_p2 add_ln127_fu_1832_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_772</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>772</ID>
                    <BindInstances>add_ln133_fu_122_p2 add_ln133_1_fu_148_p2 mac_muladd_5ns_7ns_7ns_11_4_1_U67 mac_muladd_5ns_7ns_7ns_11_4_1_U67 add_ln136_3_fu_246_p2 add_ln135_fu_186_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_778</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>778</ID>
                    <BindInstances>add_ln143_fu_247_p2 add_ln143_1_fu_292_p2 add_ln145_fu_521_p2 add_ln148_fu_344_p2 empty_151_fu_406_p2 arrayidx37_sum_fu_617_p2 mac_muladd_5ns_7ns_7ns_11_4_1_U74 add_ln151_fu_436_p2 add_ln151_1_fu_462_p2 add_ln151_5_fu_541_p2 mac_muladd_5ns_7ns_7ns_11_4_1_U74 add_ln150_fu_473_p2 add_ln153_fu_551_p2 add_ln148_1_fu_565_p2 add_ln145_1_fu_577_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_786</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>786</ID>
                    <BindInstances>add_ln50_fu_155_p2 add_ln50_1_fu_181_p2 empty_132_fu_223_p2 add_ln57_fu_241_p2 add_ln57_1_fu_258_p2 add_ln61_1_fu_452_p2 add_ln61_fu_462_p2 add_ln63_fu_264_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_792</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>792</ID>
                    <BindInstances>add_ln159_fu_120_p2 add_ln159_1_fu_146_p2 mac_muladd_5ns_6ns_6ns_10_4_1_U82 mac_muladd_5ns_6ns_6ns_10_4_1_U82 add_ln162_3_fu_244_p2 add_ln161_fu_184_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_798</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>798</ID>
                    <BindInstances>add_ln169_fu_249_p2 add_ln169_1_fu_294_p2 add_ln171_fu_527_p2 add_ln174_fu_346_p2 arrayidx45_sum_fu_614_p2 mac_muladd_5ns_6ns_6ns_10_4_1_U89 add_ln177_fu_432_p2 add_ln177_2_fu_442_p2 add_ln177_1_fu_468_p2 add_ln177_6_fu_543_p2 mac_muladd_5ns_6ns_6ns_10_4_1_U89 add_ln176_fu_479_p2 add_ln179_1_fu_700_p2 add_ln179_fu_710_p2 add_ln174_1_fu_562_p2 add_ln171_1_fu_574_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_806</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>806</ID>
                    <BindInstances>add_ln185_fu_118_p2 add_ln185_1_fu_144_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U93 mac_muladd_6ns_6ns_6ns_11_4_1_U93 add_ln188_3_fu_242_p2 add_ln187_fu_182_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_812</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>812</ID>
                    <BindInstances>add_ln195_fu_245_p2 add_ln195_1_fu_301_p2 add_ln197_fu_315_p2 add_ln200_fu_367_p2 arrayidx51_sum_fu_648_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U100 add_ln203_fu_477_p2 add_ln203_2_fu_487_p2 add_ln203_1_fu_513_p2 add_ln203_6_fu_524_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U100 add_ln202_fu_530_p2 add_ln205_1_fu_548_p2 add_ln205_fu_558_p2 add_ln200_1_fu_596_p2 add_ln197_1_fu_608_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_820</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>820</ID>
                    <BindInstances>add_ln72_fu_157_p2 add_ln72_1_fu_183_p2 empty_131_fu_225_p2 add_ln79_fu_243_p2 add_ln79_1_fu_260_p2 add_ln83_fu_454_p2 add_ln83_1_fu_464_p2 add_ln85_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_gap_4_fu_826</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_gap_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>826</ID>
                    <BindInstances>add_ln92_fu_526_p2 empty_134_fu_560_p2 fadd_32ns_32ns_32_4_full_dsp_1_U110 fadd_32ns_32ns_32_4_full_dsp_1_U111 add_ln97_fu_604_p2 fadd_32ns_32ns_32_4_full_dsp_1_U112 add_ln97_1_fu_615_p2 fadd_32ns_32ns_32_4_full_dsp_1_U113 add_ln97_2_fu_626_p2 fadd_32ns_32ns_32_4_full_dsp_1_U114 add_ln97_3_fu_637_p2 fadd_32ns_32ns_32_4_full_dsp_1_U115 add_ln97_4_fu_648_p2 fadd_32ns_32ns_32_4_full_dsp_1_U116 add_ln97_5_fu_659_p2 fadd_32ns_32ns_32_4_full_dsp_1_U117 add_ln97_6_fu_670_p2 fadd_32ns_32ns_32_4_full_dsp_1_U118 add_ln97_7_fu_681_p2 fadd_32ns_32ns_32_4_full_dsp_1_U119 add_ln97_8_fu_692_p2 fadd_32ns_32ns_32_4_full_dsp_1_U120 add_ln97_9_fu_703_p2 fadd_32ns_32ns_32_4_full_dsp_1_U121 add_ln97_10_fu_714_p2 fadd_32ns_32ns_32_4_full_dsp_1_U122 add_ln97_11_fu_725_p2 fadd_32ns_32ns_32_4_full_dsp_1_U123 add_ln97_12_fu_741_p2 add_ln97_13_fu_751_p2 add_ln97_14_fu_761_p2 fadd_32ns_32ns_32_4_full_dsp_1_U110 add_ln97_15_fu_771_p2 fadd_32ns_32ns_32_4_full_dsp_1_U111 add_ln97_16_fu_781_p2 fadd_32ns_32ns_32_4_full_dsp_1_U112 add_ln97_17_fu_791_p2 fadd_32ns_32ns_32_4_full_dsp_1_U113 add_ln97_18_fu_801_p2 fadd_32ns_32ns_32_4_full_dsp_1_U114 add_ln97_19_fu_811_p2 fadd_32ns_32ns_32_4_full_dsp_1_U115 add_ln97_20_fu_821_p2 fadd_32ns_32ns_32_4_full_dsp_1_U116 add_ln97_21_fu_831_p2 fadd_32ns_32ns_32_4_full_dsp_1_U117 add_ln97_22_fu_841_p2 fadd_32ns_32ns_32_4_full_dsp_1_U118 add_ln97_23_fu_851_p2 fadd_32ns_32ns_32_4_full_dsp_1_U119 add_ln97_24_fu_861_p2 fadd_32ns_32ns_32_4_full_dsp_1_U120 add_ln97_25_fu_871_p2 fadd_32ns_32ns_32_4_full_dsp_1_U121 add_ln97_26_fu_881_p2 fadd_32ns_32ns_32_4_full_dsp_1_U122 add_ln97_27_fu_891_p2 fadd_32ns_32ns_32_4_full_dsp_1_U123</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_a_Dense_0_fu_832</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_a_Dense_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>832</ID>
                    <BindInstances>add_ln3_fu_747_p2 add_ln7_fu_757_p2 add_ln7_1_fu_768_p2 add_ln7_2_fu_784_p2 add_ln7_3_fu_794_p2 add_ln7_4_fu_814_p2 add_ln7_5_fu_846_p2 add_ln7_6_fu_856_p2 add_ln7_7_fu_876_p2 add_ln7_8_fu_886_p2 add_ln7_9_fu_906_p2 add_ln7_10_fu_916_p2 add_ln7_11_fu_936_p2 add_ln7_12_fu_968_p2 add_ln7_13_fu_978_p2 add_ln7_14_fu_998_p2 add_ln7_15_fu_1008_p2 add_ln7_16_fu_1028_p2 add_ln7_17_fu_1038_p2 add_ln7_18_fu_1058_p2 add_ln7_19_fu_1090_p2 add_ln7_20_fu_1100_p2 add_ln7_21_fu_1120_p2 add_ln7_22_fu_1130_p2 add_ln7_23_fu_1150_p2 add_ln7_24_fu_1160_p2 add_ln7_25_fu_1180_p2 add_ln7_26_fu_1212_p2 add_ln7_27_fu_1222_p2 add_ln9_fu_1252_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_a_Dense_1_fu_873</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_a_Dense_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>873</ID>
                    <BindInstances>add_ln15_fu_521_p2 add_ln19_fu_544_p2 add_ln19_1_fu_560_p2 add_ln19_2_fu_570_p2 add_ln19_3_fu_590_p2 add_ln19_4_fu_600_p2 add_ln19_5_fu_620_p2 add_ln19_6_fu_630_p2 add_ln19_7_fu_662_p2 add_ln19_8_fu_682_p2 add_ln19_9_fu_692_p2 add_ln19_10_fu_712_p2 add_ln19_11_fu_722_p2 add_ln19_12_fu_742_p2 add_ln19_13_fu_752_p2 add_ln19_14_fu_784_p2 add_ln19_15_fu_804_p2 add_ln19_16_fu_814_p2 add_ln21_fu_844_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_detect_fu_902</InstName>
                    <ModuleName>CNN_Pipeline_loop_detect</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>902</ID>
                    <BindInstances>add_ln26_fu_121_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>out_Dense_U OutPadConv0_U OutConv0_U OutPadConv1_U OutConv1_U OutPool0_U OutPadConv2_U OutConv2_U OutPadConv3_U OutConv3_U OutPool1_U OutPadConv4_U OutConv4_U fadd_32ns_32ns_32_4_full_dsp_1_U198 OutConv5_U OutPool2_U OutPadConv6_U OutConv6_U fadd_32ns_32ns_32_4_full_dsp_1_U199 OutConv7_U OutPool3_U OutGAP4_U OutDense0_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pad_0</Name>
            <Loops>
                <loop_for_channel_pad_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>326</Best-caseLatency>
                    <Average-caseLatency>326</Average-caseLatency>
                    <Worst-caseLatency>326</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>326</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pad_0>
                        <Name>loop_for_channel_pad_0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>324</TripCount>
                        <Latency>324</Latency>
                        <AbsoluteTimeLatency>3.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pad_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:5~CNN.cpp:29</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pad_0>
                            <Name>loop_for_channel_pad_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:6~CNN.cpp:29</SourceLocation>
                        </loop_for_channel_pad_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pad_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5_fu_90_p2" SOURCE="Conv.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pad_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_96_p2" SOURCE="Conv.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0</Name>
            <Loops>
                <VITIS_LOOP_13_1_loop_for_ap_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3869</Best-caseLatency>
                    <Average-caseLatency>3869</Average-caseLatency>
                    <Worst-caseLatency>3869</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3869</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_loop_for_ap_0>
                        <Name>VITIS_LOOP_13_1_loop_for_ap_0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>3867</Latency>
                        <AbsoluteTimeLatency>38.670 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1_loop_for_ap_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:15~CNN.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1_loop_for_ap_0>
                            <Name>VITIS_LOOP_13_1_loop_for_ap_0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:13~CNN.cpp:30</SourceLocation>
                        </VITIS_LOOP_13_1_loop_for_ap_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1154</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>996</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_271_p2" SOURCE="Conv.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_2_fu_297_p2" SOURCE="Conv.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_327_p2" SOURCE="Conv.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx3_sum_fu_472_p2" SOURCE="Conv.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx3_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_347_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_358_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_384_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_394_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_404_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_5_fu_414_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_6_fu_434_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_7_fu_444_p2" SOURCE="Conv.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_551_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_560_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1</Name>
            <Loops>
                <loop_for_3_channel_pad_1_loop_for_channel_pad_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1298</Best-caseLatency>
                    <Average-caseLatency>1298</Average-caseLatency>
                    <Worst-caseLatency>1298</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1298</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                        <Name>loop_for_3_channel_pad_1_loop_for_channel_pad_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1296</TripCount>
                        <Latency>1296</Latency>
                        <AbsoluteTimeLatency>12.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:31~CNN.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                            <Name>loop_for_3_channel_pad_1_loop_for_channel_pad_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:29~CNN.cpp:31</SourceLocation>
                        </loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>39</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_120_p2" SOURCE="Conv.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_146_p2" SOURCE="Conv.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_10ns_10_1_1_U11" SOURCE="Conv.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_266_p2" SOURCE="Conv.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_198_p2" SOURCE="Conv.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_208_p2" SOURCE="Conv.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_219_p2" SOURCE="Conv.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1</Name>
            <Loops>
                <VITIS_LOOP_39_1_loop_for_ap_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14161</Best-caseLatency>
                    <Average-caseLatency>14161</Average-caseLatency>
                    <Worst-caseLatency>14161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.142 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.142 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.142 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_1_loop_for_ap_1>
                        <Name>VITIS_LOOP_39_1_loop_for_ap_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>14159</Latency>
                        <AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>91</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_1_loop_for_ap_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:41~CNN.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_39_1_loop_for_ap_1>
                            <Name>VITIS_LOOP_39_1_loop_for_ap_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:39~CNN.cpp:32</SourceLocation>
                        </VITIS_LOOP_39_1_loop_for_ap_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2680</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2199</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_651_p2" SOURCE="Conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_677_p2" SOURCE="Conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_714_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_725_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_2_fu_736_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_3_fu_762_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_4_fu_772_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_5_fu_782_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_6_fu_792_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_7_fu_815_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_8_fu_825_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_9_fu_835_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_10_fu_845_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_11_fu_866_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_12_fu_876_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_13_fu_886_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_14_fu_896_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_15_fu_916_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_16_fu_926_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_17_fu_936_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_18_fu_946_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_19_fu_966_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_20_fu_976_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_21_fu_986_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_22_fu_996_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_23_fu_1016_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_24_fu_1026_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_25_fu_1036_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_26_fu_1046_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_27_fu_1069_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_28_fu_1079_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_29_fu_1089_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_30_fu_1099_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_31_fu_1120_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_32_fu_1130_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_33_fu_1140_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_34_fu_1150_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_35_fu_1170_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_36_fu_1180_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_37_fu_1190_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_38_fu_1200_p2" SOURCE="Conv.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_1314_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1323_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0</Name>
            <Loops>
                <loop_for_channel_pool_0_loop_for_weight_pool_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>644</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_0_loop_for_weight_pool_0>
                        <Name>loop_for_channel_pool_0_loop_for_weight_pool_0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>640</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>6.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_0_loop_for_weight_pool_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:9~CNN.cpp:33</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_0_loop_for_weight_pool_0>
                            <Name>loop_for_channel_pool_0_loop_for_weight_pool_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:6~CNN.cpp:33</SourceLocation>
                        </loop_for_channel_pool_0_loop_for_weight_pool_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>272</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>512</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_153_p2" SOURCE="Pool.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_1_fu_179_p2" SOURCE="Pool.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_223_p2" SOURCE="Pool.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_244_p2" SOURCE="Pool.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_435_p2" SOURCE="Pool.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_444_p2" SOURCE="Pool.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_250_p2" SOURCE="Pool.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2</Name>
            <Loops>
                <loop_for_3_channel_pad_2_loop_for_channel_pad_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.363</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>658</Best-caseLatency>
                    <Average-caseLatency>658</Average-caseLatency>
                    <Worst-caseLatency>658</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>658</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                        <Name>loop_for_3_channel_pad_2_loop_for_channel_pad_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>656</TripCount>
                        <Latency>656</Latency>
                        <AbsoluteTimeLatency>6.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:57~CNN.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                            <Name>loop_for_3_channel_pad_2_loop_for_channel_pad_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:55~CNN.cpp:34</SourceLocation>
                        </loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>36</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>322</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_120_p2" SOURCE="Conv.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_146_p2" SOURCE="Conv.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_9_1_1_U27" SOURCE="Conv.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_266_p2" SOURCE="Conv.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_198_p2" SOURCE="Conv.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_208_p2" SOURCE="Conv.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_219_p2" SOURCE="Conv.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2</Name>
            <Loops>
                <VITIS_LOOP_65_1_loop_for_ap_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14161</Best-caseLatency>
                    <Average-caseLatency>14161</Average-caseLatency>
                    <Worst-caseLatency>14161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.142 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.142 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.142 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_65_1_loop_for_ap_2>
                        <Name>VITIS_LOOP_65_1_loop_for_ap_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>14159</Latency>
                        <AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>91</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_65_1_loop_for_ap_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:67~CNN.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_65_1_loop_for_ap_2>
                            <Name>VITIS_LOOP_65_1_loop_for_ap_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:65~CNN.cpp:35</SourceLocation>
                        </VITIS_LOOP_65_1_loop_for_ap_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2634</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2212</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_651_p2" SOURCE="Conv.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_677_p2" SOURCE="Conv.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_719_p2" SOURCE="Conv.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx17_sum_fu_1291_p2" SOURCE="Conv.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx17_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_730_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_741_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_752_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_3_fu_778_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_4_fu_788_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_5_fu_798_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_6_fu_808_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_7_fu_831_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_8_fu_841_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_9_fu_851_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_10_fu_861_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_11_fu_882_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_12_fu_892_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_13_fu_902_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_14_fu_912_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_15_fu_935_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_16_fu_946_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_17_fu_956_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_18_fu_967_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_19_fu_987_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_20_fu_997_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_21_fu_1007_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_22_fu_1017_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_23_fu_1037_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_24_fu_1047_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_25_fu_1057_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_26_fu_1067_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_27_fu_1112_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_28_fu_1122_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_29_fu_1132_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_30_fu_1142_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_31_fu_1178_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_32_fu_1188_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_33_fu_1198_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_34_fu_1208_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_35_fu_1228_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_36_fu_1238_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_37_fu_1248_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_38_fu_1258_p2" SOURCE="Conv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_1153_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_1162_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3</Name>
            <Loops>
                <loop_for_3_channel_pad_3_loop_for_channel_pad_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1316</Best-caseLatency>
                    <Average-caseLatency>1316</Average-caseLatency>
                    <Worst-caseLatency>1316</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1316</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                        <Name>loop_for_3_channel_pad_3_loop_for_channel_pad_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1312</TripCount>
                        <Latency>1314</Latency>
                        <AbsoluteTimeLatency>13.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:83~CNN.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                            <Name>loop_for_3_channel_pad_3_loop_for_channel_pad_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:81~CNN.cpp:36</SourceLocation>
                        </loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>118</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>309</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_122_p2" SOURCE="Conv.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_148_p2" SOURCE="Conv.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_11_4_1_U39" SOURCE="Conv.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_11_4_1_U39" SOURCE="Conv.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_3_fu_246_p2" SOURCE="Conv.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_186_p2" SOURCE="Conv.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3</Name>
            <Loops>
                <VITIS_LOOP_91_1_loop_for_ap_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27031</Best-caseLatency>
                    <Average-caseLatency>27031</Average-caseLatency>
                    <Worst-caseLatency>27031</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27031</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1_loop_for_ap_3>
                        <Name>VITIS_LOOP_91_1_loop_for_ap_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>27029</Latency>
                        <AbsoluteTimeLatency>0.270 ms</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>171</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_1_loop_for_ap_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:93~CNN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_91_1_loop_for_ap_3>
                            <Name>VITIS_LOOP_91_1_loop_for_ap_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:91~CNN.cpp:37</SourceLocation>
                        </VITIS_LOOP_91_1_loop_for_ap_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4191</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3821</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1044_p2" SOURCE="Conv.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_1070_p2" SOURCE="Conv.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_1112_p2" SOURCE="Conv.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx23_sum_fu_2217_p2" SOURCE="Conv.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx23_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1127_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_1138_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_2_fu_1149_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_3_fu_1175_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_4_fu_1185_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_5_fu_1195_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_6_fu_1205_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_7_fu_1239_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_8_fu_1249_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_9_fu_1259_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_10_fu_1269_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_11_fu_1314_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_12_fu_1325_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_13_fu_1344_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_14_fu_1355_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_15_fu_1375_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_16_fu_1385_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_17_fu_1395_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_18_fu_1405_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_19_fu_1425_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_20_fu_1435_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_21_fu_1445_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_22_fu_1455_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_23_fu_1475_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_24_fu_1485_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_25_fu_1495_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_26_fu_1505_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_27_fu_1528_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_28_fu_1538_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_29_fu_1548_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_30_fu_1558_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_31_fu_1579_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_32_fu_1589_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_33_fu_1599_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_34_fu_1609_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_35_fu_1629_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_36_fu_1639_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_37_fu_1649_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_38_fu_1659_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_39_fu_1679_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_40_fu_1689_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_41_fu_1699_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_42_fu_1709_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_43_fu_1729_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_44_fu_1739_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_45_fu_1749_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_46_fu_1759_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_47_fu_1779_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_48_fu_1789_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_49_fu_1799_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_50_fu_1809_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_51_fu_1833_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_52_fu_1843_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_53_fu_1857_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_54_fu_1867_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_55_fu_1891_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_56_fu_1901_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_57_fu_1915_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_58_fu_1925_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_59_fu_1952_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_60_fu_1962_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_61_fu_1973_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_62_fu_1983_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_63_fu_2004_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_64_fu_2014_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_65_fu_2024_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_66_fu_2034_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_67_fu_2054_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_68_fu_2064_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_69_fu_2074_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_70_fu_2084_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_71_fu_2104_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_72_fu_2114_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_73_fu_2124_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_74_fu_2134_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_75_fu_2154_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_76_fu_2164_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_77_fu_2174_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_78_fu_2184_p2" SOURCE="Conv.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_1280_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1289_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1</Name>
            <Loops>
                <loop_for_channel_pool_1_loop_for_weight_pool_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>644</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_1_loop_for_weight_pool_1>
                        <Name>loop_for_channel_pool_1_loop_for_weight_pool_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>640</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>6.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_1_loop_for_weight_pool_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:31~CNN.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_1_loop_for_weight_pool_1>
                            <Name>loop_for_channel_pool_1_loop_for_weight_pool_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:28~CNN.cpp:38</SourceLocation>
                        </loop_for_channel_pool_1_loop_for_weight_pool_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>272</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>531</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_155_p2" SOURCE="Pool.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_181_p2" SOURCE="Pool.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_223_p2" SOURCE="Pool.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_241_p2" SOURCE="Pool.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_258_p2" SOURCE="Pool.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_452_p2" SOURCE="Pool.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_462_p2" SOURCE="Pool.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_264_p2" SOURCE="Pool.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4</Name>
            <Loops>
                <loop_for_3_channel_pad_4_loop_for_channel_pad_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.970</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>676</Best-caseLatency>
                    <Average-caseLatency>676</Average-caseLatency>
                    <Worst-caseLatency>676</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>676</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                        <Name>loop_for_3_channel_pad_4_loop_for_channel_pad_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>672</TripCount>
                        <Latency>674</Latency>
                        <AbsoluteTimeLatency>6.740 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:109~CNN.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                            <Name>loop_for_3_channel_pad_4_loop_for_channel_pad_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:107~CNN.cpp:39</SourceLocation>
                        </loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>114</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>303</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_120_p2" SOURCE="Conv.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_146_p2" SOURCE="Conv.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U55" SOURCE="Conv.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U55" SOURCE="Conv.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_3_fu_244_p2" SOURCE="Conv.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_184_p2" SOURCE="Conv.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4</Name>
            <Loops>
                <VITIS_LOOP_117_1_loop_for_ap_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27031</Best-caseLatency>
                    <Average-caseLatency>27031</Average-caseLatency>
                    <Worst-caseLatency>27031</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27031</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_1_loop_for_ap_4>
                        <Name>VITIS_LOOP_117_1_loop_for_ap_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>27029</Latency>
                        <AbsoluteTimeLatency>0.270 ms</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>171</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_1_loop_for_ap_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:119~CNN.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_117_1_loop_for_ap_4>
                            <Name>VITIS_LOOP_117_1_loop_for_ap_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:117~CNN.cpp:40</SourceLocation>
                        </VITIS_LOOP_117_1_loop_for_ap_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4196</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3794</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_1046_p2" SOURCE="Conv.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_1072_p2" SOURCE="Conv.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_1114_p2" SOURCE="Conv.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx31_sum_fu_2226_p2" SOURCE="Conv.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx31_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1129_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_1140_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_2_fu_1151_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_3_fu_1177_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_4_fu_1187_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_5_fu_1197_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_6_fu_1207_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_7_fu_1230_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_8_fu_1240_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_9_fu_1250_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_10_fu_1260_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_11_fu_1290_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_12_fu_1301_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_13_fu_1320_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_14_fu_1331_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_15_fu_1351_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_16_fu_1361_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_17_fu_1371_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_18_fu_1381_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_19_fu_1401_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_20_fu_1411_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_21_fu_1421_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_22_fu_1431_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_23_fu_1451_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_24_fu_1461_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_25_fu_1471_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_26_fu_1481_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_27_fu_1504_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_28_fu_1514_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_29_fu_1524_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_30_fu_1534_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_31_fu_1555_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_32_fu_1565_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_33_fu_1575_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_34_fu_1585_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_35_fu_1605_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_36_fu_1615_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_37_fu_1625_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_38_fu_1657_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_39_fu_1667_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_40_fu_1677_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_41_fu_1687_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_42_fu_1707_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_43_fu_1717_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_44_fu_1727_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_45_fu_1737_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_46_fu_1779_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_47_fu_1789_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_48_fu_1799_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_49_fu_1809_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_50_fu_1848_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_51_fu_1858_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_52_fu_1872_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_53_fu_1882_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_54_fu_1906_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_55_fu_1916_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_56_fu_1930_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_57_fu_1961_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_58_fu_1971_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_59_fu_1982_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_60_fu_1992_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_61_fu_2013_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_62_fu_2023_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_63_fu_2033_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_64_fu_2043_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_65_fu_2063_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_66_fu_2073_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_67_fu_2083_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_68_fu_2093_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_69_fu_2113_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_70_fu_2123_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_71_fu_2133_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_72_fu_2143_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_73_fu_2163_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_74_fu_2173_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_75_fu_2183_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_76_fu_2193_p2" SOURCE="Conv.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_1823_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_1832_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5</Name>
            <Loops>
                <loop_for_3_channel_pad_5_loop_for_channel_pad_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.925</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1348</Best-caseLatency>
                    <Average-caseLatency>1348</Average-caseLatency>
                    <Worst-caseLatency>1348</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1348</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                        <Name>loop_for_3_channel_pad_5_loop_for_channel_pad_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1344</TripCount>
                        <Latency>1346</Latency>
                        <AbsoluteTimeLatency>13.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:135~CNN.cpp:41</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                            <Name>loop_for_3_channel_pad_5_loop_for_channel_pad_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:133~CNN.cpp:41</SourceLocation>
                        </loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>118</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_122_p2" SOURCE="Conv.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_148_p2" SOURCE="Conv.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U67" SOURCE="Conv.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U67" SOURCE="Conv.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_3_fu_246_p2" SOURCE="Conv.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_186_p2" SOURCE="Conv.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</Name>
            <Loops>
                <VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>409616</Best-caseLatency>
                    <Average-caseLatency>409616</Average-caseLatency>
                    <Worst-caseLatency>409616</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.096 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.096 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.096 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>409616</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                        <Name>VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102400</TripCount>
                        <Latency>409614</Latency>
                        <AbsoluteTimeLatency>4.096 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:146~CNN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                            <Name>VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>Conv.cpp:148~CNN.cpp:42</SourceLocation>
                        </VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>548</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_247_p2" SOURCE="Conv.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_292_p2" SOURCE="Conv.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_521_p2" SOURCE="Conv.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_344_p2" SOURCE="Conv.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_406_p2" SOURCE="Conv.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx37_sum_fu_617_p2" SOURCE="Conv.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx37_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U74" SOURCE="Conv.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_436_p2" SOURCE="Conv.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_462_p2" SOURCE="Conv.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_5_fu_541_p2" SOURCE="Conv.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U74" SOURCE="Conv.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_473_p2" SOURCE="Conv.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_551_p2" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_1_fu_565_p2" SOURCE="Conv.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_577_p2" SOURCE="Conv.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2</Name>
            <Loops>
                <loop_for_channel_pool_2_loop_for_weight_pool_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>644</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_2_loop_for_weight_pool_2>
                        <Name>loop_for_channel_pool_2_loop_for_weight_pool_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>640</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>6.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_2_loop_for_weight_pool_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:53~CNN.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_2_loop_for_weight_pool_2>
                            <Name>loop_for_channel_pool_2_loop_for_weight_pool_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:50~CNN.cpp:43</SourceLocation>
                        </loop_for_channel_pool_2_loop_for_weight_pool_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>272</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>529</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_155_p2" SOURCE="Pool.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_181_p2" SOURCE="Pool.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_223_p2" SOURCE="Pool.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_241_p2" SOURCE="Pool.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_258_p2" SOURCE="Pool.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_452_p2" SOURCE="Pool.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_462_p2" SOURCE="Pool.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_264_p2" SOURCE="Pool.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6</Name>
            <Loops>
                <loop_for_3_channel_pad_6_loop_for_channel_pad_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>708</Best-caseLatency>
                    <Average-caseLatency>708</Average-caseLatency>
                    <Worst-caseLatency>708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>708</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                        <Name>loop_for_3_channel_pad_6_loop_for_channel_pad_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>704</TripCount>
                        <Latency>706</Latency>
                        <AbsoluteTimeLatency>7.060 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:161~CNN.cpp:44</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                            <Name>loop_for_3_channel_pad_6_loop_for_channel_pad_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:159~CNN.cpp:44</SourceLocation>
                        </loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>114</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>298</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_120_p2" SOURCE="Conv.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_146_p2" SOURCE="Conv.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U82" SOURCE="Conv.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U82" SOURCE="Conv.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_3_fu_244_p2" SOURCE="Conv.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_184_p2" SOURCE="Conv.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</Name>
            <Loops>
                <VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>409616</Best-caseLatency>
                    <Average-caseLatency>409616</Average-caseLatency>
                    <Worst-caseLatency>409616</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.096 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.096 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.096 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>409616</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                        <Name>VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102400</TripCount>
                        <Latency>409614</Latency>
                        <AbsoluteTimeLatency>4.096 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:172~CNN.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                            <Name>VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>Conv.cpp:174~CNN.cpp:45</SourceLocation>
                        </VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>605</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>819</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_249_p2" SOURCE="Conv.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_294_p2" SOURCE="Conv.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_527_p2" SOURCE="Conv.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_346_p2" SOURCE="Conv.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx45_sum_fu_614_p2" SOURCE="Conv.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx45_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U89" SOURCE="Conv.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_432_p2" SOURCE="Conv.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_2_fu_442_p2" SOURCE="Conv.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_468_p2" SOURCE="Conv.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_6_fu_543_p2" SOURCE="Conv.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U89" SOURCE="Conv.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_479_p2" SOURCE="Conv.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_1_fu_700_p2" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_710_p2" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_562_p2" SOURCE="Conv.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_574_p2" SOURCE="Conv.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7</Name>
            <Loops>
                <loop_for_3_channel_pad_7_loop_for_channel_pad_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.933</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1412</Best-caseLatency>
                    <Average-caseLatency>1412</Average-caseLatency>
                    <Worst-caseLatency>1412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                        <Name>loop_for_3_channel_pad_7_loop_for_channel_pad_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1408</TripCount>
                        <Latency>1410</Latency>
                        <AbsoluteTimeLatency>14.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:187~CNN.cpp:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                            <Name>loop_for_3_channel_pad_7_loop_for_channel_pad_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:185~CNN.cpp:46</SourceLocation>
                        </loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>118</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>300</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_118_p2" SOURCE="Conv.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_1_fu_144_p2" SOURCE="Conv.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln185_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U93" SOURCE="Conv.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U93" SOURCE="Conv.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_3_fu_242_p2" SOURCE="Conv.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_182_p2" SOURCE="Conv.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</Name>
            <Loops>
                <VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>819216</Best-caseLatency>
                    <Average-caseLatency>819216</Average-caseLatency>
                    <Worst-caseLatency>819216</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.192 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.192 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.192 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>819216</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                        <Name>VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>204800</TripCount>
                        <Latency>819214</Latency>
                        <AbsoluteTimeLatency>8.192 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:198~CNN.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                            <Name>VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>Conv.cpp:200~CNN.cpp:47</SourceLocation>
                        </VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>804</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_245_p2" SOURCE="Conv.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_1_fu_301_p2" SOURCE="Conv.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_315_p2" SOURCE="Conv.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_367_p2" SOURCE="Conv.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx51_sum_fu_648_p2" SOURCE="Conv.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx51_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U100" SOURCE="Conv.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_477_p2" SOURCE="Conv.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_2_fu_487_p2" SOURCE="Conv.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_1_fu_513_p2" SOURCE="Conv.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_6_fu_524_p2" SOURCE="Conv.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U100" SOURCE="Conv.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_530_p2" SOURCE="Conv.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_1_fu_548_p2" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_558_p2" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_1_fu_596_p2" SOURCE="Conv.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_1_fu_608_p2" SOURCE="Conv.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3</Name>
            <Loops>
                <loop_for_channel_pool_3_loop_for_weight_pool_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>644</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_3_loop_for_weight_pool_3>
                        <Name>loop_for_channel_pool_3_loop_for_weight_pool_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>640</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>6.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_3_loop_for_weight_pool_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:75~CNN.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_3_loop_for_weight_pool_3>
                            <Name>loop_for_channel_pool_3_loop_for_weight_pool_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:72~CNN.cpp:48</SourceLocation>
                        </loop_for_channel_pool_3_loop_for_weight_pool_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>272</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>528</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_157_p2" SOURCE="Pool.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_183_p2" SOURCE="Pool.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_225_p2" SOURCE="Pool.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_243_p2" SOURCE="Pool.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_260_p2" SOURCE="Pool.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_454_p2" SOURCE="Pool.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_464_p2" SOURCE="Pool.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_266_p2" SOURCE="Pool.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_gap_4</Name>
            <Loops>
                <loop_for_channel_gap_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_gap_4>
                        <Name>loop_for_channel_gap_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>135</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_gap_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:101~CNN.cpp:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_gap_4>
                            <Name>loop_for_channel_gap_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Pool.cpp:92~CNN.cpp:49</SourceLocation>
                        </loop_for_channel_gap_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>7528</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>5938</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_526_p2" SOURCE="Pool.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_560_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U110" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U111" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_604_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U112" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_615_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U113" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_626_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U114" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_3_fu_637_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U115" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_4_fu_648_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U116" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_5_fu_659_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U117" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_6_fu_670_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U118" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_7_fu_681_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U119" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_8_fu_692_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U120" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_9_fu_703_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U121" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_10_fu_714_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U122" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_11_fu_725_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U123" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_12_fu_741_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_13_fu_751_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_14_fu_761_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U110" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_15_fu_771_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U111" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_16_fu_781_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U112" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_17_fu_791_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U113" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_18_fu_801_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U114" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_19_fu_811_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U115" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_20_fu_821_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U116" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_21_fu_831_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U117" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_22_fu_841_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U118" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_23_fu_851_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U119" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_24_fu_861_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U120" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_25_fu_871_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U121" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_26_fu_881_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U122" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_gap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_27_fu_891_p2" SOURCE="Pool.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_for_channel_gap_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U123" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="pool_value_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_a_Dense_0</Name>
            <Loops>
                <loop_for_a_Dense_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>463</Best-caseLatency>
                    <Average-caseLatency>463</Average-caseLatency>
                    <Worst-caseLatency>463</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>463</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_a_Dense_0>
                        <Name>loop_for_a_Dense_0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>20</TripCount>
                        <Latency>461</Latency>
                        <AbsoluteTimeLatency>4.610 us</AbsoluteTimeLatency>
                        <PipelineII>17</PipelineII>
                        <PipelineDepth>139</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_a_Dense_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Dense.cpp:3~CNN.cpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_a_Dense_0>
                            <Name>loop_for_a_Dense_0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Dense.cpp:3~CNN.cpp:50</SourceLocation>
                        </loop_for_a_Dense_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3250</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2480</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3_fu_747_p2" SOURCE="Dense.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_757_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_768_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_2_fu_784_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_3_fu_794_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_4_fu_814_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_5_fu_846_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_6_fu_856_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_7_fu_876_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_8_fu_886_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_9_fu_906_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_10_fu_916_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_11_fu_936_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_12_fu_968_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_13_fu_978_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_14_fu_998_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_15_fu_1008_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_16_fu_1028_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_17_fu_1038_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_18_fu_1058_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_19_fu_1090_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_20_fu_1100_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_21_fu_1120_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_22_fu_1130_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_23_fu_1150_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_24_fu_1160_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_25_fu_1180_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_26_fu_1212_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_27_fu_1222_p2" SOURCE="Dense.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_1252_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_a_Dense_1</Name>
            <Loops>
                <loop_for_a_Dense_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134</Best-caseLatency>
                    <Average-caseLatency>134</Average-caseLatency>
                    <Worst-caseLatency>134</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>134</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_a_Dense_1>
                        <Name>loop_for_a_Dense_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>132</Latency>
                        <AbsoluteTimeLatency>1.320 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>89</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_a_Dense_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Dense.cpp:15~CNN.cpp:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_a_Dense_1>
                            <Name>loop_for_a_Dense_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Dense.cpp:15~CNN.cpp:51</SourceLocation>
                        </loop_for_a_Dense_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2310</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1684</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_521_p2" SOURCE="Dense.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_544_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_560_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_570_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_590_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_4_fu_600_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_5_fu_620_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_6_fu_630_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_7_fu_662_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_8_fu_682_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_9_fu_692_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_10_fu_712_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_11_fu_722_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_12_fu_742_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_13_fu_752_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_14_fu_784_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_15_fu_804_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_16_fu_814_p2" SOURCE="Dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_844_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_detect</Name>
            <Loops>
                <loop_detect/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.073</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_detect>
                        <Name>loop_detect</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_detect>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Dense.cpp:23~CNN.cpp:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_detect>
                            <Name>loop_detect</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Dense.cpp:26~CNN.cpp:51</SourceLocation>
                        </loop_detect>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>247</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_detect" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_121_p2" SOURCE="Dense.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1735898</Best-caseLatency>
                    <Average-caseLatency>1735898</Average-caseLatency>
                    <Worst-caseLatency>1735898</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1735899</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN.cpp:6</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>94</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>32</UTIL_BRAM>
                    <DSP>46</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>34157</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>33937</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_Dense_U" SOURCE="Dense.cpp:13" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_Dense"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv0_U" SOURCE="CNN.cpp:7" STORAGESIZE="32 324 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv0_U" SOURCE="CNN.cpp:8" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv1_U" SOURCE="CNN.cpp:9" STORAGESIZE="32 1296 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv1_U" SOURCE="CNN.cpp:10" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool0_U" SOURCE="CNN.cpp:11" STORAGESIZE="32 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv2_U" SOURCE="CNN.cpp:12" STORAGESIZE="32 656 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv2_U" SOURCE="CNN.cpp:13" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv3_U" SOURCE="CNN.cpp:14" STORAGESIZE="32 1312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv3_U" SOURCE="CNN.cpp:15" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool1_U" SOURCE="CNN.cpp:16" STORAGESIZE="32 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv4_U" SOURCE="CNN.cpp:17" STORAGESIZE="32 672 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv4_U" SOURCE="CNN.cpp:18" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U198" SOURCE="CNN.cpp:19" STORAGESIZE="32 1344 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv5_U" SOURCE="CNN.cpp:20" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool2_U" SOURCE="CNN.cpp:21" STORAGESIZE="32 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPadConv6_U" SOURCE="CNN.cpp:22" STORAGESIZE="32 704 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv6_U" SOURCE="CNN.cpp:23" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U199" SOURCE="CNN.cpp:24" STORAGESIZE="32 1408 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv7_U" SOURCE="CNN.cpp:25" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPool3_U" SOURCE="CNN.cpp:26" STORAGESIZE="32 640 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPool3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutGAP4_U" SOURCE="CNN.cpp:27" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutGAP4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutDense0_U" SOURCE="CNN.cpp:28" STORAGESIZE="32 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutDense0"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="InModel" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="InModel_address0" name="InModel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="InModel_ce0" name="InModel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="InModel_q0" name="InModel_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OutModel" index="1" direction="out" srcType="float&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="OutModel" name="OutModel" usage="data" direction="out"/>
                <hwRef type="port" interface="OutModel_ap_vld" name="OutModel_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Weights" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Weights_address0" name="Weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Weights_ce0" name="Weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Weights_q0" name="Weights_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Weights_address1" name="Weights_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Weights_ce1" name="Weights_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Weights_q1" name="Weights_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="InModel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="InModel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>InModel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="InModel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="InModel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="InModel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>InModel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="InModel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OutModel" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OutModel">DATA</portMap>
            </portMaps>
            <ports>
                <port>OutModel</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="OutModel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="Weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="Weights_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Weights_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="InModel_address0">out, 9</column>
                    <column name="InModel_q0">in, 32</column>
                    <column name="Weights_address0">out, 14</column>
                    <column name="Weights_address1">out, 14</column>
                    <column name="Weights_q0">in, 32</column>
                    <column name="Weights_q1">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="OutModel">ap_vld, out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="InModel">in, float*</column>
                    <column name="OutModel">out, float&amp;</column>
                    <column name="Weights">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="InModel">InModel_address0, port, offset</column>
                    <column name="InModel">InModel_ce0, port, </column>
                    <column name="InModel">InModel_q0, port, </column>
                    <column name="OutModel">OutModel, port, </column>
                    <column name="OutModel">OutModel_ap_vld, port, </column>
                    <column name="Weights">Weights_address0, port, offset</column>
                    <column name="Weights">Weights_ce0, port, </column>
                    <column name="Weights">Weights_q0, port, </column>
                    <column name="Weights">Weights_address1, port, offset</column>
                    <column name="Weights">Weights_ce1, port, </column>
                    <column name="Weights">Weights_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

