# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn-amd-mesa3d -mcpu=gfx1010 -run-pass=amdgpu-regbank-combiner -verify-machineinstrs %s -o - | FileCheck %s

---
name: test_min_max_ValK0_K1_f32
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_min_max_ValK0_K1_f32
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f32) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMAXNUM_IEEE [[FMUL]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C2]](f32)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST5]](i32)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY3]](i32)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMINNUM_IEEE [[FMAXNUM_IEEE]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMINNUM_IEEE]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = G_FMUL %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %8:sgpr(i32) = G_BITCAST %7(f32)
    %9:vgpr(i32) = COPY %8(i32)
    %10:vgpr(f32) = G_BITCAST %9(i32)
    %11:vgpr(f32) = nnan G_FMAXNUM_IEEE %6, %10
    %12:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %13:sgpr(i32) = G_BITCAST %12(f32)
    %14:vgpr(i32) = COPY %13(i32)
    %15:vgpr(f32) = G_BITCAST %14(i32)
    %16:vgpr(f32) = nnan G_FMINNUM_IEEE %11, %15
    %17:vgpr(i32) = G_BITCAST %16(f32)
    $vgpr0 = COPY %17(i32)
...

---
name: test_min_max_K0Val_K1_f64
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: false
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: test_min_max_K0Val_K1_f64
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f64) = G_FCONSTANT double 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i64) = G_BITCAST [[C]](f64)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i64) = COPY [[BITCAST]](i64)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY]](i64)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY1]](i64)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f64) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f64) = G_FCONSTANT double 0.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i64) = G_BITCAST [[C1]](f64)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i64) = COPY [[BITCAST3]](i64)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY2]](i64)
    ; CHECK-NEXT: [[FMAXNUM:%[0-9]+]]:vgpr(f64) = nnan G_FMAXNUM [[BITCAST4]], [[FMUL]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f64) = G_FCONSTANT double 1.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i64) = G_BITCAST [[C2]](f64)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i64) = COPY [[BITCAST5]](i64)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY3]](i64)
    ; CHECK-NEXT: [[FMINNUM:%[0-9]+]]:vgpr(f64) = nnan G_FMINNUM [[FMAXNUM]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i64) = G_BITCAST [[FMINNUM]](f64)
    ; CHECK-NEXT: $vgpr0_vgpr1 = COPY [[BITCAST7]](i64)
    %0:vgpr(i64) = COPY $vgpr0_vgpr1
    %1:sgpr(f64) = G_FCONSTANT double 2.000000e+00
    %2:sgpr(i64) = G_BITCAST %1(f64)
    %3:vgpr(i64) = COPY %2(i64)
    %4:vgpr(f64) = G_BITCAST %0(i64)
    %5:vgpr(f64) = G_BITCAST %3(i64)
    %6:vgpr(f64) = G_FMUL %4, %5
    %7:sgpr(f64) = G_FCONSTANT double 0.000000e+00
    %8:sgpr(i64) = G_BITCAST %7(f64)
    %9:vgpr(i64) = COPY %8(i64)
    %10:vgpr(f64) = G_BITCAST %9(i64)
    %11:vgpr(f64) = nnan G_FMAXNUM %10, %6
    %12:sgpr(f64) = G_FCONSTANT double 1.000000e+00
    %13:sgpr(i64) = G_BITCAST %12(f64)
    %14:vgpr(i64) = COPY %13(i64)
    %15:vgpr(f64) = G_BITCAST %14(i64)
    %16:vgpr(f64) = nnan G_FMINNUM %11, %15
    %17:vgpr(i64) = G_BITCAST %16(f64)
    $vgpr0_vgpr1 = COPY %17(i64)
...

---
name: test_min_K1max_ValK0_f16
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_min_K1max_ValK0_f16
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:vgpr(i16) = G_TRUNC [[COPY]](i32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH4000
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C]](f16)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i16) = COPY [[BITCAST]](i16)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f16) = G_BITCAST [[TRUNC]](i16)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f16) = G_BITCAST [[COPY1]](i16)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f16) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH0000
    ; CHECK-NEXT: [[FCANONICALIZE:%[0-9]+]]:vgpr(f16) = G_FCANONICALIZE [[FMUL]]
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C1]](f16)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i16) = COPY [[BITCAST3]](i16)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f16) = G_BITCAST [[COPY2]](i16)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f16) = G_FMAXNUM_IEEE [[FCANONICALIZE]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH3C00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C2]](f16)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i16) = COPY [[BITCAST5]](i16)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f16) = G_BITCAST [[COPY3]](i16)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f16) = G_FMINNUM_IEEE [[BITCAST6]], [[FMAXNUM_IEEE]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i16) = G_BITCAST [[FMINNUM_IEEE]](f16)
    ; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:vgpr(i32) = G_ANYEXT [[BITCAST7]](i16)
    ; CHECK-NEXT: $vgpr0 = COPY [[ANYEXT]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:vgpr(i16) = G_TRUNC %0(i32)
    %2:sgpr(f16) = G_FCONSTANT half 0xH4000
    %3:sgpr(i16) = G_BITCAST %2(f16)
    %4:vgpr(i16) = COPY %3(i16)
    %5:vgpr(f16) = G_BITCAST %1(i16)
    %6:vgpr(f16) = G_BITCAST %4(i16)
    %7:vgpr(f16) = G_FMUL %5, %6
    %8:sgpr(f16) = G_FCONSTANT half 0xH0000
    %9:vgpr(f16) = G_FCANONICALIZE %7
    %10:sgpr(i16) = G_BITCAST %8(f16)
    %11:vgpr(i16) = COPY %10(i16)
    %12:vgpr(f16) = G_BITCAST %11(i16)
    %13:vgpr(f16) = G_FMAXNUM_IEEE %9, %12
    %14:sgpr(f16) = G_FCONSTANT half 0xH3C00
    %15:sgpr(i16) = G_BITCAST %14(f16)
    %16:vgpr(i16) = COPY %15(i16)
    %17:vgpr(f16) = G_BITCAST %16(i16)
    %18:vgpr(f16) = G_FMINNUM_IEEE %17, %13
    %19:vgpr(i16) = G_BITCAST %18(f16)
    %20:vgpr(i32) = G_ANYEXT %19(i16)
    $vgpr0 = COPY %20(i32)
...

---
name: test_min_K1max_K0Val_f16
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: false
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_min_K1max_K0Val_f16
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<2 x i16>) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH4000
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C]](f16)
    ; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST]](i16)
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT]](i32), [[ANYEXT]](i32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH0000
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C1]](f16)
    ; CHECK-NEXT: [[ANYEXT1:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST1]](i16)
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC1:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT1]](i32), [[ANYEXT1]](i32)
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH3C00
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C2]](f16)
    ; CHECK-NEXT: [[ANYEXT2:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST2]](i16)
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC2:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT2]](i32), [[ANYEXT2]](i32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY1]](<2 x i16>)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(<2 x f16>) = G_FMUL [[BITCAST3]], [[BITCAST4]]
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC1]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY2]](<2 x i16>)
    ; CHECK-NEXT: [[FMAXNUM:%[0-9]+]]:vgpr(<2 x f16>) = nnan G_FMAXNUM [[BITCAST5]], [[FMUL]]
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC2]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY3]](<2 x i16>)
    ; CHECK-NEXT: [[FMINNUM:%[0-9]+]]:vgpr(<2 x f16>) = nnan G_FMINNUM [[BITCAST6]], [[FMAXNUM]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(<2 x i16>) = G_BITCAST [[FMINNUM]](<2 x f16>)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](<2 x i16>)
    %0:vgpr(<2 x i16>) = COPY $vgpr0
    %1:sgpr(f16) = G_FCONSTANT half 0xH4000
    %2:sgpr(i16) = G_BITCAST %1(f16)
    %3:sgpr(i32) = G_ANYEXT %2(i16)
    %4:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %3(i32), %3(i32)
    %5:sgpr(f16) = G_FCONSTANT half 0xH0000
    %6:sgpr(i16) = G_BITCAST %5(f16)
    %7:sgpr(i32) = G_ANYEXT %6(i16)
    %8:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %7(i32), %7(i32)
    %9:sgpr(f16) = G_FCONSTANT half 0xH3C00
    %10:sgpr(i16) = G_BITCAST %9(f16)
    %11:sgpr(i32) = G_ANYEXT %10(i16)
    %12:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %11(i32), %11(i32)
    %13:vgpr(<2 x i16>) = COPY %4(<2 x i16>)
    %14:vgpr(<2 x f16>) = G_BITCAST %0(<2 x i16>)
    %15:vgpr(<2 x f16>) = G_BITCAST %13(<2 x i16>)
    %16:vgpr(<2 x f16>) = G_FMUL %14, %15
    %17:vgpr(<2 x i16>) = COPY %8(<2 x i16>)
    %18:vgpr(<2 x f16>) = G_BITCAST %17(<2 x i16>)
    %19:vgpr(<2 x f16>) = nnan G_FMAXNUM %18, %16
    %20:vgpr(<2 x i16>) = COPY %12(<2 x i16>)
    %21:vgpr(<2 x f16>) = G_BITCAST %20(<2 x i16>)
    %22:vgpr(<2 x f16>) = nnan G_FMINNUM %21, %19
    %23:vgpr(<2 x i16>) = G_BITCAST %22(<2 x f16>)
    $vgpr0 = COPY %23(<2 x i16>)
...

---
name: test_min_max_splat_padded_with_undef
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_min_max_splat_padded_with_undef
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<2 x i16>) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH4000
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C]](f16)
    ; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST]](i16)
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT]](i32), [[ANYEXT]](i32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH0000
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C1]](f16)
    ; CHECK-NEXT: [[ANYEXT1:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST1]](i16)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:sgpr(i32) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC1:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT1]](i32), [[DEF]](i32)
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH3C00
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C2]](f16)
    ; CHECK-NEXT: [[ANYEXT2:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST2]](i16)
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC2:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT2]](i32), [[DEF]](i32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY1]](<2 x i16>)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(<2 x f16>) = G_FMUL [[BITCAST3]], [[BITCAST4]]
    ; CHECK-NEXT: [[FCANONICALIZE:%[0-9]+]]:vgpr(<2 x f16>) = G_FCANONICALIZE [[FMUL]]
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC1]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY2]](<2 x i16>)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(<2 x f16>) = G_FMAXNUM_IEEE [[BITCAST5]], [[FCANONICALIZE]]
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC2]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY3]](<2 x i16>)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(<2 x f16>) = G_FMINNUM_IEEE [[BITCAST6]], [[FMAXNUM_IEEE]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(<2 x i16>) = G_BITCAST [[FMINNUM_IEEE]](<2 x f16>)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](<2 x i16>)
    %0:vgpr(<2 x i16>) = COPY $vgpr0
    %1:sgpr(f16) = G_FCONSTANT half 0xH4000
    %2:sgpr(i16) = G_BITCAST %1(f16)
    %3:sgpr(i32) = G_ANYEXT %2(i16)
    %4:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %3(i32), %3(i32)
    %5:sgpr(f16) = G_FCONSTANT half 0xH0000
    %6:sgpr(i16) = G_BITCAST %5(f16)
    %7:sgpr(i32) = G_ANYEXT %6(i16)
    %8:sgpr(i32) = G_IMPLICIT_DEF
    %9:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %7(i32), %8(i32)
    %10:sgpr(f16) = G_FCONSTANT half 0xH3C00
    %11:sgpr(i16) = G_BITCAST %10(f16)
    %12:sgpr(i32) = G_ANYEXT %11(i16)
    %13:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %12(i32), %8(i32)
    %14:vgpr(<2 x i16>) = COPY %4(<2 x i16>)
    %15:vgpr(<2 x f16>) = G_BITCAST %0(<2 x i16>)
    %16:vgpr(<2 x f16>) = G_BITCAST %14(<2 x i16>)
    %17:vgpr(<2 x f16>) = G_FMUL %15, %16
    %18:vgpr(<2 x f16>) = G_FCANONICALIZE %17
    %19:vgpr(<2 x i16>) = COPY %9(<2 x i16>)
    %20:vgpr(<2 x f16>) = G_BITCAST %19(<2 x i16>)
    %21:vgpr(<2 x f16>) = G_FMAXNUM_IEEE %20, %18
    %22:vgpr(<2 x i16>) = COPY %13(<2 x i16>)
    %23:vgpr(<2 x f16>) = G_BITCAST %22(<2 x i16>)
    %24:vgpr(<2 x f16>) = G_FMINNUM_IEEE %23, %21
    %25:vgpr(<2 x i16>) = G_BITCAST %24(<2 x f16>)
    $vgpr0 = COPY %25(<2 x i16>)
...

---
name: test_max_min_ValK1_K0_f32
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_max_min_ValK1_K0_f32
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f32) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMINNUM_IEEE [[FMUL]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C2]](f32)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST5]](i32)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY3]](i32)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMAXNUM_IEEE [[FMINNUM_IEEE]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMAXNUM_IEEE]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = G_FMUL %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %8:sgpr(i32) = G_BITCAST %7(f32)
    %9:vgpr(i32) = COPY %8(i32)
    %10:vgpr(f32) = G_BITCAST %9(i32)
    %11:vgpr(f32) = nnan G_FMINNUM_IEEE %6, %10
    %12:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %13:sgpr(i32) = G_BITCAST %12(f32)
    %14:vgpr(i32) = COPY %13(i32)
    %15:vgpr(f32) = G_BITCAST %14(i32)
    %16:vgpr(f32) = nnan G_FMAXNUM_IEEE %11, %15
    %17:vgpr(i32) = G_BITCAST %16(f32)
    $vgpr0 = COPY %17(i32)
...

---
name: test_max_min_K1Val_K0_f64
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: false
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: test_max_min_K1Val_K0_f64
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f64) = G_FCONSTANT double 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i64) = G_BITCAST [[C]](f64)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i64) = COPY [[BITCAST]](i64)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY]](i64)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY1]](i64)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f64) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f64) = G_FCONSTANT double 1.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i64) = G_BITCAST [[C1]](f64)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i64) = COPY [[BITCAST3]](i64)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY2]](i64)
    ; CHECK-NEXT: [[FMINNUM:%[0-9]+]]:vgpr(f64) = nnan G_FMINNUM [[BITCAST4]], [[FMUL]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f64) = G_FCONSTANT double 0.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i64) = G_BITCAST [[C2]](f64)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i64) = COPY [[BITCAST5]](i64)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f64) = G_BITCAST [[COPY3]](i64)
    ; CHECK-NEXT: [[FMAXNUM:%[0-9]+]]:vgpr(f64) = nnan G_FMAXNUM [[FMINNUM]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i64) = G_BITCAST [[FMAXNUM]](f64)
    ; CHECK-NEXT: $vgpr0_vgpr1 = COPY [[BITCAST7]](i64)
    %0:vgpr(i64) = COPY $vgpr0_vgpr1
    %1:sgpr(f64) = G_FCONSTANT double 2.000000e+00
    %2:sgpr(i64) = G_BITCAST %1(f64)
    %3:vgpr(i64) = COPY %2(i64)
    %4:vgpr(f64) = G_BITCAST %0(i64)
    %5:vgpr(f64) = G_BITCAST %3(i64)
    %6:vgpr(f64) = G_FMUL %4, %5
    %7:sgpr(f64) = G_FCONSTANT double 1.000000e+00
    %8:sgpr(i64) = G_BITCAST %7(f64)
    %9:vgpr(i64) = COPY %8(i64)
    %10:vgpr(f64) = G_BITCAST %9(i64)
    %11:vgpr(f64) = nnan G_FMINNUM %10, %6
    %12:sgpr(f64) = G_FCONSTANT double 0.000000e+00
    %13:sgpr(i64) = G_BITCAST %12(f64)
    %14:vgpr(i64) = COPY %13(i64)
    %15:vgpr(f64) = G_BITCAST %14(i64)
    %16:vgpr(f64) = nnan G_FMAXNUM %11, %15
    %17:vgpr(i64) = G_BITCAST %16(f64)
    $vgpr0_vgpr1 = COPY %17(i64)
...

---
name: test_max_K0min_ValK1_f16
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_max_K0min_ValK1_f16
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:vgpr(i16) = G_TRUNC [[COPY]](i32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH4000
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C]](f16)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i16) = COPY [[BITCAST]](i16)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f16) = G_BITCAST [[TRUNC]](i16)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f16) = G_BITCAST [[COPY1]](i16)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f16) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH3C00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C1]](f16)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i16) = COPY [[BITCAST3]](i16)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f16) = G_BITCAST [[COPY2]](i16)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f16) = nnan G_FMINNUM_IEEE [[FMUL]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH0000
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C2]](f16)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i16) = COPY [[BITCAST5]](i16)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f16) = G_BITCAST [[COPY3]](i16)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f16) = nnan G_FMAXNUM_IEEE [[BITCAST6]], [[FMINNUM_IEEE]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i16) = G_BITCAST [[FMAXNUM_IEEE]](f16)
    ; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:vgpr(i32) = G_ANYEXT [[BITCAST7]](i16)
    ; CHECK-NEXT: $vgpr0 = COPY [[ANYEXT]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:vgpr(i16) = G_TRUNC %0(i32)
    %2:sgpr(f16) = G_FCONSTANT half 0xH4000
    %3:sgpr(i16) = G_BITCAST %2(f16)
    %4:vgpr(i16) = COPY %3(i16)
    %5:vgpr(f16) = G_BITCAST %1(i16)
    %6:vgpr(f16) = G_BITCAST %4(i16)
    %7:vgpr(f16) = G_FMUL %5, %6
    %8:sgpr(f16) = G_FCONSTANT half 0xH3C00
    %9:sgpr(i16) = G_BITCAST %8(f16)
    %10:vgpr(i16) = COPY %9(i16)
    %11:vgpr(f16) = G_BITCAST %10(i16)
    %12:vgpr(f16) = nnan G_FMINNUM_IEEE %7, %11
    %13:sgpr(f16) = G_FCONSTANT half 0xH0000
    %14:sgpr(i16) = G_BITCAST %13(f16)
    %15:vgpr(i16) = COPY %14(i16)
    %16:vgpr(f16) = G_BITCAST %15(i16)
    %17:vgpr(f16) = nnan G_FMAXNUM_IEEE %16, %12
    %18:vgpr(i16) = G_BITCAST %17(f16)
    %19:vgpr(i32) = G_ANYEXT %18(i16)
    $vgpr0 = COPY %19(i32)
...

---
name: test_max_K0min_K1Val_v2f16
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: false
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_max_K0min_K1Val_v2f16
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<2 x i16>) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH4000
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C]](f16)
    ; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST]](i16)
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT]](i32), [[ANYEXT]](i32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH3C00
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C1]](f16)
    ; CHECK-NEXT: [[ANYEXT1:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST1]](i16)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:sgpr(i32) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC1:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[ANYEXT1]](i32), [[DEF]](i32)
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f16) = G_FCONSTANT half 0xH0000
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:sgpr(i16) = G_BITCAST [[C2]](f16)
    ; CHECK-NEXT: [[ANYEXT2:%[0-9]+]]:sgpr(i32) = G_ANYEXT [[BITCAST2]](i16)
    ; CHECK-NEXT: [[BUILD_VECTOR_TRUNC2:%[0-9]+]]:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC [[DEF]](i32), [[ANYEXT2]](i32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY1]](<2 x i16>)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(<2 x f16>) = G_FMUL [[BITCAST3]], [[BITCAST4]]
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC1]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY2]](<2 x i16>)
    ; CHECK-NEXT: [[FMINNUM:%[0-9]+]]:vgpr(<2 x f16>) = nnan G_FMINNUM [[BITCAST5]], [[FMUL]]
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<2 x i16>) = COPY [[BUILD_VECTOR_TRUNC2]](<2 x i16>)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(<2 x f16>) = G_BITCAST [[COPY3]](<2 x i16>)
    ; CHECK-NEXT: [[FMAXNUM:%[0-9]+]]:vgpr(<2 x f16>) = nnan G_FMAXNUM [[BITCAST6]], [[FMINNUM]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(<2 x i16>) = G_BITCAST [[FMAXNUM]](<2 x f16>)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](<2 x i16>)
    %0:vgpr(<2 x i16>) = COPY $vgpr0
    %1:sgpr(f16) = G_FCONSTANT half 0xH4000
    %2:sgpr(i16) = G_BITCAST %1(f16)
    %3:sgpr(i32) = G_ANYEXT %2(i16)
    %4:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %3(i32), %3(i32)
    %5:sgpr(f16) = G_FCONSTANT half 0xH3C00
    %6:sgpr(i16) = G_BITCAST %5(f16)
    %7:sgpr(i32) = G_ANYEXT %6(i16)
    %8:sgpr(i32) = G_IMPLICIT_DEF
    %9:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %7(i32), %8(i32)
    %10:sgpr(f16) = G_FCONSTANT half 0xH0000
    %11:sgpr(i16) = G_BITCAST %10(f16)
    %12:sgpr(i32) = G_ANYEXT %11(i16)
    %13:sgpr(<2 x i16>) = G_BUILD_VECTOR_TRUNC %8(i32), %12(i32)
    %14:vgpr(<2 x i16>) = COPY %4(<2 x i16>)
    %15:vgpr(<2 x f16>) = G_BITCAST %0(<2 x i16>)
    %16:vgpr(<2 x f16>) = G_BITCAST %14(<2 x i16>)
    %17:vgpr(<2 x f16>) = G_FMUL %15, %16
    %18:vgpr(<2 x i16>) = COPY %9(<2 x i16>)
    %19:vgpr(<2 x f16>) = G_BITCAST %18(<2 x i16>)
    %20:vgpr(<2 x f16>) = nnan G_FMINNUM %19, %17
    %21:vgpr(<2 x i16>) = COPY %13(<2 x i16>)
    %22:vgpr(<2 x f16>) = G_BITCAST %21(<2 x i16>)
    %23:vgpr(<2 x f16>) = nnan G_FMAXNUM %22, %20
    %24:vgpr(<2 x i16>) = G_BITCAST %23(<2 x f16>)
    $vgpr0 = COPY %24(<2 x i16>)
...

# FixMe: add tests with attributes #3 = {"no-nans-fp-math"="true"}

---
name: test_min_max_K0_gt_K1
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_min_max_K0_gt_K1
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMAXNUM_IEEE [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMINNUM_IEEE [[FMAXNUM_IEEE]], [[BITCAST4]]
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMINNUM_IEEE]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST5]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = nnan G_FMAXNUM_IEEE %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %8:sgpr(i32) = G_BITCAST %7(f32)
    %9:vgpr(i32) = COPY %8(i32)
    %10:vgpr(f32) = G_BITCAST %9(i32)
    %11:vgpr(f32) = nnan G_FMINNUM_IEEE %6, %10
    %12:vgpr(i32) = G_BITCAST %11(f32)
    $vgpr0 = COPY %12(i32)
...

---
name: test_max_min_K0_gt_K1
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_max_min_K0_gt_K1
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMINNUM_IEEE [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f32) = nnan G_FMAXNUM_IEEE [[FMINNUM_IEEE]], [[BITCAST4]]
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMAXNUM_IEEE]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST5]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = nnan G_FMINNUM_IEEE %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %8:sgpr(i32) = G_BITCAST %7(f32)
    %9:vgpr(i32) = COPY %8(i32)
    %10:vgpr(f32) = G_BITCAST %9(i32)
    %11:vgpr(f32) = nnan G_FMAXNUM_IEEE %6, %10
    %12:vgpr(i32) = G_BITCAST %11(f32)
    $vgpr0 = COPY %12(i32)
...

---
name: test_min_max_maybe_NaN_input_ieee_false
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: false
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_min_max_maybe_NaN_input_ieee_false
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f32) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMAXNUM:%[0-9]+]]:vgpr(f32) = G_FMAXNUM [[FMUL]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C2]](f32)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST5]](i32)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY3]](i32)
    ; CHECK-NEXT: [[FMINNUM:%[0-9]+]]:vgpr(f32) = G_FMINNUM [[FMAXNUM]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMINNUM]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = G_FMUL %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %8:sgpr(i32) = G_BITCAST %7(f32)
    %9:vgpr(i32) = COPY %8(i32)
    %10:vgpr(f32) = G_BITCAST %9(i32)
    %11:vgpr(f32) = G_FMAXNUM %6, %10
    %12:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %13:sgpr(i32) = G_BITCAST %12(f32)
    %14:vgpr(i32) = COPY %13(i32)
    %15:vgpr(f32) = G_BITCAST %14(i32)
    %16:vgpr(f32) = G_FMINNUM %11, %15
    %17:vgpr(i32) = G_BITCAST %16(f32)
    $vgpr0 = COPY %17(i32)
...

---
name: test_min_max_maybe_NaN_input_ieee_true_dx10clamp_false
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: false
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_min_max_maybe_NaN_input_ieee_true_dx10clamp_false
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f32) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[FCANONICALIZE:%[0-9]+]]:vgpr(f32) = G_FCANONICALIZE [[FMUL]]
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f32) = G_FMAXNUM_IEEE [[FCANONICALIZE]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C2]](f32)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST5]](i32)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY3]](i32)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f32) = G_FMINNUM_IEEE [[FMAXNUM_IEEE]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMINNUM_IEEE]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = G_FMUL %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %8:vgpr(f32) = G_FCANONICALIZE %6
    %9:sgpr(i32) = G_BITCAST %7(f32)
    %10:vgpr(i32) = COPY %9(i32)
    %11:vgpr(f32) = G_BITCAST %10(i32)
    %12:vgpr(f32) = G_FMAXNUM_IEEE %8, %11
    %13:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %14:sgpr(i32) = G_BITCAST %13(f32)
    %15:vgpr(i32) = COPY %14(i32)
    %16:vgpr(f32) = G_BITCAST %15(i32)
    %17:vgpr(f32) = G_FMINNUM_IEEE %12, %16
    %18:vgpr(i32) = G_BITCAST %17(f32)
    $vgpr0 = COPY %18(i32)
...

---
name: test_max_min_maybe_NaN_input_ieee_true
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: true
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_max_min_maybe_NaN_input_ieee_true
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f32) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[FCANONICALIZE:%[0-9]+]]:vgpr(f32) = G_FCANONICALIZE [[FMUL]]
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMINNUM_IEEE:%[0-9]+]]:vgpr(f32) = G_FMINNUM_IEEE [[FCANONICALIZE]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C2]](f32)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST5]](i32)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY3]](i32)
    ; CHECK-NEXT: [[FMAXNUM_IEEE:%[0-9]+]]:vgpr(f32) = G_FMAXNUM_IEEE [[FMINNUM_IEEE]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMAXNUM_IEEE]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = G_FMUL %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %8:vgpr(f32) = G_FCANONICALIZE %6
    %9:sgpr(i32) = G_BITCAST %7(f32)
    %10:vgpr(i32) = COPY %9(i32)
    %11:vgpr(f32) = G_BITCAST %10(i32)
    %12:vgpr(f32) = G_FMINNUM_IEEE %8, %11
    %13:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %14:sgpr(i32) = G_BITCAST %13(f32)
    %15:vgpr(i32) = COPY %14(i32)
    %16:vgpr(f32) = G_BITCAST %15(i32)
    %17:vgpr(f32) = G_FMAXNUM_IEEE %12, %16
    %18:vgpr(i32) = G_BITCAST %17(f32)
    $vgpr0 = COPY %18(i32)
...

---
name: test_max_min_maybe_NaN_input_ieee_false
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
  mode:
    ieee: false
    dx10-clamp: true
body: |
  bb.1 :
    liveins: $vgpr0

    ; CHECK-LABEL: name: test_max_min_maybe_NaN_input_ieee_false
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C]](f32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY]](i32)
    ; CHECK-NEXT: [[BITCAST2:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY1]](i32)
    ; CHECK-NEXT: [[FMUL:%[0-9]+]]:vgpr(f32) = G_FMUL [[BITCAST1]], [[BITCAST2]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    ; CHECK-NEXT: [[BITCAST3:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C1]](f32)
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST3]](i32)
    ; CHECK-NEXT: [[BITCAST4:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY2]](i32)
    ; CHECK-NEXT: [[FMINNUM:%[0-9]+]]:vgpr(f32) = G_FMINNUM [[FMUL]], [[BITCAST4]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    ; CHECK-NEXT: [[BITCAST5:%[0-9]+]]:sgpr(i32) = G_BITCAST [[C2]](f32)
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[BITCAST5]](i32)
    ; CHECK-NEXT: [[BITCAST6:%[0-9]+]]:vgpr(f32) = G_BITCAST [[COPY3]](i32)
    ; CHECK-NEXT: [[FMAXNUM:%[0-9]+]]:vgpr(f32) = G_FMAXNUM [[FMINNUM]], [[BITCAST6]]
    ; CHECK-NEXT: [[BITCAST7:%[0-9]+]]:vgpr(i32) = G_BITCAST [[FMAXNUM]](f32)
    ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST7]](i32)
    %0:vgpr(i32) = COPY $vgpr0
    %1:sgpr(f32) = G_FCONSTANT float 2.000000e+00
    %2:sgpr(i32) = G_BITCAST %1(f32)
    %3:vgpr(i32) = COPY %2(i32)
    %4:vgpr(f32) = G_BITCAST %0(i32)
    %5:vgpr(f32) = G_BITCAST %3(i32)
    %6:vgpr(f32) = G_FMUL %4, %5
    %7:sgpr(f32) = G_FCONSTANT float 1.000000e+00
    %8:sgpr(i32) = G_BITCAST %7(f32)
    %9:vgpr(i32) = COPY %8(i32)
    %10:vgpr(f32) = G_BITCAST %9(i32)
    %11:vgpr(f32) = G_FMINNUM %6, %10
    %12:sgpr(f32) = G_FCONSTANT float 0.000000e+00
    %13:sgpr(i32) = G_BITCAST %12(f32)
    %14:vgpr(i32) = COPY %13(i32)
    %15:vgpr(f32) = G_BITCAST %14(i32)
    %16:vgpr(f32) = G_FMAXNUM %11, %15
    %17:vgpr(i32) = G_BITCAST %16(f32)
    $vgpr0 = COPY %17(i32)
...
