
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse csrng_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv entropy_src_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv lc_ctrl_pkg.sv top_pkg.sv tlul_pkg.sv edn.sv edn_ack_sm.sv edn_core.sv edn_field_en.sv edn_main_sm.sv edn_reg_top.sv prim_alert_sender.sv prim_generic_buf.sv prim_arbiter_ppc.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_secded_pkg.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv prim_mubi4_sync.sv prim_mubi8_sync.sv prim_max_tree.sv prim_slicer.sv
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.500 ; gain = 2.020 ; free physical = 308354 ; free virtual = 391744
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn" "*.svh"]] 
# }
# synth_design -top edn \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top edn -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23425
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.648 ; gain = 0.000 ; free physical = 306819 ; free virtual = 390234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'edn' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'edn_reg_top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 16773123 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000101 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_reg_top.sv:1176]
INFO: [Synth 8-6155] done synthesizing module 'edn_reg_top' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'edn_core' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:11]
	Parameter NumEndPoints bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000010000000 
	Parameter OutW bound to: 32'sb00000000000000000000000000100000 
	Parameter ClearOnRead bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_packer_fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'edn_ack_sm' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_ack_sm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101101 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (23#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_ack_sm.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'edn_ack_sm' (24#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_ack_sm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (25#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000011101 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync' (26#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000100 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized0' (26#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized1' (26#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (27#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_rescmd' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:473]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_rescmd' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:473]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_gencmd' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:512]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_gencmd' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:512]
INFO: [Synth 8-6157] synthesizing module 'edn_main_sm' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (27#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (27#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (27#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_main_sm.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'edn_main_sm' (28#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter OutSelDnCnt bound to: 1'b1 
	Parameter CntStyle bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_buf.sv:16]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (28#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_buf.sv:16]
WARNING: [Synth 8-689] width (32) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_count.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (28#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (28#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (29#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000011 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized2' (29#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000001000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter EnDataPort bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (30#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000010000000 
	Parameter OutW bound to: 32'sb00000000000000000000000010000000 
	Parameter ClearOnRead bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_packer_fifo.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo__parameterized0' (30#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/prim_packer_fifo.sv:42]
WARNING: [Synth 8-3848] Net sfifo_rescmd_full in module/entity edn_core does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:120]
WARNING: [Synth 8-3848] Net sfifo_gencmd_full in module/entity edn_core does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:132]
WARNING: [Synth 8-3848] Net sfifo_gencmd_depth in module/entity edn_core does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:125]
WARNING: [Synth 8-3848] Net sfifo_rescmd_depth in module/entity edn_core does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'edn_core' (31#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn_core.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'edn' (32#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/edn.sv:8]
WARNING: [Synth 8-7129] Port req_chk_i in module prim_arbiter_ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2842.648 ; gain = 0.000 ; free physical = 307513 ; free virtual = 390954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2842.648 ; gain = 0.000 ; free physical = 306171 ; free virtual = 389616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2850.508 ; gain = 7.859 ; free physical = 306161 ; free virtual = 389608
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2850.508 ; gain = 7.859 ; free physical = 305149 ; free virtual = 388591
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[1].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[2].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[3].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[4].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[5].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[6].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[7].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[8].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[9].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[10].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[11].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[12].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[13].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[14].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[15].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[16].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[17].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[18].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[19].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[20].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[21].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[22].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[23].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[24].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[25].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[26].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[27].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[28].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[1].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[2].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[3].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[4].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[5].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[6].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[7].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[8].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[9].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[10].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[11].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[12].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[13].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[14].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[15].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[16].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[17].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[18].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[19].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[20].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[21].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[22].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[23].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[24].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[25].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[26].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[27].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[28].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[1].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[2].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[3].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[4].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[5].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[6].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[7].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[8].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[9].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[10].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[11].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[12].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[13].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[14].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[15].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[16].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[17].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[18].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[19].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[20].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[21].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[22].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[23].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[24].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[25].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[26].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[27].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[28].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[1].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[2].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[3].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[4].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[5].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[6].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[7].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[8].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[9].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[10].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[11].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[12].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[13].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[14].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[15].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_edn_core/u_prim_mubi4_sync_edn_enable/gen_buffs[16].gen_bits[3].u_prim_buf'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 107   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	              128 Bit    Registers := 9     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 35    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 113   
+---Muxes : 
	   2 Input  128 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 37    
	   5 Input    6 Bit        Muxes := 8     
	   3 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 25    
	   5 Input    3 Bit        Muxes := 8     
	   9 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 112   
	   3 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 24    
	   9 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 305308 ; free virtual = 388699
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 305458 ; free virtual = 388871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 305921 ; free virtual = 389348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306553 ; free virtual = 389983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306529 ; free virtual = 389958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306448 ; free virtual = 389879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306403 ; free virtual = 389834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306380 ; free virtual = 389811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306316 ; free virtual = 389747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     7|
|4     |LUT2   |    13|
|5     |LUT3   |     7|
|6     |LUT4   |    54|
|7     |LUT5   |    32|
|8     |LUT6   |    94|
|9     |FDCE   |    87|
|10    |FDPE   |    84|
|11    |IBUF   |   113|
|12    |OBUF   |   378|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |   873|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                          |    42|
|3     |    i_decode_ack                        |prim_diff_decode_13                        |    17|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_23         |     4|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_28 |     4|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_29       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_30       |     3|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_24                         |     8|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_25                 |     8|
|10    |          u_sync_1                      |prim_generic_flop_26                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_27                       |     7|
|12    |    i_decode_ping                       |prim_diff_decode_14                        |    19|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_15         |    10|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_20 |    10|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0_21       |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_22       |     9|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync_16                         |     5|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_17                 |     5|
|19    |          u_sync_1                      |prim_generic_flop_18                       |     1|
|20    |          u_sync_2                      |prim_generic_flop_19                       |     4|
|21    |  \gen_alert_tx[1].u_prim_alert_sender  |prim_alert_sender__parameterized0          |    48|
|22    |    i_decode_ack                        |prim_diff_decode                           |    14|
|23    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_5          |     4|
|24    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_10 |     4|
|25    |          u_sync_1                      |prim_generic_flop__parameterized0_11       |     1|
|26    |          u_sync_2                      |prim_generic_flop__parameterized0_12       |     3|
|27    |      \gen_async.i_sync_p               |prim_flop_2sync_6                          |     5|
|28    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_7                  |     5|
|29    |          u_sync_1                      |prim_generic_flop_8                        |     1|
|30    |          u_sync_2                      |prim_generic_flop_9                        |     4|
|31    |    i_decode_ping                       |prim_diff_decode_2                         |    26|
|32    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0            |    16|
|33    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0    |    16|
|34    |          u_sync_1                      |prim_generic_flop__parameterized0          |     1|
|35    |          u_sync_2                      |prim_generic_flop__parameterized0_4        |    15|
|36    |      \gen_async.i_sync_p               |prim_flop_2sync                            |     6|
|37    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync                    |     6|
|38    |          u_sync_1                      |prim_generic_flop                          |     1|
|39    |          u_sync_2                      |prim_generic_flop_3                        |     5|
|40    |  u_edn_core                            |edn_core                                   |    99|
|41    |    u_edn_main_sm                       |edn_main_sm                                |    19|
|42    |      u_state_regs                      |prim_sparse_fsm_flop__parameterized0       |    19|
|43    |        u_state_flop                    |prim_flop__parameterized0                  |    19|
|44    |          \gen_generic.u_impl_generic   |prim_generic_flop__parameterized2          |    19|
|45    |    u_prim_count_max_reqs_cntr          |prim_count                                 |    79|
|46    |  u_reg                                 |edn_reg_top                                |   192|
|47    |    u_err_code_edn_cntr_err             |prim_subreg__parameterized6                |     4|
|48    |    u_intr_state_edn_cmd_req_done       |prim_subreg                                |    72|
|49    |    u_intr_state_edn_fatal_err          |prim_subreg_0                              |     3|
|50    |    u_max_num_reqs_between_reseeds      |prim_subreg__parameterized7                |     1|
|51    |    u_reg_if                            |tlul_adapter_reg                           |   104|
|52    |    u_sum_sts_req_mode_sm_sts           |prim_subreg__parameterized0                |     3|
|53    |    u_sw_cmd_sts_cmd_rdy                |prim_subreg__parameterized5                |     2|
|54    |    u_sw_cmd_sts_cmd_sts                |prim_subreg__parameterized6_1              |     1|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306245 ; free virtual = 389676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 352 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306179 ; free virtual = 389612
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.512 ; gain = 7.863 ; free physical = 306166 ; free virtual = 389600
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.609 ; gain = 0.000 ; free physical = 305389 ; free virtual = 388866
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.609 ; gain = 0.000 ; free physical = 307362 ; free virtual = 390765
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7326ad34
INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2871.609 ; gain = 29.109 ; free physical = 307508 ; free virtual = 390911
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/util_temp_edn_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/timing_temp_edn_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2969.277 ; gain = 97.668 ; free physical = 307078 ; free virtual = 390526
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/power_temp_edn_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/edn/power_temp_edn_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:53:32 2022...
real 87.05
user 95.17
sys 8.51
