Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Mon Sep 11 14:00:10 2023
| Host              : efab1 running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ntt_intt_pe_cell_v2_timing_summary_routed.rpt -pb ntt_intt_pe_cell_v2_timing_summary_routed.pb -rpx ntt_intt_pe_cell_v2_timing_summary_routed.rpx -warn_on_violation
| Design            : ntt_intt_pe_cell_v2
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description               Violations  
--------  --------  ------------------------  ----------  
SYNTH-13  Warning   combinational multiplier  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (53)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (53)
-------------------------------------
 There are 53 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.104     -101.523                     17                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                         -6.104     -101.523                     17                   17                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :           17  Failing Endpoints,  Worst Slack       -6.104ns,  Total Violation     -101.523ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.104ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[9]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.404ns  (logic 4.546ns (48.339%)  route 4.858ns (51.661%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=7 LUT6=12 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.456     7.331    mul0/mr0/s1[17]
    SLICE_X68Y186        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     7.421 r  mul0/p_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.005     8.426    p_OBUF[9]
    AP11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.978     9.404 r  p_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.404    p[9]
    AP11                                                              r  p[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                 -6.104    

Slack (VIOLATED) :        -6.060ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[13]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.360ns  (logic 4.541ns (48.512%)  route 4.819ns (51.488%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=7 LUT6=12 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.477     7.352    mul0/mr0/s1[17]
    SLICE_X66Y182        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     7.442 r  mul0/p_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.945     8.387    p_OBUF[13]
    AP12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.973     9.360 r  p_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.360    p[13]
    AP12                                                              r  p[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 -6.060    

Slack (VIOLATED) :        -6.044ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[10]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.344ns  (logic 4.560ns (48.795%)  route 4.785ns (51.205%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=7 LUT6=12 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.119     6.995    mul0/mr0/s1[17]
    SLICE_X68Y213        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     7.093 r  mul0/p_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.268     8.361    p_OBUF[10]
    AP10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.984     9.344 r  p_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.344    p[10]
    AP10                                                              r  p[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 -6.044    

Slack (VIOLATED) :        -6.004ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.304ns  (logic 4.469ns (48.036%)  route 4.835ns (51.964%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=6 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.058     6.411    mul0/mr0/a0/cwire[14]
    SLICE_X70Y217        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.463 f  mul0/p_OBUF[16]_inst_i_6/O
                         net (fo=7, routed)           0.145     6.608    mul0/mr0/t[17]
    SLICE_X69Y215        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     6.643 r  mul0/p_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.455     7.098    mul0/p_OBUF[6]_inst_i_3_n_0
    SLICE_X67Y185        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.135 r  mul0/p_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.198     7.334    mul0/p_OBUF[8]_inst_i_3_n_0
    SLICE_X66Y189        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.369 r  mul0/p_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.945     8.314    p_OBUF[7]
    AN8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.990     9.304 r  p_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.304    p[7]
    AN8                                                               r  p[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                 -6.004    

Slack (VIOLATED) :        -5.999ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.299ns  (logic 4.545ns (48.874%)  route 4.754ns (51.126%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=7 LUT6=12 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.113     6.989    mul0/mr0/s1[17]
    SLICE_X68Y212        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     7.077 r  mul0/p_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.243     8.320    p_OBUF[5]
    AM10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.979     9.299 r  p_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.299    p[5]
    AM10                                                              r  p[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 -5.999    

Slack (VIOLATED) :        -5.993ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[12]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.293ns  (logic 4.486ns (48.276%)  route 4.807ns (51.724%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=7 LUT6=12 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.162     7.038    mul0/mr0/s1[17]
    SLICE_X68Y212        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     7.073 r  mul0/p_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.247     8.320    p_OBUF[12]
    AN12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.974     9.293 r  p_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.293    p[12]
    AN12                                                              r  p[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                 -5.993    

Slack (VIOLATED) :        -5.984ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.284ns  (logic 4.521ns (48.699%)  route 4.763ns (51.301%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=6 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.354     7.230    mul0/mr0/s1[17]
    SLICE_X66Y196        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     7.281 r  mul0/p_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.011     8.292    p_OBUF[3]
    AM8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.992     9.284 r  p_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.284    p[3]
    AM8                                                               r  p[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                 -5.984    

Slack (VIOLATED) :        -5.983ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[11]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.283ns  (logic 4.514ns (48.624%)  route 4.769ns (51.376%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=7 LUT6=12 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.433     7.308    mul0/mr0/s1[17]
    SLICE_X66Y184        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     7.357 r  mul0/p_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.939     8.296    p_OBUF[11]
    AP9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.987     9.283 r  p_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.283    p[11]
    AP9                                                               r  p[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 -5.983    

Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.274ns  (logic 4.515ns (48.688%)  route 4.759ns (51.312%))
  Logic Levels:           30  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=2 LUT5=7 LUT6=12 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.102     6.455    mul0/mr0/a0/cwire[14]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.543 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.173     6.716    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.089     6.840    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.875 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.117     6.993    mul0/mr0/s1[17]
    SLICE_X68Y213        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     7.044 r  mul0/p_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.244     8.288    p_OBUF[2]
    AM9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.986     9.274 r  p_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.274    p[2]
    AM9                                                               r  p[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.954ns  (required time - arrival time)
  Source:                 tf[1]
                            (input port)
  Destination:            p[16]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        9.254ns  (logic 4.526ns (48.906%)  route 4.728ns (51.094%))
  Logic Levels:           31  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=6 LUT6=15 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 f  tf[1] (IN)
                         net (fo=0)                   0.000     0.000    tf_IBUF[1]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.011     1.011 f  tf_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.011    tf_IBUF[1]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.011 f  tf_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.013     2.024    mul0/tf_IBUF[1]
    SLICE_X95Y247        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.059 f  mul0/p_i_16/O
                         net (fo=1, routed)           0.473     2.532    mul0/p/B[1]
    DSP48E2_X10Y88       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     2.683 r  mul0/p/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.683    mul0/p/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X10Y88       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     2.756 r  mul0/p/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.756    mul0/p/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X10Y88       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.365 f  mul0/p/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.365    mul0/p/DSP_MULTIPLIER.V<0>
    DSP48E2_X10Y88       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.411 r  mul0/p/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.411    mul0/p/DSP_M_DATA.V_DATA<0>
    DSP48E2_X10Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     3.982 f  mul0/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.982    mul0/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     4.091 r  mul0/p/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.212     4.303    mul0/mul0_out[0]
    SLICE_X82Y220        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.338 f  mul0/p_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.042     4.380    mul0/add1/cwire[0]
    SLICE_X82Y220        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.415 f  mul0/p_OBUF[5]_inst_i_10/O
                         net (fo=4, routed)           0.049     4.464    mul0/add1/cwire[2]
    SLICE_X82Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.500 f  mul0/p_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.095     4.594    mul0/add1/cwire[4]
    SLICE_X82Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.629 f  mul0/p_OBUF[9]_inst_i_10/O
                         net (fo=2, routed)           0.096     4.725    mul0/add1/cwire[6]
    SLICE_X80Y221        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.761 f  mul0/p_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.042     4.803    mul0/add1/cwire[8]
    SLICE_X80Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.838 f  mul0/p_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.091     4.929    mul0/add1/cwire[10]
    SLICE_X79Y221        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.966 f  mul0/p_OBUF[16]_inst_i_21/O
                         net (fo=3, routed)           0.048     5.015    mul0/add1/cwire[12]
    SLICE_X79Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.052 f  mul0/p_OBUF[16]_inst_i_23/O
                         net (fo=6, routed)           0.115     5.166    mul0/add1/cwire[14]
    SLICE_X78Y221        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.203 r  mul0/p_OBUF[5]_inst_i_9/O
                         net (fo=3, routed)           0.232     5.435    mul0/p_OBUF[5]_inst_i_9_n_0
    SLICE_X73Y221        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.536 r  mul0/p_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.048     5.584    mul0/p_OBUF[5]_inst_i_8_n_0
    SLICE_X73Y221        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.675 r  mul0/p_OBUF[7]_inst_i_6/O
                         net (fo=3, routed)           0.188     5.863    mul0/mr0/a0/cwire[4]
    SLICE_X70Y220        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     5.900 r  mul0/p_OBUF[9]_inst_i_6/O
                         net (fo=3, routed)           0.101     6.002    mul0/mr0/a0/cwire[6]
    SLICE_X70Y218        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.039 r  mul0/p_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.049     6.088    mul0/mr0/a0/cwire[8]
    SLICE_X70Y218        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.125 r  mul0/p_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.046     6.171    mul0/mr0/a0/cwire[10]
    SLICE_X70Y218        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.208 r  mul0/p_OBUF[16]_inst_i_10/O
                         net (fo=4, routed)           0.093     6.301    mul0/mr0/a0/cwire[12]
    SLICE_X70Y217        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     6.353 r  mul0/p_OBUF[16]_inst_i_14/O
                         net (fo=4, routed)           0.058     6.411    mul0/mr0/a0/cwire[14]
    SLICE_X70Y217        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.499 f  mul0/p_OBUF[12]_inst_i_5/O
                         net (fo=1, routed)           0.092     6.591    mul0/p_OBUF[12]_inst_i_5_n_0
    SLICE_X70Y214        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     6.628 r  mul0/p_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.096     6.724    mul0/mr0/a2/cwire[5]
    SLICE_X69Y214        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     6.759 f  mul0/p_OBUF[12]_inst_i_3/O
                         net (fo=3, routed)           0.140     6.899    mul0/p_OBUF[12]_inst_i_3_n_0
    SLICE_X68Y214        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.935 f  mul0/p_OBUF[16]_inst_i_5/O
                         net (fo=2, routed)           0.153     7.088    mul0/p_OBUF[16]_inst_i_5_n_0
    SLICE_X66Y212        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     7.139 r  mul0/p_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.156     8.295    p_OBUF[16]
    AM13                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.959     9.254 r  p_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.254    p[16]
    AM13                                                              r  p[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
                         output delay                -0.000     3.300    
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 -5.954    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             0 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 0.740ns (40.222%)  route 1.100ns (59.778%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH9                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AH9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.219     0.219 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.219    b_IBUF[0]_inst/OUT
    AH9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.219 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.428     0.648    mul0/b_IBUF[0]
    SLICE_X73Y219        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     0.683 r  mul0/p_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.275     0.958    mul0/mr0/t[0]
    SLICE_X66Y196        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     0.993 r  mul0/p_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.397     1.390    p_OBUF[0]
    AK13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.451     1.841 r  p_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.841    p[0]
    AK13                                                              r  p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 0.741ns (39.779%)  route 1.122ns (60.221%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH9                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AH9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.219     0.219 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.219    b_IBUF[0]_inst/OUT
    AH9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.219 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.428     0.648    mul0/b_IBUF[0]
    SLICE_X73Y219        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     0.683 r  mul0/p_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.293     0.975    mul0/mr0/t[0]
    SLICE_X66Y197        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     1.010 r  mul0/p_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.411    p_OBUF[1]
    AL13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.452     1.863 r  p_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.863    p[1]
    AL13                                                              r  p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[13]
                            (input port)
  Destination:            p[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 0.801ns (41.379%)  route 1.134ns (58.621%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG8                                               0.000     0.000 r  a[13] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[13]_inst/I
    AG8                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.220     0.220 r  a_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.220    a_IBUF[13]_inst/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.220 r  a_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.485     0.705    mul0/a_IBUF[13]
    SLICE_X70Y217        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.041     0.746 r  mul0/p_OBUF[16]_inst_i_9/O
                         net (fo=4, routed)           0.084     0.830    mul0/add1_out[13]
    SLICE_X69Y218        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.870 r  mul0/p_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.163     1.033    mul0/mr0/t[13]
    SLICE_X66Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.060     1.093 r  mul0/p_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.496    p_OBUF[14]
    AC14                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.440     1.935 r  p_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.935    p[14]
    AC14                                                              r  p[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            p[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 0.779ns (40.162%)  route 1.160ns (59.838%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH9                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AH9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.219     0.219 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.219    b_IBUF[0]_inst/OUT
    AH9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.219 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.428     0.648    mul0/b_IBUF[0]
    SLICE_X73Y219        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     0.683 r  mul0/p_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.296     0.979    mul0/mr0/t[0]
    SLICE_X66Y196        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.020 r  mul0/p_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.436     1.456    p_OBUF[3]
    AM8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.483     1.939 r  p_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.939    p[3]
    AM8                                                               r  p[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[15]
                            (input port)
  Destination:            p[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 0.808ns (41.373%)  route 1.145ns (58.627%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  a[15] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[15]_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.208     0.208 r  a_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.208    a_IBUF[15]_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.208 r  a_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.468     0.677    mul0/a_IBUF[15]
    SLICE_X70Y215        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.041     0.718 r  mul0/p_OBUF[16]_inst_i_13/O
                         net (fo=4, routed)           0.112     0.829    mul0/add1_out[15]
    SLICE_X69Y217        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.879 r  mul0/p_OBUF[16]_inst_i_4/O
                         net (fo=3, routed)           0.135     1.014    mul0/mr0/t[15]
    SLICE_X66Y215        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     1.055 r  mul0/p_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.430     1.485    p_OBUF[15]
    AH8                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.468     1.953 r  p_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.953    p[15]
    AH8                                                               r  p[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[15]
                            (input port)
  Destination:            p[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 0.778ns (39.597%)  route 1.186ns (60.403%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  a[15] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[15]_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.208     0.208 r  a_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.208    a_IBUF[15]_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.208 r  a_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.468     0.677    mul0/a_IBUF[15]
    SLICE_X70Y215        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.041     0.718 r  mul0/p_OBUF[16]_inst_i_13/O
                         net (fo=4, routed)           0.031     0.749    mul0/add1_out[15]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.763 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.093     0.856    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.870 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.085     0.955    mul0/mr0/t[16]
    SLICE_X66Y212        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     1.005 r  mul0/p_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.514    p_OBUF[16]
    AM13                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.450     1.964 r  p_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.964    p[16]
    AM13                                                              r  p[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[15]
                            (input port)
  Destination:            p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 0.776ns (38.613%)  route 1.234ns (61.387%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  a[15] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[15]_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.208     0.208 r  a_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.208    a_IBUF[15]_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.208 r  a_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.468     0.677    mul0/a_IBUF[15]
    SLICE_X70Y215        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.041     0.718 r  mul0/p_OBUF[16]_inst_i_13/O
                         net (fo=4, routed)           0.059     0.776    mul0/add1_out[15]
    SLICE_X70Y217        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     0.811 r  mul0/p_OBUF[16]_inst_i_6/O
                         net (fo=7, routed)           0.150     0.961    mul0/mr0/t[17]
    SLICE_X68Y213        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     0.975 r  mul0/p_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.557     1.532    p_OBUF[2]
    AM9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.478     2.009 r  p_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.009    p[2]
    AM9                                                               r  p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            p[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 0.783ns (38.662%)  route 1.242ns (61.338%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH9                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AH9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.219     0.219 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.219    b_IBUF[0]_inst/OUT
    AH9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.219 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.428     0.648    mul0/b_IBUF[0]
    SLICE_X73Y219        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     0.683 f  mul0/p_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.292     0.974    mul0/mr0/t[0]
    SLICE_X67Y197        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.015 r  mul0/p_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           0.120     1.135    mul0/p_OBUF[4]_inst_i_3_n_0
    SLICE_X66Y189        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     1.157 r  mul0/p_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.402     1.559    p_OBUF[4]
    AM11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.465     2.024 r  p_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.024    p[4]
    AM11                                                              r  p[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            p[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 0.793ns (39.004%)  route 1.240ns (60.996%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK10                                              0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[10]_inst/I
    AK10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.226     0.226 r  b_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.226    b_IBUF[10]_inst/OUT
    AK10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.226 r  b_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.462     0.688    mul0/b_IBUF[10]
    SLICE_X70Y220        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     0.702 r  mul0/p_OBUF[11]_inst_i_7/O
                         net (fo=2, routed)           0.075     0.777    mul0/add1_out[10]
    SLICE_X70Y218        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.040     0.817 r  mul0/p_OBUF[11]_inst_i_3/O
                         net (fo=5, routed)           0.302     1.119    mul0/mr0/t[10]
    SLICE_X66Y184        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.154 r  mul0/p_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.555    p_OBUF[11]
    AP9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.478     2.033 r  p_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.033    p[11]
    AP9                                                               r  p[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[15]
                            (input port)
  Destination:            p[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 0.769ns (37.701%)  route 1.271ns (62.299%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  a[15] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[15]_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.208     0.208 r  a_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.208    a_IBUF[15]_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.208 r  a_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.468     0.677    mul0/a_IBUF[15]
    SLICE_X70Y215        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.041     0.718 r  mul0/p_OBUF[16]_inst_i_13/O
                         net (fo=4, routed)           0.031     0.749    mul0/add1_out[15]
    SLICE_X70Y215        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.763 r  mul0/p_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.093     0.856    mul0/mr0/a0/cwire[15]
    SLICE_X68Y215        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.870 r  mul0/p_OBUF[16]_inst_i_7/O
                         net (fo=2, routed)           0.050     0.920    mul0/mr0/t[16]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.934 r  mul0/p_OBUF[15]_inst_i_2_comp/O
                         net (fo=16, routed)          0.225     1.159    mul0/mr0/s1[17]
    SLICE_X66Y185        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.173 r  mul0/p_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.576    p_OBUF[8]
    AN11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.464     2.040 r  p_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.040    p[8]
    AN11                                                              r  p[8] (OUT)
  -------------------------------------------------------------------    -------------------