
---------- Begin Simulation Statistics ----------
final_tick                               1393077765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284695                       # Simulator instruction rate (inst/s)
host_mem_usage                                4427548                       # Number of bytes of host memory used
host_op_rate                                   538074                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5268.79                       # Real time elapsed on the host
host_tick_rate                               48590120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2835000827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.256011                       # Number of seconds simulated
sim_ticks                                256011276500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       707532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1414842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    143233600                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          185                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      8622954                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    154704402                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     55560501                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    143233600                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     87673099                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       168558233                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         5154818                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      7014584                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         607567877                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        317657871                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      8624219                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          110170214                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      41041504                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    187601869                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      935034654                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    481959643                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.940068                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.532511                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    219417766     45.53%     45.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     69356210     14.39%     59.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     38645461      8.02%     67.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55829379     11.58%     79.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22925819      4.76%     84.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16628345      3.45%     87.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9083762      1.88%     89.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9031397      1.87%     91.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     41041504      8.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    481959643                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           47547044                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4129074                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         902889400                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110887945                       # Number of loads committed
system.switch_cpus.commit.membars                 142                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3546385      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    723387125     77.36%     77.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       747480      0.08%     77.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      6986611      0.75%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      7857201      0.84%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1775042      0.19%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       408994      0.04%     79.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       410220      0.04%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      6968419      0.75%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       890671      0.10%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      6385557      0.68%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99727595     10.67%     91.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57199797      6.12%     98.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     11160350      1.19%     99.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      7583206      0.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    935034653                       # Class of committed instruction
system.switch_cpus.commit.refs              175670948                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             935034653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.024045                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.024045                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     144065477                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1219982272                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         43452558                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         303996428                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        8699341                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       9368869                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           125112182                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                382791                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            70622157                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10665                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           168558233                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         109725097                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             373213169                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1865935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      2656676                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              757749597                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       347464                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        15344                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        17398682                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 31                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.329201                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    124650655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     60715319                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.479914                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    509582680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.780977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.350686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        267152265     52.43%     52.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13234603      2.60%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         16179919      3.18%     58.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         18518562      3.63%     61.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         34211337      6.71%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22313619      4.38%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12579899      2.47%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         11045017      2.17%     77.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        114347459     22.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    509582680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          65285048                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         40923305                       # number of floating regfile writes
system.switch_cpus.idleCycles                 2439873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     10346044                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        117296670                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.030348                       # Inst execution rate
system.switch_cpus.iew.exec_refs            202975344                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           70622137                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        25033062                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     135012676                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        49001                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       765164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     77619658                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1124874118                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     132353207                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     16957523                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1039583843                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         205893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3987667                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        8699341                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4370635                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1076387                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     10480252                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9257                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        46364                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     24124712                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     12836651                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9257                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      9088850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1257194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1171545920                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1024846296                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.619195                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         725415448                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.001565                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1028346083                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1513639360                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       810523797                       # number of integer regfile writes
system.switch_cpus.ipc                       0.976519                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.976519                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      5531190      0.52%      0.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     808845827     76.56%     77.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       910632      0.09%     77.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       7598107      0.72%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      8151002      0.77%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1906286      0.18%     78.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       409125      0.04%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       442581      0.04%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      7040841      0.67%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       894354      0.08%     79.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      6424368      0.61%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    116539596     11.03%     91.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     63548273      6.01%     97.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     19170649      1.81%     99.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      9128537      0.86%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1056541368                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        57877756                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    116166427                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     50762482                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     59260915                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      993132422                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2523770680                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    974083814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1255461621                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1124766866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1056541368                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       107252                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    189839386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     17271693                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       106585                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    302424170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    509582680                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.073346                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.810756                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    195947907     38.45%     38.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     27227014      5.34%     43.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     32939811      6.46%     50.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     50437060      9.90%     60.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    203030888     39.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    509582680                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.063466                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           109727118                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  2088                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      3862276                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2701760                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    135012676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     77619658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       441499610                       # number of misc regfile reads
system.switch_cpus.numCycles                512022553                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30550177                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1067129663                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents        2414368                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         53322792                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         112083                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         20955                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3063541204                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1188042984                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1361982690                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         302734801                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      110436804                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        8699341                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     114198013                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        294852925                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     68337947                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   1772457068                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        77550                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6131                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          15669533                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6478                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1562686522                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2273048919                       # The number of ROB writes
system.switch_cpus.timesIdled                  267034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          553                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1704672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3415757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9148                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44437                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       670477                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36817                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              225                       # Transaction distribution
system.membus.trans_dist::ReadExReq            662886                       # Transaction distribution
system.membus.trans_dist::ReadExResp           662886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44437                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2122165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2122165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2122165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     88179200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     88179200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88179200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            707548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  707548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              707548                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4387262612                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3734679264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1393077765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            989250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1487420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       553233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          376191                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           712342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          712342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        553459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       435792                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1659924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3444852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5104776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     70813760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    125764864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196578624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          715705                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42925056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2426570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2416862     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9693      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2426570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3084313454                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1722378867                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         830314256                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       550232                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       443811                       # number of demand (read+write) hits
system.l2.demand_hits::total                   994043                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       550232                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       443811                       # number of overall hits
system.l2.overall_hits::total                  994043                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         3000                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       704323                       # number of demand (read+write) misses
system.l2.demand_misses::total                 707323                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         3000                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       704323                       # number of overall misses
system.l2.overall_misses::total                707323                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    262481444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  56518181959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56780663403                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    262481444                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  56518181959                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56780663403                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       553232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1148134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1701366                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       553232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1148134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1701366                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.005423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.613450                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.415738                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.005423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.613450                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.415738                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87493.814667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80244.691653                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80275.437676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87493.814667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80244.691653                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80275.437676                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           99420771                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    707548                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     140.514525                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              670477                       # number of writebacks
system.l2.writebacks::total                    670477                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         3000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       704323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            707323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         3000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       704323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           707323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    232481444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  49474951959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49707433403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    232481444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  49474951959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49707433403                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.005423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.613450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.415738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.005423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.613450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.415738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77493.814667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70244.691653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70275.437676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77493.814667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70244.691653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70275.437676                       # average overall mshr miss latency
system.l2.replacements                         715478                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       816943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           816943                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       816943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       816943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       553232                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           553232                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       553232                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       553232                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          955                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           955                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                225                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        31999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.995575                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.995575                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data   142.217778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   142.217778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          225                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           225                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      4496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.995575                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.995575                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19984.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19984.444444                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        49456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49456                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       662886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              662886                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  53158350875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53158350875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       712342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            712342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.930573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80192.296828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80192.296828                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       662886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         662886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  46529490875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46529490875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.930573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70192.296828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70192.296828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       550232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             550232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         3000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    262481444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    262481444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       553232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         553232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.005423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87493.814667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87493.814667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         3000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    232481444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    232481444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.005423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77493.814667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77493.814667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       394355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            394355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        41437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3359831084                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3359831084                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       435792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        435792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.095084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81082.874822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81082.874822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        41437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2945461084                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2945461084                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.095084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71082.874822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71082.874822                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     3576832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    715478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.999220                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     103.080260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.113509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       109.155301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    34.199445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1800.451486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.053298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.016699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.879127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1935                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55161830                       # Number of tag accesses
system.l2.tags.data_accesses                 55161830                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       192000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     45076672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45268672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       192000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        192000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     42910528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42910528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         3000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       704323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              707323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       670477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             670477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       749967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    176072994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             176822961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       749967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           749967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167611867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167611867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167611867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       749967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    176072994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            344434828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    670477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      3000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    703942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002956958500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        41669                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        41669                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2108738                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             629434                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      707323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     670477                       # Number of write requests accepted
system.mem_ctrls.readBursts                    707323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   670477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42234                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7319269236                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3534710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20574431736                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10353.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29103.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   632942                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  610893                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                707323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               670477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  706942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    660.036629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   457.362440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.449406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20287     15.19%     15.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13509     10.11%     25.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7735      5.79%     31.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7649      5.73%     36.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7412      5.55%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4761      3.56%     45.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5705      4.27%     50.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5053      3.78%     53.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61446     46.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133557                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.965274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.659277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.795283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              30      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            731      1.75%      1.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         39468     94.72%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           647      1.55%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           523      1.26%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           110      0.26%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            56      0.13%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            27      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            22      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            12      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41669                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.089995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.084820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.424668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39765     95.43%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              250      0.60%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1471      3.53%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      0.42%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41669                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45244288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42909056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45268672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42910528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       176.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    176.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  256010978000                       # Total gap between requests
system.mem_ctrls.avgGap                     185811.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       192000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     45052288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42909056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 749966.964834066574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 175977748.386407494545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167606117.146953105927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         3000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       704323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       670477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    107716103                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  20466715633                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6106569630231                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35905.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29058.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9107798.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            450098460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            239229210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2490274920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1740765600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20208748560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30203441010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      72873845280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       128206403040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.784203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 188932581472                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8548540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58530155028                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            503527080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            267619605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2557290960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1759004280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20208748560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38548592700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65846251680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       129691034865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.583291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 170575298698                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8548540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76887437802                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1137066488500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   256011276500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1373837216                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    109165460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1483002676                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1373837216                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    109165460                       # number of overall hits
system.cpu.icache.overall_hits::total      1483002676                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       329629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       553459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         883088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       329629                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       553459                       # number of overall misses
system.cpu.icache.overall_misses::total        883088                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   7867162362                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7867162362                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   7867162362                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7867162362                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1374166845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    109718919                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1483885764                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1374166845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    109718919                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1483885764                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.005044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.005044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000595                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14214.535064                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8908.695806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14214.535064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8908.695806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     14625273                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            553459                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.425215                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       882350                       # number of writebacks
system.cpu.icache.writebacks::total            882350                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       553459                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       553459                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       553459                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       553459                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   7313703362                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7313703362                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   7313703362                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7313703362                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.005044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000373                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.005044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000373                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13214.535064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13214.535064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13214.535064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13214.535064                       # average overall mshr miss latency
system.cpu.icache.replacements                 882350                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1373837216                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    109165460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1483002676                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       329629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       553459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        883088                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   7867162362                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7867162362                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1374166845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    109718919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1483885764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.005044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14214.535064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8908.695806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       553459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       553459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   7313703362                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7313703362                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.005044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000373                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13214.535064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13214.535064                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.177995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1335684019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            882576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1513.392636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.241973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    54.936022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.891098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.107297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998395                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5936426144                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5936426144                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    370773184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    177345944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        548119128                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    370773407                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    177713788                       # number of overall hits
system.cpu.dcache.overall_hits::total       548487195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       180356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1131632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1311988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       180563                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1148360                       # number of overall misses
system.cpu.dcache.overall_misses::total       1328923                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  63084780899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  63084780899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  63084780899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  63084780899                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370953540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    178477576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    549431116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370953970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    178862148                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    549816118                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006420                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002417                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55746.727646                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48083.352057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54934.672837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47470.606573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    126025010                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1148360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   109.743469                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       972325                       # number of writebacks
system.cpu.dcache.writebacks::total            972325                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1131632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1131632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1148360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1148360                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  61953149899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61953149899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  63018541399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63018541399                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54746.728529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54746.728529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54876.991012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54876.991012                       # average overall mshr miss latency
system.cpu.dcache.replacements                1328184                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226634092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    113275491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       339909583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       419064                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        449482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   7561017500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7561017500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    226664510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    113694555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    340359065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18042.631913                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16821.624670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       419064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       419064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7141954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7141954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17042.634299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17042.634299                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144139092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     64070453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      208209545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       149938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       712568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       862506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  55523763399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55523763399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144289030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     64783021                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    209072051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77920.652343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64374.930028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       712568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       712568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  54811195399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  54811195399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76920.652343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76920.652343                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          223                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       367844                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        368067                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          207                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        16728                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16935                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       384572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       385002                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.481395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.043498                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        16728                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16728                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1065391500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1065391500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.043498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043449                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 63689.114060                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63689.114060                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1393077765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.970641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           549723736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1328184                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            413.891250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   418.863256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    93.107384                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.818092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.181850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2200593168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2200593168                       # Number of data accesses

---------- End Simulation Statistics   ----------
