entity Counter_4bit is
  port (clk,reset: in std_logic; count: out std_logic_vector(3 downto 0));
end Counter_4bit;

architecture Behavioral of Counter_4bit is
  signal temp: std_logic_vector(3 downto 0);

begin
  process(clk)
    begin
      if(reset = '0') then
        temp <= "0000";
      else
        temp <= temp + 1;
      end if;
  end process;

count <= temp;

end Behavioral; 