Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  3 01:14:41 2022
| Host         : aet-windows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file with_MUX_timing_summary_routed.rpt -pb with_MUX_timing_summary_routed.pb -rpx with_MUX_timing_summary_routed.rpx -warn_on_violation
| Design       : with_MUX
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 4 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.163      -11.281                      4                    4           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                         -3.163      -11.281                      4                    4                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            4  Failing Endpoints,  Worst Slack       -3.163ns,  Total Violation      -11.281ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.163ns  (required time - arrival time)
  Source:                 d
                            (input port)
  Destination:            f2
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        9.163ns  (logic 5.250ns (57.293%)  route 3.913ns (42.707%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  d (IN)
                         net (fo=0)                   0.000     0.000    d
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  d_IBUF_inst/O
                         net (fo=5, routed)           1.504     2.973    exor2/d_IBUF
    SLICE_X0Y44          LUT2 (Prop_lut2_I1_O)        0.124     3.097 r  exor2/XOR_GATE_i_1/O
                         net (fo=1, routed)           0.162     3.258    exor2/temp_13
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     3.382 r  exor2/f2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.248     5.630    f2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.533     9.163 r  f2_OBUF_inst/O
                         net (fo=0)                   0.000     9.163    f2
    J13                                                               r  f2 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         clock pessimism              0.000     6.000    
                         output delay                -0.000     6.000    
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 -3.163    

Slack (VIOLATED) :        -2.981ns  (required time - arrival time)
  Source:                 d
                            (input port)
  Destination:            f1
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        8.981ns  (logic 5.260ns (58.565%)  route 3.721ns (41.435%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  d_IBUF_inst/O
                         net (fo=5, routed)           1.581     3.050    exor1/d_IBUF
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     3.174 r  exor1/XOR_GATE/O
                         net (fo=1, routed)           0.424     3.598    mux2/temp_14
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124     3.722 r  mux2/O/O
                         net (fo=1, routed)           1.716     5.438    f1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.543     8.981 r  f1_OBUF_inst/O
                         net (fo=0)                   0.000     8.981    f1
    K15                                                               r  f1 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         clock pessimism              0.000     6.000    
                         output delay                -0.000     6.000    
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 -2.981    

Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 d
                            (input port)
  Destination:            f0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        8.960ns  (logic 5.117ns (57.109%)  route 3.843ns (42.891%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  d_IBUF_inst/O
                         net (fo=5, routed)           1.667     3.136    mux1/d_IBUF
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.260 r  mux1/O/O
                         net (fo=1, routed)           2.176     5.436    f0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524     8.960 r  f0_OBUF_inst/O
                         net (fo=0)                   0.000     8.960    f0
    H17                                                               r  f0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         clock pessimism              0.000     6.000    
                         output delay                -0.000     6.000    
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 a
                            (input port)
  Destination:            f3
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        8.177ns  (logic 5.151ns (62.991%)  route 3.026ns (37.009%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    J18                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  a_IBUF_inst/O
                         net (fo=3, routed)           1.498     2.998    a_IBUF
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.124     3.122 r  f3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     4.651    f3_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.526     8.177 r  f3_OBUF_inst/O
                         net (fo=0)                   0.000     8.177    f3
    N14                                                               r  f3 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         clock pessimism              0.000     6.000    
                         output delay                -0.000     6.000    
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                 -2.177    





