include mapped_io
include usart
include timer

const
  ADC*       = MappedIoRegister[uint16](0x20)
  ADCL*      = MappedIoRegister[uint8](0x20)
  ADCH*      = MappedIoRegister[uint8](0x21)
  ADCSRB*    = MappedIoRegister[uint8](0x22)
  ADCSRA*    = MappedIoRegister[uint8](0x23)
  ADMUX*     = MappedIoRegister[uint8](0x24)
  ACSRB*     = MappedIoRegister[uint8](0x25)
  ACSRA*     = MappedIoRegister[uint8](0x26)
  PINC*      = MappedIoRegister[uint8](0x27)
  DDRC*      = MappedIoRegister[uint8](0x28)
  PORTC*     = MappedIoRegister[uint8](0x29)
  PUEC*      = MappedIoRegister[uint8](0x2A)
  PINB*      = MappedIoRegister[uint8](0x2B)
  DDRB*      = MappedIoRegister[uint8](0x2C)
  PORTB*     = MappedIoRegister[uint8](0x2D)
  PUEB*      = MappedIoRegister[uint8](0x2E)
  PINA*      = MappedIoRegister[uint8](0x2F)
  DDRA*      = MappedIoRegister[uint8](0x30)
  PORTA*     = MappedIoRegister[uint8](0x31)
  PUEA*      = MappedIoRegister[uint8](0x32)
  PORTCR*    = MappedIoRegister[uint8](0x33)
  GPIOR0*    = MappedIoRegister[uint8](0x34)
  GPIOR1*    = MappedIoRegister[uint8](0x35)
  GPIOR2*    = MappedIoRegister[uint8](0x36)
  OCR0B*     = MappedIoRegister[uint8](0x37)
  OCR0A*     = MappedIoRegister[uint8](0x38)
  TCNT0*     = MappedIoRegister[uint8](0x39)
  TCCR0B*    = MappedIoRegister[uint8](0x3A)
  TCCR0A*    = MappedIoRegister[uint8](0x3B)
  EECR*      = MappedIoRegister[uint8](0x3C)
  EEDR*      = MappedIoRegister[uint8](0x3D)
  EEAR*      = MappedIoRegister[uint16](0x3E)
  EEARL*     = MappedIoRegister[uint8](0x3E)
  EEARH*     = MappedIoRegister[uint8](0x3F)
  UDR0*      = MappedIoRegister[uint8](0x40)
  UBRR0*     = MappedIoRegister[uint16](0x41)
  UBRR0L*    = MappedIoRegister[uint8](0x41)
  UBRR0H*    = MappedIoRegister[uint8](0x42)
  UCSR0D*    = MappedIoRegister[uint8](0x43)
  UCSR0C*    = MappedIoRegister[uint8](0x44)
  UCSR0B*    = MappedIoRegister[uint8](0x45)
  UCSR0A*    = MappedIoRegister[uint8](0x46)
  PCMSK0*    = MappedIoRegister[uint8](0x47)
  PCMSK1*    = MappedIoRegister[uint8](0x48)
  PCMSK2*    = MappedIoRegister[uint8](0x49)
  USICR*     = MappedIoRegister[uint8](0x4A)
  USISR*     = MappedIoRegister[uint8](0x4B)
  USIDR*     = MappedIoRegister[uint8](0x4C)
  USIBR*     = MappedIoRegister[uint8](0x4D)
  CCP*       = MappedIoRegister[uint8](0x4F)
  WDTCSR*    = MappedIoRegister[uint8](0x50)
  CLKSR*     = MappedIoRegister[uint8](0x52)
  CLKPR*     = MappedIoRegister[uint8](0x53)
  PRR*       = MappedIoRegister[uint8](0x54)
  MCUSR*     = MappedIoRegister[uint8](0x55)
  MCUCR*     = MappedIoRegister[uint8](0x56)
  SPMCSR*    = MappedIoRegister[uint8](0x57)
  TIFR*      = MappedIoRegister[uint8](0x59)
  TIMSK*     = MappedIoRegister[uint8](0x5A)
  GIFR*      = MappedIoRegister[uint8](0x5B)
  GIMSK*     = MappedIoRegister[uint8](0x5C)
  SP*        = MappedIoRegister[uint16](0x5D)
  SPL*       = MappedIoRegister[uint8](0x5D)
  SPH*       = MappedIoRegister[uint8](0x5E)
  SREG*      = MappedIoRegister[uint8](0x5F)
  DIDR0*     = MappedIoRegister[uint8](0x60)
  DIDR1*     = MappedIoRegister[uint8](0x61)
  DIDR2*     = MappedIoRegister[uint8](0x62)
  OSCCAL0*   = MappedIoRegister[uint8](0x63)
  OSCTCAL0A* = MappedIoRegister[uint8](0x64)
  OSCTCAL0B* = MappedIoRegister[uint8](0x65)
  OSCCAL1*   = MappedIoRegister[uint8](0x66)
  GTCCR*     = MappedIoRegister[uint8](0x67)
  ICR1*      = MappedIoRegister[uint16](0x68)
  ICR1L*     = MappedIoRegister[uint8](0x68)
  ICR1H*     = MappedIoRegister[uint8](0x69)
  OCR1B*     = MappedIoRegister[uint16](0x6A)
  OCR1BL*    = MappedIoRegister[uint8](0x6A)
  OCR1BH*    = MappedIoRegister[uint8](0x6B)
  OCR1A*     = MappedIoRegister[uint16](0x6C)
  OCR1AL*    = MappedIoRegister[uint8](0x6C)
  OCR1AH*    = MappedIoRegister[uint8](0x6D)
  TCNT1*     = MappedIoRegister[uint16](0x6E)
  TCNT1L*    = MappedIoRegister[uint8](0x6E)
  TCNT1H*    = MappedIoRegister[uint8](0x6F)
  TCCR1C*    = MappedIoRegister[uint8](0x70)
  TCCR1B*    = MappedIoRegister[uint8](0x71)
  TCCR1A*    = MappedIoRegister[uint8](0x72)
  UDR1*      = MappedIoRegister[uint8](0x73)
  UBRR1*     = MappedIoRegister[uint16](0x74)
  UBRR1L*    = MappedIoRegister[uint8](0x74)
  UBRR1H*    = MappedIoRegister[uint8](0x75)
  UCSR1D*    = MappedIoRegister[uint8](0x76)
  UCSR1C*    = MappedIoRegister[uint8](0x77)
  UCSR1B*    = MappedIoRegister[uint8](0x78)
  UCSR1A*    = MappedIoRegister[uint8](0x79)
  TWSD*      = MappedIoRegister[uint8](0x7A)
  TWSAM*     = MappedIoRegister[uint8](0x7B)
  TWSA*      = MappedIoRegister[uint8](0x7C)
  TWSSRA*    = MappedIoRegister[uint8](0x7D)
  TWSCRB*    = MappedIoRegister[uint8](0x7E)
  TWSCRA*    = MappedIoRegister[uint8](0x7F)

const
  porta* = Port(direction: DDRA, output: PORTA, input: PINA)
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)
  portc* = Port(direction: DDRC, output: PORTC, input: PINC)

