// Seed: 2667223959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd94
) (
    output uwire id_0,
    input  tri   _id_1,
    output uwire _id_2
);
  wire id_4;
  wire [1 : id_1] id_5;
  logic [1 : id_2] id_6;
  ;
  assign id_5 = id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5
  );
  wire id_7;
endmodule
