<profile>

<section name = "Vivado HLS Report for 'fir_top'" level="0">
<item name = "Date">Sun Feb  4 23:54:54 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">32, 32, 30, 30, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="p_fir_config_cpp_lin_U0">p_fir_config_cpp_lin, 29, 29, 29, 29, none</column>
<column name="dummy_fe_U0">dummy_fe, 21, 22, 21, 21, loop rewind</column>
<column name="dummy_be_U0">dummy_be, 20, 21, 20, 21, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">0, -, 15, 78</column>
<column name="Instance">0, 21, 272, 538</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 2, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dummy_be_U0">dummy_be, 0, 0, 8, 93</column>
<column name="dummy_fe_U0">dummy_fe, 0, 0, 24, 173</column>
<column name="p_fir_config_cpp_lin_U0">p_fir_config_cpp_lin, 0, 21, 240, 272</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="fir_config_V_U">0, 5, 18, 1, 8, 8</column>
<column name="fir_in_channel_U">0, 5, 26, 1, 16, 16</column>
<column name="fir_out_channel_U">0, 5, 34, 1, 24, 24</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="dummy_be_U0_ap_start">1, 0, 1, 0</column>
<column name="p_fir_config_cpp_lin_U0_ap_start">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_V_dout">in, 16, ap_fifo, in_V, pointer</column>
<column name="in_V_empty_n">in, 1, ap_fifo, in_V, pointer</column>
<column name="in_V_read">out, 1, ap_fifo, in_V, pointer</column>
<column name="out_V_din">out, 24, ap_fifo, out_V, pointer</column>
<column name="out_V_full_n">in, 1, ap_fifo, out_V, pointer</column>
<column name="out_V_write">out, 1, ap_fifo, out_V, pointer</column>
<column name="config_V">in, 8, ap_none, config_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_top, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">0.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
</table>
</item>
</section>
</profile>
