<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::jitlink::riscv Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1jitlink.html">jitlink</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::jitlink::riscv Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a7e8800193a803fbffb29c072afe09ab7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7">EdgeKind_riscv</a> : Edge::Kind { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a8ecf251fe8eb3fd8d3f4b136feaaec06">R_RISCV_32</a> = Edge::FirstRelocation, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a9a66674bae2c0fac22e4070ab792b196">R_RISCV_64</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a7a6ff665010dd91d3422ab48c0737d11">R_RISCV_BRANCH</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a170b240f17feb4d34b711ece12392547">R_RISCV_JAL</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a6bb3584479526a49e01e8c909072a467">R_RISCV_CALL</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a5e9772200453ea0af2a6e0e4016704a1">R_RISCV_CALL_PLT</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7af72744cd81f5b758df3c36303fc06a82">R_RISCV_GOT_HI20</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7ada157a5fb3fa171970dcda67ba91e95c">R_RISCV_PCREL_HI20</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a38126555db343f59eee39db2cd6595a5">R_RISCV_PCREL_LO12_I</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a7e0a456eee867e2ffbc939a961b805a1">R_RISCV_PCREL_LO12_S</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a3808228fc1838c5d6b724b9e3b139ae6">R_RISCV_HI20</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7aa631dcbbb336c262014bc097e8f66434">R_RISCV_LO12_I</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a14ec91a6ed01aecddca9341cd1d91703">R_RISCV_LO12_S</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a37a5dee16a6020cce660620121e287ba">R_RISCV_ADD8</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7aff1188819c87d0b013da8d003d3303de">R_RISCV_ADD16</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7aea136d6e408b143b33bcb83feab9ad15">R_RISCV_ADD32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7aded579b35d2d2917f15243dc42c7b619">R_RISCV_ADD64</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a403842352a64212584bb4d06a368b4ca">R_RISCV_SUB8</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7afb4904f592f763064389ae4683687bf5">R_RISCV_SUB16</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a0318a127e11e18b1be2a8c8eb8929369">R_RISCV_SUB32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7aff133630333018c2eca26ae5d923d27a">R_RISCV_SUB64</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a9a0569b95988af0fe9e29924cb68c0f8">R_RISCV_RVC_BRANCH</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a62639af1aa173f258d1535be64cb978a">R_RISCV_RVC_JUMP</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a6779bd3df1b34942efda1b56939681a0">R_RISCV_SUB6</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a5e7185739eb60d3466d0182ee34f4c51">R_RISCV_SET6</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7afc68dee61dcba825e69274f9ba85d1e2">R_RISCV_SET8</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7abcf7adb8ce78cbb5d5bb5e8d3da21063">R_RISCV_SET16</a>, 
<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7a61d298af2c527214727c910e1a98a3d9">R_RISCV_SET32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7aaaed10dfde225bc6672d153fa2616d49">R_RISCV_32_PCREL</a>
<br />
 }</td></tr>
<tr class="memdesc:a7e8800193a803fbffb29c072afe09ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents riscv fixups.  <a href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7">More...</a><br /></td></tr>
<tr class="separator:a7e8800193a803fbffb29c072afe09ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8f023b538bb6748eea141022bd74dce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a8f023b538bb6748eea141022bd74dce4">getEdgeKindName</a> (<a class="el" href="classllvm_1_1jitlink_1_1Edge.html#af18145da213e6c4033b368d657e80baa">Edge::Kind</a> K)</td></tr>
<tr class="memdesc:a8f023b538bb6748eea141022bd74dce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a string name for the given riscv edge.  <a href="namespacellvm_1_1jitlink_1_1riscv.html#a8f023b538bb6748eea141022bd74dce4">More...</a><br /></td></tr>
<tr class="separator:a8f023b538bb6748eea141022bd74dce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a7e8800193a803fbffb29c072afe09ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8800193a803fbffb29c072afe09ab7">&#9670;&nbsp;</a></span>EdgeKind_riscv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1jitlink_1_1riscv.html#a7e8800193a803fbffb29c072afe09ab7">llvm::jitlink::riscv::EdgeKind_riscv</a> : <a class="el" href="classllvm_1_1jitlink_1_1Edge.html#af18145da213e6c4033b368d657e80baa">Edge::Kind</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Represents riscv fixups. </p>
<p>Ordered in the same way as the relocations in include/llvm/BinaryFormat/ELFRelocs/RISCV.def. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a8ecf251fe8eb3fd8d3f4b136feaaec06"></a>R_RISCV_32&#160;</td><td class="fielddoc"><p>A plain 32-bit pointer value relocation. </p>
<p>Fixup expression: Fixup &lt;= <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend : uint32 </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a9a66674bae2c0fac22e4070ab792b196"></a>R_RISCV_64&#160;</td><td class="fielddoc"><p>A plain 64-bit pointer value relocation. </p>
<p>Fixup expression: Fixup &lt;- <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend : uint32 </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a7a6ff665010dd91d3422ab48c0737d11"></a>R_RISCV_BRANCH&#160;</td><td class="fielddoc"><p>PC-relative branch pointer value relocation. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a170b240f17feb4d34b711ece12392547"></a>R_RISCV_JAL&#160;</td><td class="fielddoc"><p>High 20 bits of PC-relative jump pointer value relocation. </p>
<p>Fixup expression: Fixup &lt;- <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a6bb3584479526a49e01e8c909072a467"></a>R_RISCV_CALL&#160;</td><td class="fielddoc"><p>PC relative call. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a5e9772200453ea0af2a6e0e4016704a1"></a>R_RISCV_CALL_PLT&#160;</td><td class="fielddoc"><p>PC relative call by PLT. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7af72744cd81f5b758df3c36303fc06a82"></a>R_RISCV_GOT_HI20&#160;</td><td class="fielddoc"><p>PC relative GOT offset. </p>
<p>Fixup expression: Fixup &lt;- (GOT - Fixup + Addend) &gt;&gt; 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7ada157a5fb3fa171970dcda67ba91e95c"></a>R_RISCV_PCREL_HI20&#160;</td><td class="fielddoc"><p>High 20 bits of PC relative relocation. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend + 0x800) &gt;&gt; 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a38126555db343f59eee39db2cd6595a5"></a>R_RISCV_PCREL_LO12_I&#160;</td><td class="fielddoc"><p>Low 12 bits of PC relative relocation, used by I type instruction format. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) &amp; 0xFFF </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a7e0a456eee867e2ffbc939a961b805a1"></a>R_RISCV_PCREL_LO12_S&#160;</td><td class="fielddoc"><p>Low 12 bits of PC relative relocation, used by S type instruction format. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) &amp; 0xFFF </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a3808228fc1838c5d6b724b9e3b139ae6"></a>R_RISCV_HI20&#160;</td><td class="fielddoc"><p>High 20 bits of 32-bit pointer value relocation. </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend + 0x800) &gt;&gt; 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7aa631dcbbb336c262014bc097e8f66434"></a>R_RISCV_LO12_I&#160;</td><td class="fielddoc"><p>Low 12 bits of 32-bit pointer value relocation. </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend) &amp; 0xFFF </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a14ec91a6ed01aecddca9341cd1d91703"></a>R_RISCV_LO12_S&#160;</td><td class="fielddoc"><p>Low 12 bits of 32-bit pointer value relocation, used by S type instruction format. </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend) &amp; 0xFFF </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a37a5dee16a6020cce660620121e287ba"></a>R_RISCV_ADD8&#160;</td><td class="fielddoc"><p>8 bits label addition </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{1}Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7aff1188819c87d0b013da8d003d3303de"></a>R_RISCV_ADD16&#160;</td><td class="fielddoc"><p>16 bits label addition </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{2}Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7aea136d6e408b143b33bcb83feab9ad15"></a>R_RISCV_ADD32&#160;</td><td class="fielddoc"><p>32 bits label addition </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{4}Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7aded579b35d2d2917f15243dc42c7b619"></a>R_RISCV_ADD64&#160;</td><td class="fielddoc"><p>64 bits label addition </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{8}Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a403842352a64212584bb4d06a368b4ca"></a>R_RISCV_SUB8&#160;</td><td class="fielddoc"><p>8 bits label subtraction </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{1}Fixup - Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7afb4904f592f763064389ae4683687bf5"></a>R_RISCV_SUB16&#160;</td><td class="fielddoc"><p>16 bits label subtraction </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{2}Fixup - Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a0318a127e11e18b1be2a8c8eb8929369"></a>R_RISCV_SUB32&#160;</td><td class="fielddoc"><p>32 bits label subtraction </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{4}Fixup - Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7aff133630333018c2eca26ae5d923d27a"></a>R_RISCV_SUB64&#160;</td><td class="fielddoc"><p>64 bits label subtraction </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{8}Fixup - Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a9a0569b95988af0fe9e29924cb68c0f8"></a>R_RISCV_RVC_BRANCH&#160;</td><td class="fielddoc"><p>8-bit PC-relative branch offset </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a62639af1aa173f258d1535be64cb978a"></a>R_RISCV_RVC_JUMP&#160;</td><td class="fielddoc"><p>11-bit PC-relative jump offset </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a6779bd3df1b34942efda1b56939681a0"></a>R_RISCV_SUB6&#160;</td><td class="fielddoc"><p>6 bits label subtraction </p>
<p>Fixup expression Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - *{1}Fixup - Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a5e7185739eb60d3466d0182ee34f4c51"></a>R_RISCV_SET6&#160;</td><td class="fielddoc"><p>Local label assignment. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7afc68dee61dcba825e69274f9ba85d1e2"></a>R_RISCV_SET8&#160;</td><td class="fielddoc"><p>Local label assignment. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7abcf7adb8ce78cbb5d5bb5e8d3da21063"></a>R_RISCV_SET16&#160;</td><td class="fielddoc"><p>Local label assignment. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7a61d298af2c527214727c910e1a98a3d9"></a>R_RISCV_SET32&#160;</td><td class="fielddoc"><p>Local label assignment. </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> + Addend) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7e8800193a803fbffb29c072afe09ab7aaaed10dfde225bc6672d153fa2616d49"></a>R_RISCV_32_PCREL&#160;</td><td class="fielddoc"><p>32 bits PC relative relocation </p>
<p>Fixup expression: Fixup &lt;- (<a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> - Fixup + Addend) </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="riscv_8h_source.html#l00024">24</a> of file <a class="el" href="riscv_8h_source.html">riscv.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a8f023b538bb6748eea141022bd74dce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f023b538bb6748eea141022bd74dce4">&#9670;&nbsp;</a></span>getEdgeKindName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * llvm::jitlink::riscv::getEdgeKindName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1jitlink_1_1Edge.html#af18145da213e6c4033b368d657e80baa">Edge::Kind</a>&#160;</td>
          <td class="paramname"><em>K</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a string name for the given riscv edge. </p>
<p>For debugging purposes only </p>

<p class="definition">Definition at line <a class="el" href="riscv_8cpp_source.html#l00021">21</a> of file <a class="el" href="riscv_8cpp_source.html">riscv.cpp</a>.</p>

<p class="reference">References <a class="el" href="JITLink_8cpp_source.html#l00058">llvm::jitlink::getGenericEdgeKindName()</a>, <a class="el" href="riscv_8h_source.html#l00032">R_RISCV_32</a>, <a class="el" href="riscv_8h_source.html#l00204">R_RISCV_32_PCREL</a>, <a class="el" href="riscv_8h_source.html#l00039">R_RISCV_64</a>, <a class="el" href="riscv_8h_source.html#l00120">R_RISCV_ADD16</a>, <a class="el" href="riscv_8h_source.html#l00126">R_RISCV_ADD32</a>, <a class="el" href="riscv_8h_source.html#l00132">R_RISCV_ADD64</a>, <a class="el" href="riscv_8h_source.html#l00114">R_RISCV_ADD8</a>, <a class="el" href="riscv_8h_source.html#l00046">R_RISCV_BRANCH</a>, <a class="el" href="riscv_8h_source.html#l00059">R_RISCV_CALL</a>, <a class="el" href="riscv_8h_source.html#l00065">R_RISCV_CALL_PLT</a>, <a class="el" href="riscv_8h_source.html#l00071">R_RISCV_GOT_HI20</a>, <a class="el" href="riscv_8h_source.html#l00095">R_RISCV_HI20</a>, <a class="el" href="riscv_8h_source.html#l00053">R_RISCV_JAL</a>, <a class="el" href="riscv_8h_source.html#l00101">R_RISCV_LO12_I</a>, <a class="el" href="riscv_8h_source.html#l00108">R_RISCV_LO12_S</a>, <a class="el" href="riscv_8h_source.html#l00077">R_RISCV_PCREL_HI20</a>, <a class="el" href="riscv_8h_source.html#l00083">R_RISCV_PCREL_LO12_I</a>, <a class="el" href="riscv_8h_source.html#l00089">R_RISCV_PCREL_LO12_S</a>, <a class="el" href="riscv_8h_source.html#l00162">R_RISCV_RVC_BRANCH</a>, <a class="el" href="riscv_8h_source.html#l00168">R_RISCV_RVC_JUMP</a>, <a class="el" href="riscv_8h_source.html#l00192">R_RISCV_SET16</a>, <a class="el" href="riscv_8h_source.html#l00198">R_RISCV_SET32</a>, <a class="el" href="riscv_8h_source.html#l00180">R_RISCV_SET6</a>, <a class="el" href="riscv_8h_source.html#l00186">R_RISCV_SET8</a>, <a class="el" href="riscv_8h_source.html#l00144">R_RISCV_SUB16</a>, <a class="el" href="riscv_8h_source.html#l00150">R_RISCV_SUB32</a>, <a class="el" href="riscv_8h_source.html#l00174">R_RISCV_SUB6</a>, <a class="el" href="riscv_8h_source.html#l00156">R_RISCV_SUB64</a>, and <a class="el" href="riscv_8h_source.html#l00138">R_RISCV_SUB8</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 12:09:37 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
