// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT

namespace UnicornManaged.Const

open System

[<AutoOpen>]
module Arm =

    // ARM registers

    let UC_ARM_REG_INVALID = 0
    let UC_ARM_REG_APSR = 1
    let UC_ARM_REG_APSR_NZCV = 2
    let UC_ARM_REG_CPSR = 3
    let UC_ARM_REG_FPEXC = 4
    let UC_ARM_REG_FPINST = 5
    let UC_ARM_REG_FPSCR = 6
    let UC_ARM_REG_FPSCR_NZCV = 7
    let UC_ARM_REG_FPSID = 8
    let UC_ARM_REG_ITSTATE = 9
    let UC_ARM_REG_LR = 10
    let UC_ARM_REG_PC = 11
    let UC_ARM_REG_SP = 12
    let UC_ARM_REG_SPSR = 13
    let UC_ARM_REG_D0 = 14
    let UC_ARM_REG_D1 = 15
    let UC_ARM_REG_D2 = 16
    let UC_ARM_REG_D3 = 17
    let UC_ARM_REG_D4 = 18
    let UC_ARM_REG_D5 = 19
    let UC_ARM_REG_D6 = 20
    let UC_ARM_REG_D7 = 21
    let UC_ARM_REG_D8 = 22
    let UC_ARM_REG_D9 = 23
    let UC_ARM_REG_D10 = 24
    let UC_ARM_REG_D11 = 25
    let UC_ARM_REG_D12 = 26
    let UC_ARM_REG_D13 = 27
    let UC_ARM_REG_D14 = 28
    let UC_ARM_REG_D15 = 29
    let UC_ARM_REG_D16 = 30
    let UC_ARM_REG_D17 = 31
    let UC_ARM_REG_D18 = 32
    let UC_ARM_REG_D19 = 33
    let UC_ARM_REG_D20 = 34
    let UC_ARM_REG_D21 = 35
    let UC_ARM_REG_D22 = 36
    let UC_ARM_REG_D23 = 37
    let UC_ARM_REG_D24 = 38
    let UC_ARM_REG_D25 = 39
    let UC_ARM_REG_D26 = 40
    let UC_ARM_REG_D27 = 41
    let UC_ARM_REG_D28 = 42
    let UC_ARM_REG_D29 = 43
    let UC_ARM_REG_D30 = 44
    let UC_ARM_REG_D31 = 45
    let UC_ARM_REG_FPINST2 = 46
    let UC_ARM_REG_MVFR0 = 47
    let UC_ARM_REG_MVFR1 = 48
    let UC_ARM_REG_MVFR2 = 49
    let UC_ARM_REG_Q0 = 50
    let UC_ARM_REG_Q1 = 51
    let UC_ARM_REG_Q2 = 52
    let UC_ARM_REG_Q3 = 53
    let UC_ARM_REG_Q4 = 54
    let UC_ARM_REG_Q5 = 55
    let UC_ARM_REG_Q6 = 56
    let UC_ARM_REG_Q7 = 57
    let UC_ARM_REG_Q8 = 58
    let UC_ARM_REG_Q9 = 59
    let UC_ARM_REG_Q10 = 60
    let UC_ARM_REG_Q11 = 61
    let UC_ARM_REG_Q12 = 62
    let UC_ARM_REG_Q13 = 63
    let UC_ARM_REG_Q14 = 64
    let UC_ARM_REG_Q15 = 65
    let UC_ARM_REG_R0 = 66
    let UC_ARM_REG_R1 = 67
    let UC_ARM_REG_R2 = 68
    let UC_ARM_REG_R3 = 69
    let UC_ARM_REG_R4 = 70
    let UC_ARM_REG_R5 = 71
    let UC_ARM_REG_R6 = 72
    let UC_ARM_REG_R7 = 73
    let UC_ARM_REG_R8 = 74
    let UC_ARM_REG_R9 = 75
    let UC_ARM_REG_R10 = 76
    let UC_ARM_REG_R11 = 77
    let UC_ARM_REG_R12 = 78
    let UC_ARM_REG_S0 = 79
    let UC_ARM_REG_S1 = 80
    let UC_ARM_REG_S2 = 81
    let UC_ARM_REG_S3 = 82
    let UC_ARM_REG_S4 = 83
    let UC_ARM_REG_S5 = 84
    let UC_ARM_REG_S6 = 85
    let UC_ARM_REG_S7 = 86
    let UC_ARM_REG_S8 = 87
    let UC_ARM_REG_S9 = 88
    let UC_ARM_REG_S10 = 89
    let UC_ARM_REG_S11 = 90
    let UC_ARM_REG_S12 = 91
    let UC_ARM_REG_S13 = 92
    let UC_ARM_REG_S14 = 93
    let UC_ARM_REG_S15 = 94
    let UC_ARM_REG_S16 = 95
    let UC_ARM_REG_S17 = 96
    let UC_ARM_REG_S18 = 97
    let UC_ARM_REG_S19 = 98
    let UC_ARM_REG_S20 = 99
    let UC_ARM_REG_S21 = 100
    let UC_ARM_REG_S22 = 101
    let UC_ARM_REG_S23 = 102
    let UC_ARM_REG_S24 = 103
    let UC_ARM_REG_S25 = 104
    let UC_ARM_REG_S26 = 105
    let UC_ARM_REG_S27 = 106
    let UC_ARM_REG_S28 = 107
    let UC_ARM_REG_S29 = 108
    let UC_ARM_REG_S30 = 109
    let UC_ARM_REG_S31 = 110

    // CP registers
    let UC_ARM_REG_ACTLR = 111
    let UC_ARM_REG_ACTLR2 = 112
    let UC_ARM_REG_ADFSR = 113
    let UC_ARM_REG_AIDR = 114
    let UC_ARM_REG_AIFSR = 115
    let UC_ARM_REG_AMAIR0 = 116
    let UC_ARM_REG_AMAIR1 = 117
    let UC_ARM_REG_CCSIDR = 118
    let UC_ARM_REG_CCSIDR2 = 119
    let UC_ARM_REG_CLIDR = 120
    let UC_ARM_REG_CNTFRQ = 121
    let UC_ARM_REG_CNTHCTL = 122
    let UC_ARM_REG_CNTHP_CTL = 123
    let UC_ARM_REG_CNTHP_CVAL = 124
    let UC_ARM_REG_CNTHP_TVAL = 125
    let UC_ARM_REG_CNTHV_CTL = 126
    let UC_ARM_REG_CNTHV_CVAL = 127
    let UC_ARM_REG_CNTHV_TVAL = 128
    let UC_ARM_REG_CNTKCTL = 129
    let UC_ARM_REG_CNTPCT = 130
    let UC_ARM_REG_CNTP_CTL = 131
    let UC_ARM_REG_CNTP_CVAL = 132
    let UC_ARM_REG_CNTP_TVAL = 133
    let UC_ARM_REG_CNTVCT = 134
    let UC_ARM_REG_CNTVOFF = 135
    let UC_ARM_REG_CNTV_CTL = 136
    let UC_ARM_REG_CNTV_CVAL = 137
    let UC_ARM_REG_CNTV_TVAL = 138
    let UC_ARM_REG_CONTEXTIDR = 139
    let UC_ARM_REG_CPACR = 140
    let UC_ARM_REG_CSSELR = 141
    let UC_ARM_REG_CTR = 142
    let UC_ARM_REG_DACR = 143
    let UC_ARM_REG_DBGAUTHSTATUS = 144
    let UC_ARM_REG_DBGBCR0 = 145
    let UC_ARM_REG_DBGBCR1 = 146
    let UC_ARM_REG_DBGBCR2 = 147
    let UC_ARM_REG_DBGBCR3 = 148
    let UC_ARM_REG_DBGBCR4 = 149
    let UC_ARM_REG_DBGBCR5 = 150
    let UC_ARM_REG_DBGBCR6 = 151
    let UC_ARM_REG_DBGBCR7 = 152
    let UC_ARM_REG_DBGBCR8 = 153
    let UC_ARM_REG_DBGBCR9 = 154
    let UC_ARM_REG_DBGBCR10 = 155
    let UC_ARM_REG_DBGBCR11 = 156
    let UC_ARM_REG_DBGBCR12 = 157
    let UC_ARM_REG_DBGBCR13 = 158
    let UC_ARM_REG_DBGBCR14 = 159
    let UC_ARM_REG_DBGBVR0 = 160
    let UC_ARM_REG_DBGBVR1 = 161
    let UC_ARM_REG_DBGBVR2 = 162
    let UC_ARM_REG_DBGBVR3 = 163
    let UC_ARM_REG_DBGBVR4 = 164
    let UC_ARM_REG_DBGBVR5 = 165
    let UC_ARM_REG_DBGBVR6 = 166
    let UC_ARM_REG_DBGBVR7 = 167
    let UC_ARM_REG_DBGBVR8 = 168
    let UC_ARM_REG_DBGBVR9 = 169
    let UC_ARM_REG_DBGBVR10 = 170
    let UC_ARM_REG_DBGBVR11 = 171
    let UC_ARM_REG_DBGBVR12 = 172
    let UC_ARM_REG_DBGBVR13 = 173
    let UC_ARM_REG_DBGBVR14 = 174
    let UC_ARM_REG_DBGBXVR0 = 175
    let UC_ARM_REG_DBGBXVR1 = 176
    let UC_ARM_REG_DBGBXVR2 = 177
    let UC_ARM_REG_DBGBXVR3 = 178
    let UC_ARM_REG_DBGBXVR4 = 179
    let UC_ARM_REG_DBGBXVR5 = 180
    let UC_ARM_REG_DBGBXVR6 = 181
    let UC_ARM_REG_DBGBXVR7 = 182
    let UC_ARM_REG_DBGBXVR8 = 183
    let UC_ARM_REG_DBGBXVR9 = 184
    let UC_ARM_REG_DBGBXVR10 = 185
    let UC_ARM_REG_DBGBXVR11 = 186
    let UC_ARM_REG_DBGBXVR12 = 187
    let UC_ARM_REG_DBGBXVR13 = 188
    let UC_ARM_REG_DBGBXVR14 = 189
    let UC_ARM_REG_DBGCLAIMCLR = 190
    let UC_ARM_REG_DBGCLAIMSET = 191
    let UC_ARM_REG_DBGDCCINT = 192
    let UC_ARM_REG_DBGDEVID = 193
    let UC_ARM_REG_DBGDEVID1 = 194
    let UC_ARM_REG_DBGDEVID2 = 195
    let UC_ARM_REG_DBGDIDR = 196
    let UC_ARM_REG_DBGDRAR = 197
    let UC_ARM_REG_DBGDSAR = 198
    let UC_ARM_REG_DBGDSCRext = 199
    let UC_ARM_REG_DBGDSCRint = 200
    let UC_ARM_REG_DBGDTRRXext = 201
    let UC_ARM_REG_DBGDTRRXint = 202
    let UC_ARM_REG_DBGDTRTXext = 203
    let UC_ARM_REG_DBGDTRTXint = 204
    let UC_ARM_REG_DBGOSDLR = 205
    let UC_ARM_REG_DBGOSECCR = 206
    let UC_ARM_REG_DBGOSLAR = 207
    let UC_ARM_REG_DBGOSLSR = 208
    let UC_ARM_REG_DBGPRCR = 209
    let UC_ARM_REG_DBGVCR = 210
    let UC_ARM_REG_DBGWCR0 = 211
    let UC_ARM_REG_DBGWCR1 = 212
    let UC_ARM_REG_DBGWCR2 = 213
    let UC_ARM_REG_DBGWCR3 = 214
    let UC_ARM_REG_DBGWCR4 = 215
    let UC_ARM_REG_DBGWCR5 = 216
    let UC_ARM_REG_DBGWCR6 = 217
    let UC_ARM_REG_DBGWCR7 = 218
    let UC_ARM_REG_DBGWCR8 = 219
    let UC_ARM_REG_DBGWCR9 = 220
    let UC_ARM_REG_DBGWCR10 = 221
    let UC_ARM_REG_DBGWCR11 = 222
    let UC_ARM_REG_DBGWCR12 = 223
    let UC_ARM_REG_DBGWCR13 = 224
    let UC_ARM_REG_DBGWCR14 = 225
    let UC_ARM_REG_DBGWFAR = 226
    let UC_ARM_REG_DBGWVR0 = 227
    let UC_ARM_REG_DBGWVR1 = 228
    let UC_ARM_REG_DBGWVR2 = 229
    let UC_ARM_REG_DBGWVR3 = 230
    let UC_ARM_REG_DBGWVR4 = 231
    let UC_ARM_REG_DBGWVR5 = 232
    let UC_ARM_REG_DBGWVR6 = 233
    let UC_ARM_REG_DBGWVR7 = 234
    let UC_ARM_REG_DBGWVR8 = 235
    let UC_ARM_REG_DBGWVR9 = 236
    let UC_ARM_REG_DBGWVR10 = 237
    let UC_ARM_REG_DBGWVR11 = 238
    let UC_ARM_REG_DBGWVR12 = 239
    let UC_ARM_REG_DBGWVR13 = 240
    let UC_ARM_REG_DBGWVR14 = 241
    let UC_ARM_REG_DFAR = 242
    let UC_ARM_REG_DFSR = 243
    let UC_ARM_REG_DLR = 244
    let UC_ARM_REG_DSPSR = 245
    let UC_ARM_REG_FCSEIDR = 246
    let UC_ARM_REG_HACR = 247
    let UC_ARM_REG_HACTLR = 248
    let UC_ARM_REG_HACTLR2 = 249
    let UC_ARM_REG_HADFSR = 250
    let UC_ARM_REG_HAIFSR = 251
    let UC_ARM_REG_HAMAIR0 = 252
    let UC_ARM_REG_HAMAIR1 = 253
    let UC_ARM_REG_HCPTR = 254
    let UC_ARM_REG_HCR = 255
    let UC_ARM_REG_HCR2 = 256
    let UC_ARM_REG_HDCR = 257
    let UC_ARM_REG_HDFAR = 258
    let UC_ARM_REG_HIFAR = 259
    let UC_ARM_REG_HMAIR0 = 260
    let UC_ARM_REG_HMAIR1 = 261
    let UC_ARM_REG_HPFAR = 262
    let UC_ARM_REG_HRMR = 263
    let UC_ARM_REG_HSCTLR = 264
    let UC_ARM_REG_HSR = 265
    let UC_ARM_REG_HSTR = 266
    let UC_ARM_REG_HTCR = 267
    let UC_ARM_REG_HTPIDR = 268
    let UC_ARM_REG_HTTBR = 269
    let UC_ARM_REG_HVBAR = 270
    let UC_ARM_REG_ICC_AP0R0 = 271
    let UC_ARM_REG_ICC_AP0R1 = 272
    let UC_ARM_REG_ICC_AP0R2 = 273
    let UC_ARM_REG_ICC_AP1R0 = 274
    let UC_ARM_REG_ICC_AP1R1 = 275
    let UC_ARM_REG_ICC_AP1R2 = 276
    let UC_ARM_REG_ICC_ASGI1R = 277
    let UC_ARM_REG_ICC_BPR0 = 278
    let UC_ARM_REG_ICC_BPR1 = 279
    let UC_ARM_REG_ICC_CTLR = 280
    let UC_ARM_REG_ICC_DIR = 281
    let UC_ARM_REG_ICC_EOIR0 = 282
    let UC_ARM_REG_ICC_EOIR1 = 283
    let UC_ARM_REG_ICC_HPPIR0 = 284
    let UC_ARM_REG_ICC_HPPIR1 = 285
    let UC_ARM_REG_ICC_HSRE = 286
    let UC_ARM_REG_ICC_IAR0 = 287
    let UC_ARM_REG_ICC_IAR1 = 288
    let UC_ARM_REG_ICC_IGRPEN0 = 289
    let UC_ARM_REG_ICC_IGRPEN1 = 290
    let UC_ARM_REG_ICC_MCTLR = 291
    let UC_ARM_REG_ICC_MGRPEN1 = 292
    let UC_ARM_REG_ICC_MSRE = 293
    let UC_ARM_REG_ICC_PMR = 294
    let UC_ARM_REG_ICC_RPR = 295
    let UC_ARM_REG_ICC_SGI0R = 296
    let UC_ARM_REG_ICC_SGI1R = 297
    let UC_ARM_REG_ICC_SRE = 298
    let UC_ARM_REG_ICH_AP0R0 = 299
    let UC_ARM_REG_ICH_AP0R1 = 300
    let UC_ARM_REG_ICH_AP0R2 = 301
    let UC_ARM_REG_ICH_AP1R0 = 302
    let UC_ARM_REG_ICH_AP1R1 = 303
    let UC_ARM_REG_ICH_AP1R2 = 304
    let UC_ARM_REG_ICH_EISR = 305
    let UC_ARM_REG_ICH_ELRSR = 306
    let UC_ARM_REG_ICH_HCR = 307
    let UC_ARM_REG_ICH_LR0 = 308
    let UC_ARM_REG_ICH_LR1 = 309
    let UC_ARM_REG_ICH_LR2 = 310
    let UC_ARM_REG_ICH_LR3 = 311
    let UC_ARM_REG_ICH_LR4 = 312
    let UC_ARM_REG_ICH_LR5 = 313
    let UC_ARM_REG_ICH_LR6 = 314
    let UC_ARM_REG_ICH_LR7 = 315
    let UC_ARM_REG_ICH_LR8 = 316
    let UC_ARM_REG_ICH_LR9 = 317
    let UC_ARM_REG_ICH_LR10 = 318
    let UC_ARM_REG_ICH_LR11 = 319
    let UC_ARM_REG_ICH_LR12 = 320
    let UC_ARM_REG_ICH_LR13 = 321
    let UC_ARM_REG_ICH_LR14 = 322
    let UC_ARM_REG_ICH_LRC0 = 323
    let UC_ARM_REG_ICH_LRC1 = 324
    let UC_ARM_REG_ICH_LRC2 = 325
    let UC_ARM_REG_ICH_LRC3 = 326
    let UC_ARM_REG_ICH_LRC4 = 327
    let UC_ARM_REG_ICH_LRC5 = 328
    let UC_ARM_REG_ICH_LRC6 = 329
    let UC_ARM_REG_ICH_LRC7 = 330
    let UC_ARM_REG_ICH_LRC8 = 331
    let UC_ARM_REG_ICH_LRC9 = 332
    let UC_ARM_REG_ICH_LRC10 = 333
    let UC_ARM_REG_ICH_LRC11 = 334
    let UC_ARM_REG_ICH_LRC12 = 335
    let UC_ARM_REG_ICH_LRC13 = 336
    let UC_ARM_REG_ICH_LRC14 = 337
    let UC_ARM_REG_ICH_MISR = 338
    let UC_ARM_REG_ICH_VMCR = 339
    let UC_ARM_REG_ICH_VTR = 340
    let UC_ARM_REG_ICV_AP0R0 = 341
    let UC_ARM_REG_ICV_AP0R1 = 342
    let UC_ARM_REG_ICV_AP0R2 = 343
    let UC_ARM_REG_ICV_AP1R0 = 344
    let UC_ARM_REG_ICV_AP1R1 = 345
    let UC_ARM_REG_ICV_AP1R2 = 346
    let UC_ARM_REG_ICV_BPR0 = 347
    let UC_ARM_REG_ICV_BPR1 = 348
    let UC_ARM_REG_ICV_CTLR = 349
    let UC_ARM_REG_ICV_DIR = 350
    let UC_ARM_REG_ICV_EOIR0 = 351
    let UC_ARM_REG_ICV_EOIR1 = 352
    let UC_ARM_REG_ICV_HPPIR0 = 353
    let UC_ARM_REG_ICV_HPPIR1 = 354
    let UC_ARM_REG_ICV_IAR0 = 355
    let UC_ARM_REG_ICV_IAR1 = 356
    let UC_ARM_REG_ICV_IGRPEN0 = 357
    let UC_ARM_REG_ICV_IGRPEN1 = 358
    let UC_ARM_REG_ICV_PMR = 359
    let UC_ARM_REG_ICV_RPR = 360
    let UC_ARM_REG_ID_AFR0 = 361
    let UC_ARM_REG_ID_DFR0 = 362
    let UC_ARM_REG_ID_ISAR0 = 363
    let UC_ARM_REG_ID_ISAR1 = 364
    let UC_ARM_REG_ID_ISAR2 = 365
    let UC_ARM_REG_ID_ISAR3 = 366
    let UC_ARM_REG_ID_ISAR4 = 367
    let UC_ARM_REG_ID_ISAR5 = 368
    let UC_ARM_REG_ID_ISAR6 = 369
    let UC_ARM_REG_ID_MMFR0 = 370
    let UC_ARM_REG_ID_MMFR1 = 371
    let UC_ARM_REG_ID_MMFR2 = 372
    let UC_ARM_REG_ID_MMFR3 = 373
    let UC_ARM_REG_ID_MMFR4 = 374
    let UC_ARM_REG_ID_PFR0 = 375
    let UC_ARM_REG_ID_PFR1 = 376
    let UC_ARM_REG_IFAR = 377
    let UC_ARM_REG_IFSR = 378
    let UC_ARM_REG_ISR = 379
    let UC_ARM_REG_JIDR = 380
    let UC_ARM_REG_JMCR = 381
    let UC_ARM_REG_JOSCR = 382
    let UC_ARM_REG_MAIR0 = 383
    let UC_ARM_REG_MAIR1 = 384
    let UC_ARM_REG_MIDR = 385
    let UC_ARM_REG_MPIDR = 386
    let UC_ARM_REG_MVBAR = 387
    let UC_ARM_REG_NMRR = 388
    let UC_ARM_REG_NSACR = 389
    let UC_ARM_REG_PAR = 390
    let UC_ARM_REG_PMCCFILTR = 391
    let UC_ARM_REG_PMCCNTR = 392
    let UC_ARM_REG_PMCEID0 = 393
    let UC_ARM_REG_PMCEID1 = 394
    let UC_ARM_REG_PMCEID2 = 395
    let UC_ARM_REG_PMCEID3 = 396
    let UC_ARM_REG_PMCNTENCLR = 397
    let UC_ARM_REG_PMCNTENSET = 398
    let UC_ARM_REG_PMCR = 399
    let UC_ARM_REG_PMEVCNTR0 = 400
    let UC_ARM_REG_PMEVCNTR1 = 401
    let UC_ARM_REG_PMEVCNTR2 = 402
    let UC_ARM_REG_PMEVCNTR3 = 403
    let UC_ARM_REG_PMEVCNTR4 = 404
    let UC_ARM_REG_PMEVCNTR5 = 405
    let UC_ARM_REG_PMEVCNTR6 = 406
    let UC_ARM_REG_PMEVCNTR7 = 407
    let UC_ARM_REG_PMEVCNTR8 = 408
    let UC_ARM_REG_PMEVCNTR9 = 409
    let UC_ARM_REG_PMEVCNTR10 = 410
    let UC_ARM_REG_PMEVCNTR11 = 411
    let UC_ARM_REG_PMEVCNTR12 = 412
    let UC_ARM_REG_PMEVCNTR13 = 413
    let UC_ARM_REG_PMEVCNTR14 = 414
    let UC_ARM_REG_PMEVCNTR15 = 415
    let UC_ARM_REG_PMEVCNTR16 = 416
    let UC_ARM_REG_PMEVCNTR17 = 417
    let UC_ARM_REG_PMEVCNTR18 = 418
    let UC_ARM_REG_PMEVCNTR19 = 419
    let UC_ARM_REG_PMEVCNTR20 = 420
    let UC_ARM_REG_PMEVCNTR21 = 421
    let UC_ARM_REG_PMEVCNTR22 = 422
    let UC_ARM_REG_PMEVCNTR23 = 423
    let UC_ARM_REG_PMEVCNTR24 = 424
    let UC_ARM_REG_PMEVCNTR25 = 425
    let UC_ARM_REG_PMEVCNTR26 = 426
    let UC_ARM_REG_PMEVCNTR27 = 427
    let UC_ARM_REG_PMEVCNTR28 = 428
    let UC_ARM_REG_PMEVCNTR29 = 429
    let UC_ARM_REG_PMEVTYPER0 = 430
    let UC_ARM_REG_PMEVTYPER1 = 431
    let UC_ARM_REG_PMEVTYPER2 = 432
    let UC_ARM_REG_PMEVTYPER3 = 433
    let UC_ARM_REG_PMEVTYPER4 = 434
    let UC_ARM_REG_PMEVTYPER5 = 435
    let UC_ARM_REG_PMEVTYPER6 = 436
    let UC_ARM_REG_PMEVTYPER7 = 437
    let UC_ARM_REG_PMEVTYPER8 = 438
    let UC_ARM_REG_PMEVTYPER9 = 439
    let UC_ARM_REG_PMEVTYPER10 = 440
    let UC_ARM_REG_PMEVTYPER11 = 441
    let UC_ARM_REG_PMEVTYPER12 = 442
    let UC_ARM_REG_PMEVTYPER13 = 443
    let UC_ARM_REG_PMEVTYPER14 = 444
    let UC_ARM_REG_PMEVTYPER15 = 445
    let UC_ARM_REG_PMEVTYPER16 = 446
    let UC_ARM_REG_PMEVTYPER17 = 447
    let UC_ARM_REG_PMEVTYPER18 = 448
    let UC_ARM_REG_PMEVTYPER19 = 449
    let UC_ARM_REG_PMEVTYPER20 = 450
    let UC_ARM_REG_PMEVTYPER21 = 451
    let UC_ARM_REG_PMEVTYPER22 = 452
    let UC_ARM_REG_PMEVTYPER23 = 453
    let UC_ARM_REG_PMEVTYPER24 = 454
    let UC_ARM_REG_PMEVTYPER25 = 455
    let UC_ARM_REG_PMEVTYPER26 = 456
    let UC_ARM_REG_PMEVTYPER27 = 457
    let UC_ARM_REG_PMEVTYPER28 = 458
    let UC_ARM_REG_PMEVTYPER29 = 459
    let UC_ARM_REG_PMINTENCLR = 460
    let UC_ARM_REG_PMINTENSET = 461
    let UC_ARM_REG_PMOVSR = 462
    let UC_ARM_REG_PMOVSSET = 463
    let UC_ARM_REG_PMSELR = 464
    let UC_ARM_REG_PMSWINC = 465
    let UC_ARM_REG_PMUSERENR = 466
    let UC_ARM_REG_PMXEVCNTR = 467
    let UC_ARM_REG_PMXEVTYPER = 468
    let UC_ARM_REG_PRRR = 469
    let UC_ARM_REG_REVIDR = 470
    let UC_ARM_REG_RMR = 471
    let UC_ARM_REG_RVBAR = 472
    let UC_ARM_REG_SCR = 473
    let UC_ARM_REG_SCTLR = 474
    let UC_ARM_REG_SDCR = 475
    let UC_ARM_REG_SDER = 476
    let UC_ARM_REG_TCMTR = 477
    let UC_ARM_REG_TLBTR = 478
    let UC_ARM_REG_TPIDRPRW = 479
    let UC_ARM_REG_TPIDRURO = 480
    let UC_ARM_REG_TPIDRURW = 481
    let UC_ARM_REG_TTBCR = 482
    let UC_ARM_REG_TTBCR2 = 483
    let UC_ARM_REG_TTBR0 = 484
    let UC_ARM_REG_TTBR1 = 485
    let UC_ARM_REG_VBAR = 486
    let UC_ARM_REG_VMPIDR = 487
    let UC_ARM_REG_VPIDR = 488
    let UC_ARM_REG_VTCR = 489
    let UC_ARM_REG_VTTBR = 490
    let UC_ARM_REG_ENDING = 491

    // alias registers
    let UC_ARM_REG_R13 = 12
    let UC_ARM_REG_R14 = 10
    let UC_ARM_REG_R15 = 11
    let UC_ARM_REG_SB = 75
    let UC_ARM_REG_SL = 76
    let UC_ARM_REG_FP = 77
    let UC_ARM_REG_IP = 78
    let UC_ARM_REG_C1_C0_2 = 140
    let UC_ARM_REG_C13_C0_2 = 481
    let UC_ARM_REG_C13_C0_3 = 480

