vendor_name = ModelSim
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/newpll/newpll_0002.v
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/newpll/newpll_0002.qip
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/writeSideDriver.vhd
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/sync_2ff.vhd
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/readSideDriver.vhd
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/newpll.vhd
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/FIFo1.vhd
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/FIFo1.qip
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/AD5791_SPI_Driver_2.vhd
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/Sim1.bdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/Waveform.vwf
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dcfifo_svs1.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/a_gray2bin_a9b.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/a_graycounter_9u6.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/a_graycounter_5cc.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/altsyncram_di71.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/alt_synch_pipe_nc8.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_jd9.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_8d9.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_ad9.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/alt_synch_pipe_oc8.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_kd9.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/cmpr_qu5.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/cmpr_pu5.tdf
source_file = 1, C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/mux_5r7.tdf
design_name = Sim1
instance = comp, \WSDBusy~output\, WSDBusy~output, Sim1, 1
instance = comp, \wrfull~output\, wrfull~output, Sim1, 1
instance = comp, \DATA_OUT~output\, DATA_OUT~output, Sim1, 1
instance = comp, \SYNC~output\, SYNC~output, Sim1, 1
instance = comp, \RESET6~output\, RESET6~output, Sim1, 1
instance = comp, \CLR~output\, CLR~output, Sim1, 1
instance = comp, \SCKOUT~output\, SCKOUT~output, Sim1, 1
instance = comp, \LDAC~output\, LDAC~output, Sim1, 1
instance = comp, \wrusedw[2]~output\, wrusedw[2]~output, Sim1, 1
instance = comp, \wrusedw[1]~output\, wrusedw[1]~output, Sim1, 1
instance = comp, \wrusedw[0]~output\, wrusedw[0]~output, Sim1, 1
instance = comp, \refclk~input\, refclk~input, Sim1, 1
instance = comp, \inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, Sim1, 1
instance = comp, \reset~input\, reset~input, Sim1, 1
instance = comp, \inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, inst5|newpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, Sim1, 1
instance = comp, \inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\, inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, Sim1, 1
instance = comp, \inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, inst5|newpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, Sim1, 1
instance = comp, \inst5|newpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0\, inst5|newpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, Sim1, 1
instance = comp, \newWordHPS~input\, newWordHPS~input, Sim1, 1
instance = comp, \inst3|ff1~feeder\, inst3|ff1~feeder, Sim1, 1
instance = comp, \reset~inputCLKENA0\, reset~inputCLKENA0, Sim1, 1
instance = comp, \inst3|ff1\, inst3|ff1, Sim1, 1
instance = comp, \inst3|ff2\, inst3|ff2, Sim1, 1
instance = comp, \inst3|sync_out\, inst3|sync_out, Sim1, 1
instance = comp, \inst|state~14\, inst|state~14, Sim1, 1
instance = comp, \inst|state.s2\, inst|state.s2, Sim1, 1
instance = comp, \inst|state.s3\, inst|state.s3, Sim1, 1
instance = comp, \inst|state.s4\, inst|state.s4, Sim1, 1
instance = comp, \inst|state~12\, inst|state~12, Sim1, 1
instance = comp, \inst|state.s0\, inst|state.s0, Sim1, 1
instance = comp, \inst|latch~0\, inst|latch~0, Sim1, 1
instance = comp, \inst|latch\, inst|latch, Sim1, 1
instance = comp, \inst|state~13\, inst|state~13, Sim1, 1
instance = comp, \inst|state.s1\, inst|state.s1, Sim1, 1
instance = comp, \inst|busy~0\, inst|busy~0, Sim1, 1
instance = comp, \inst|wclock\, inst|wclock, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0\, inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a1\, inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a1, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|_~0\, inst2|dcfifo_component|auto_generated|wrptr_g1p|_~0, Sim1, 1
instance = comp, \inst1|configCounter[0]~0\, inst1|configCounter[0]~0, Sim1, 1
instance = comp, \inst1|currentState.PRESYNCLOW~feeder\, inst1|currentState.PRESYNCLOW~feeder, Sim1, 1
instance = comp, \inst1|currentState.PRESYNCLOW~DUPLICATE\, inst1|currentState.PRESYNCLOW~DUPLICATE, Sim1, 1
instance = comp, \OKIn~input\, OKIn~input, Sim1, 1
instance = comp, \inst4|ff1~feeder\, inst4|ff1~feeder, Sim1, 1
instance = comp, \inst4|ff1\, inst4|ff1, Sim1, 1
instance = comp, \inst4|ff2\, inst4|ff2, Sim1, 1
instance = comp, \inst4|sync_out\, inst4|sync_out, Sim1, 1
instance = comp, \inst1|latch\, inst1|latch, Sim1, 1
instance = comp, \inst1|currentState~14\, inst1|currentState~14, Sim1, 1
instance = comp, \inst1|currentState.s2\, inst1|currentState.s2, Sim1, 1
instance = comp, \inst1|currentState.s3\, inst1|currentState.s3, Sim1, 1
instance = comp, \inst1|currentState.s4\, inst1|currentState.s4, Sim1, 1
instance = comp, \inst1|Selector1~1\, inst1|Selector1~1, Sim1, 1
instance = comp, \inst1|currentState.SYNCLOW\, inst1|currentState.SYNCLOW, Sim1, 1
instance = comp, \inst1|Add0~17\, inst1|Add0~17, Sim1, 1
instance = comp, \inst1|Selector43~0\, inst1|Selector43~0, Sim1, 1
instance = comp, \inst1|incrementer[0]\, inst1|incrementer[0], Sim1, 1
instance = comp, \inst1|Add0~13\, inst1|Add0~13, Sim1, 1
instance = comp, \inst1|Selector42~0\, inst1|Selector42~0, Sim1, 1
instance = comp, \inst1|incrementer[1]\, inst1|incrementer[1], Sim1, 1
instance = comp, \inst1|Add0~9\, inst1|Add0~9, Sim1, 1
instance = comp, \inst1|Selector41~0\, inst1|Selector41~0, Sim1, 1
instance = comp, \inst1|incrementer[2]\, inst1|incrementer[2], Sim1, 1
instance = comp, \inst1|Add0~1\, inst1|Add0~1, Sim1, 1
instance = comp, \inst1|Selector40~0\, inst1|Selector40~0, Sim1, 1
instance = comp, \inst1|incrementer[3]\, inst1|incrementer[3], Sim1, 1
instance = comp, \inst1|Add0~5\, inst1|Add0~5, Sim1, 1
instance = comp, \inst1|Selector39~0\, inst1|Selector39~0, Sim1, 1
instance = comp, \inst1|incrementer[4]\, inst1|incrementer[4], Sim1, 1
instance = comp, \inst1|Add0~29\, inst1|Add0~29, Sim1, 1
instance = comp, \inst1|Selector38~0\, inst1|Selector38~0, Sim1, 1
instance = comp, \inst1|incrementer[5]\, inst1|incrementer[5], Sim1, 1
instance = comp, \inst1|Add0~25\, inst1|Add0~25, Sim1, 1
instance = comp, \inst1|Selector37~0\, inst1|Selector37~0, Sim1, 1
instance = comp, \inst1|incrementer[6]\, inst1|incrementer[6], Sim1, 1
instance = comp, \inst1|Add0~21\, inst1|Add0~21, Sim1, 1
instance = comp, \inst1|Selector36~0\, inst1|Selector36~0, Sim1, 1
instance = comp, \inst1|incrementer[7]\, inst1|incrementer[7], Sim1, 1
instance = comp, \inst1|LessThan0~0\, inst1|LessThan0~0, Sim1, 1
instance = comp, \inst1|Selector2~0\, inst1|Selector2~0, Sim1, 1
instance = comp, \inst1|currentState.WRITEDATABIT\, inst1|currentState.WRITEDATABIT, Sim1, 1
instance = comp, \inst1|currentState.CLOCKDOWN\, inst1|currentState.CLOCKDOWN, Sim1, 1
instance = comp, \inst1|Selector3~0\, inst1|Selector3~0, Sim1, 1
instance = comp, \inst1|currentState.SYNCHIGH\, inst1|currentState.SYNCHIGH, Sim1, 1
instance = comp, \inst1|Add1~5\, inst1|Add1~5, Sim1, 1
instance = comp, \inst1|Add1~1\, inst1|Add1~1, Sim1, 1
instance = comp, \inst1|Selector34~0\, inst1|Selector34~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[1]\, inst1|SyncHighCounter[1], Sim1, 1
instance = comp, \inst1|Selector35~0\, inst1|Selector35~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[0]\, inst1|SyncHighCounter[0], Sim1, 1
instance = comp, \inst1|LessThan1~0\, inst1|LessThan1~0, Sim1, 1
instance = comp, \inst1|Add1~29\, inst1|Add1~29, Sim1, 1
instance = comp, \inst1|Selector33~0\, inst1|Selector33~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[2]\, inst1|SyncHighCounter[2], Sim1, 1
instance = comp, \inst1|Add1~25\, inst1|Add1~25, Sim1, 1
instance = comp, \inst1|Selector32~0\, inst1|Selector32~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[3]\, inst1|SyncHighCounter[3], Sim1, 1
instance = comp, \inst1|Add1~21\, inst1|Add1~21, Sim1, 1
instance = comp, \inst1|Selector31~0\, inst1|Selector31~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[4]\, inst1|SyncHighCounter[4], Sim1, 1
instance = comp, \inst1|Add1~17\, inst1|Add1~17, Sim1, 1
instance = comp, \inst1|Selector30~0\, inst1|Selector30~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[5]\, inst1|SyncHighCounter[5], Sim1, 1
instance = comp, \inst1|Add1~13\, inst1|Add1~13, Sim1, 1
instance = comp, \inst1|Selector29~0\, inst1|Selector29~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[6]\, inst1|SyncHighCounter[6], Sim1, 1
instance = comp, \inst1|Add1~9\, inst1|Add1~9, Sim1, 1
instance = comp, \inst1|Selector28~0\, inst1|Selector28~0, Sim1, 1
instance = comp, \inst1|SyncHighCounter[7]\, inst1|SyncHighCounter[7], Sim1, 1
instance = comp, \inst1|LessThan1~1\, inst1|LessThan1~1, Sim1, 1
instance = comp, \inst1|Add2~9\, inst1|Add2~9, Sim1, 1
instance = comp, \inst1|Add2~5\, inst1|Add2~5, Sim1, 1
instance = comp, \inst1|configCounter[2]\, inst1|configCounter[2], Sim1, 1
instance = comp, \inst1|Add2~1\, inst1|Add2~1, Sim1, 1
instance = comp, \inst1|configCounter[3]\, inst1|configCounter[3], Sim1, 1
instance = comp, \inst1|Add2~53\, inst1|Add2~53, Sim1, 1
instance = comp, \inst1|configCounter[4]\, inst1|configCounter[4], Sim1, 1
instance = comp, \inst1|Add2~49\, inst1|Add2~49, Sim1, 1
instance = comp, \inst1|configCounter[5]\, inst1|configCounter[5], Sim1, 1
instance = comp, \inst1|Add2~45\, inst1|Add2~45, Sim1, 1
instance = comp, \inst1|configCounter[6]\, inst1|configCounter[6], Sim1, 1
instance = comp, \inst1|Add2~41\, inst1|Add2~41, Sim1, 1
instance = comp, \inst1|configCounter[7]\, inst1|configCounter[7], Sim1, 1
instance = comp, \inst1|Add2~37\, inst1|Add2~37, Sim1, 1
instance = comp, \inst1|configCounter[8]\, inst1|configCounter[8], Sim1, 1
instance = comp, \inst1|Add2~33\, inst1|Add2~33, Sim1, 1
instance = comp, \inst1|configCounter[9]\, inst1|configCounter[9], Sim1, 1
instance = comp, \inst1|Add2~29\, inst1|Add2~29, Sim1, 1
instance = comp, \inst1|configCounter[10]\, inst1|configCounter[10], Sim1, 1
instance = comp, \inst1|Add2~25\, inst1|Add2~25, Sim1, 1
instance = comp, \inst1|configCounter[11]\, inst1|configCounter[11], Sim1, 1
instance = comp, \inst1|Add2~21\, inst1|Add2~21, Sim1, 1
instance = comp, \inst1|configCounter[12]\, inst1|configCounter[12], Sim1, 1
instance = comp, \inst1|Add2~17\, inst1|Add2~17, Sim1, 1
instance = comp, \inst1|configCounter[13]\, inst1|configCounter[13], Sim1, 1
instance = comp, \inst1|Add2~13\, inst1|Add2~13, Sim1, 1
instance = comp, \inst1|configCounter[14]\, inst1|configCounter[14], Sim1, 1
instance = comp, \inst1|LessThan2~1\, inst1|LessThan2~1, Sim1, 1
instance = comp, \inst1|LessThan2~2\, inst1|LessThan2~2, Sim1, 1
instance = comp, \inst1|Selector1~0\, inst1|Selector1~0, Sim1, 1
instance = comp, \inst1|configCounter[0]\, inst1|configCounter[0], Sim1, 1
instance = comp, \inst1|configCounter[1]\, inst1|configCounter[1], Sim1, 1
instance = comp, \inst1|LessThan2~0\, inst1|LessThan2~0, Sim1, 1
instance = comp, \inst1|currentState~15\, inst1|currentState~15, Sim1, 1
instance = comp, \inst1|currentState.s1\, inst1|currentState.s1, Sim1, 1
instance = comp, \inst1|Selector0~0\, inst1|Selector0~0, Sim1, 1
instance = comp, \inst1|Selector0~1\, inst1|Selector0~1, Sim1, 1
instance = comp, \inst1|currentState.s0\, inst1|currentState.s0, Sim1, 1
instance = comp, \inst1|WideOr9\, inst1|WideOr9, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|delayed_wrptr_g[2]\, inst2|dcfifo_component|auto_generated|delayed_wrptr_g[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[2]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe16a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe16a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe17a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe17a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[2]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|_~1\, inst2|dcfifo_component|auto_generated|rdptr_g1p|_~1, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|valid_rdreq~0\, inst2|dcfifo_component|auto_generated|valid_rdreq~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|parity6\, inst2|dcfifo_component|auto_generated|rdptr_g1p|parity6, Sim1, 1
instance = comp, \inst1|RDREQ\, inst1|RDREQ, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\, inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\, inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g[2]\, inst2|dcfifo_component|auto_generated|rdptr_g[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0\, inst2|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\, inst2|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\, inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\, inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g[0]~0\, inst2|dcfifo_component|auto_generated|wrptr_g[0]~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g[0]\, inst2|dcfifo_component|auto_generated|wrptr_g[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\, inst2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|delayed_wrptr_g[0]\, inst2|dcfifo_component|auto_generated|delayed_wrptr_g[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[0]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[0]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[0]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe16a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe16a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe17a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe17a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[0]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g[1]\, inst2|dcfifo_component|auto_generated|wrptr_g[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\, inst2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|delayed_wrptr_g[1]\, inst2|dcfifo_component|auto_generated|delayed_wrptr_g[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[1]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[1]~feeder\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe14a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe15a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe16a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe16a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe17a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe17a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[1]\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1\, inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g[1]\, inst2|dcfifo_component|auto_generated|rdptr_g[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[1]~DUPLICATE\, inst2|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe18a[1]~DUPLICATE, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0\, inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2\, inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\, inst2|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0\, inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\, inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g[0]~0\, inst2|dcfifo_component|auto_generated|rdptr_g[0]~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g[0]\, inst2|dcfifo_component|auto_generated|rdptr_g[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[0]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe26a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe26a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe27a[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe27a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[1]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[1]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[1]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe26a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe26a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe27a[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe27a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1\, inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2\, inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0\, inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\, inst2|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|valid_wrreq~0\, inst2|dcfifo_component|auto_generated|valid_wrreq~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|parity8\, inst2|dcfifo_component|auto_generated|wrptr_g1p|parity8, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0\, inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a0\, inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0\, inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a2\, inst2|dcfifo_component|auto_generated|wrptr_g1p|counter7a2, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g[2]\, inst2|dcfifo_component|auto_generated|wrptr_g[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[2]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe22a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[2]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe23a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[2]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe24a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[2]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe25a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe26a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe26a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe27a[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe27a[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0\, inst2|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\, inst2|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|int_wrfull\, inst2|dcfifo_component|auto_generated|int_wrfull, Sim1, 1
instance = comp, \inst1|Selector6~0\, inst1|Selector6~0, Sim1, 1
instance = comp, \inst1|outputWord[2]\, inst1|outputWord[2], Sim1, 1
instance = comp, \data[0]~input\, data[0]~input, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\, inst2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\, inst2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|rdptr_g1p|_~0\, inst2|dcfifo_component|auto_generated|rdptr_g1p|_~0, Sim1, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Sim1, 1
instance = comp, \data[1]~input\, data[1]~input, Sim1, 1
instance = comp, \data[2]~input\, data[2]~input, Sim1, 1
instance = comp, \data[3]~input\, data[3]~input, Sim1, 1
instance = comp, \data[4]~input\, data[4]~input, Sim1, 1
instance = comp, \data[5]~input\, data[5]~input, Sim1, 1
instance = comp, \data[6]~input\, data[6]~input, Sim1, 1
instance = comp, \data[7]~input\, data[7]~input, Sim1, 1
instance = comp, \data[8]~input\, data[8]~input, Sim1, 1
instance = comp, \data[9]~input\, data[9]~input, Sim1, 1
instance = comp, \data[10]~input\, data[10]~input, Sim1, 1
instance = comp, \data[11]~input\, data[11]~input, Sim1, 1
instance = comp, \data[12]~input\, data[12]~input, Sim1, 1
instance = comp, \data[13]~input\, data[13]~input, Sim1, 1
instance = comp, \data[14]~input\, data[14]~input, Sim1, 1
instance = comp, \data[15]~input\, data[15]~input, Sim1, 1
instance = comp, \data[16]~input\, data[16]~input, Sim1, 1
instance = comp, \data[17]~input\, data[17]~input, Sim1, 1
instance = comp, \data[18]~input\, data[18]~input, Sim1, 1
instance = comp, \data[19]~input\, data[19]~input, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\, inst2|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, Sim1, 1
instance = comp, \inst1|Selector9~0\, inst1|Selector9~0, Sim1, 1
instance = comp, \inst1|outputWord[5]\, inst1|outputWord[5], Sim1, 1
instance = comp, \inst1|Selector8~0\, inst1|Selector8~0, Sim1, 1
instance = comp, \inst1|outputWord[4]\, inst1|outputWord[4], Sim1, 1
instance = comp, \inst1|Selector10~0\, inst1|Selector10~0, Sim1, 1
instance = comp, \inst1|outputWord[6]\, inst1|outputWord[6], Sim1, 1
instance = comp, \inst1|Selector11~0\, inst1|Selector11~0, Sim1, 1
instance = comp, \inst1|outputWord[7]\, inst1|outputWord[7], Sim1, 1
instance = comp, \inst1|Mux0~8\, inst1|Mux0~8, Sim1, 1
instance = comp, \inst1|Selector7~0\, inst1|Selector7~0, Sim1, 1
instance = comp, \inst1|outputWord[3]\, inst1|outputWord[3], Sim1, 1
instance = comp, \inst1|Selector45~0\, inst1|Selector45~0, Sim1, 1
instance = comp, \inst1|Selector25~0\, inst1|Selector25~0, Sim1, 1
instance = comp, \inst1|outputWord[21]\, inst1|outputWord[21], Sim1, 1
instance = comp, \inst1|Selector27~0\, inst1|Selector27~0, Sim1, 1
instance = comp, \inst1|outputWord[23]\, inst1|outputWord[23], Sim1, 1
instance = comp, \inst1|Selector26~0\, inst1|Selector26~0, Sim1, 1
instance = comp, \inst1|outputWord[18]~0\, inst1|outputWord[18]~0, Sim1, 1
instance = comp, \inst1|outputWord[22]\, inst1|outputWord[22], Sim1, 1
instance = comp, \inst1|Selector23~0\, inst1|Selector23~0, Sim1, 1
instance = comp, \inst1|outputWord[19]\, inst1|outputWord[19], Sim1, 1
instance = comp, \inst1|Selector22~0\, inst1|Selector22~0, Sim1, 1
instance = comp, \inst1|outputWord[18]\, inst1|outputWord[18], Sim1, 1
instance = comp, \inst1|Selector21~0\, inst1|Selector21~0, Sim1, 1
instance = comp, \inst1|outputWord[17]\, inst1|outputWord[17], Sim1, 1
instance = comp, \inst1|Selector20~0\, inst1|Selector20~0, Sim1, 1
instance = comp, \inst1|outputWord[16]\, inst1|outputWord[16], Sim1, 1
instance = comp, \inst1|Mux0~13\, inst1|Mux0~13, Sim1, 1
instance = comp, \inst1|currentState.PRESYNCLOW\, inst1|currentState.PRESYNCLOW, Sim1, 1
instance = comp, \inst1|Selector24~0\, inst1|Selector24~0, Sim1, 1
instance = comp, \inst1|outputWord[20]\, inst1|outputWord[20], Sim1, 1
instance = comp, \inst1|Mux0~4\, inst1|Mux0~4, Sim1, 1
instance = comp, \inst1|Selector19~0\, inst1|Selector19~0, Sim1, 1
instance = comp, \inst1|outputWord[15]\, inst1|outputWord[15], Sim1, 1
instance = comp, \inst1|Selector18~0\, inst1|Selector18~0, Sim1, 1
instance = comp, \inst1|outputWord[14]\, inst1|outputWord[14], Sim1, 1
instance = comp, \inst1|Selector17~0\, inst1|Selector17~0, Sim1, 1
instance = comp, \inst1|outputWord[13]\, inst1|outputWord[13], Sim1, 1
instance = comp, \inst1|Selector14~0\, inst1|Selector14~0, Sim1, 1
instance = comp, \inst1|outputWord[10]\, inst1|outputWord[10], Sim1, 1
instance = comp, \inst1|Selector15~0\, inst1|Selector15~0, Sim1, 1
instance = comp, \inst1|outputWord[11]\, inst1|outputWord[11], Sim1, 1
instance = comp, \inst1|Selector13~0\, inst1|Selector13~0, Sim1, 1
instance = comp, \inst1|outputWord[9]\, inst1|outputWord[9], Sim1, 1
instance = comp, \inst1|Selector12~0\, inst1|Selector12~0, Sim1, 1
instance = comp, \inst1|outputWord[8]\, inst1|outputWord[8], Sim1, 1
instance = comp, \inst1|Mux0~9\, inst1|Mux0~9, Sim1, 1
instance = comp, \inst1|Selector16~0\, inst1|Selector16~0, Sim1, 1
instance = comp, \inst1|outputWord[12]\, inst1|outputWord[12], Sim1, 1
instance = comp, \inst1|Mux0~0\, inst1|Mux0~0, Sim1, 1
instance = comp, \inst1|Selector45~1\, inst1|Selector45~1, Sim1, 1
instance = comp, \inst1|DATA_OUT\, inst1|DATA_OUT, Sim1, 1
instance = comp, \inst1|WideOr7\, inst1|WideOr7, Sim1, 1
instance = comp, \inst1|Selector46~0\, inst1|Selector46~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrfull_reg|dffe19a[0]\, inst2|dcfifo_component|auto_generated|wrfull_reg|dffe19a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp_reg[2]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp_reg[2]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp_reg[2]\, inst2|dcfifo_component|auto_generated|ws_dgrp_reg[2], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp_reg[1]\, inst2|dcfifo_component|auto_generated|ws_dgrp_reg[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\, inst2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_brp|dffe20a[1]\, inst2|dcfifo_component|auto_generated|ws_brp|dffe20a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp_reg[0]~feeder\, inst2|dcfifo_component|auto_generated|ws_dgrp_reg[0]~feeder, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp_reg[0]\, inst2|dcfifo_component|auto_generated|ws_dgrp_reg[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\, inst2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_brp|dffe20a[0]\, inst2|dcfifo_component|auto_generated|ws_brp|dffe20a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_bwp|dffe20a[1]\, inst2|dcfifo_component|auto_generated|ws_bwp|dffe20a[1], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\, inst2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|ws_bwp|dffe20a[0]\, inst2|dcfifo_component|auto_generated|ws_bwp|dffe20a[0], Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|op_1~0\, inst2|dcfifo_component|auto_generated|op_1~0, Sim1, 1
instance = comp, \inst2|dcfifo_component|auto_generated|op_1~1\, inst2|dcfifo_component|auto_generated|op_1~1, Sim1, 1
