timestamp 1731947368
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "gnd!" 27 60.732 289 -794 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0 0 0 0 0 0 0
node "gnd!" 27 60.732 251 -794 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0 0 0 0 0 0 0
node "gnd!" 27 60.732 207 -794 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0 0 0 0 0 0 0
node "gnd!" 27 60.732 169 -794 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0 0 0 0 0 0 0
node "c4" 88 63.2592 296 -794 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "c3" 88 63.2592 258 -794 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "c2" 88 63.2592 214 -794 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "c1" 88 63.2592 176 -794 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "pdr4" 319 273.823 289 -771 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr3" 319 273.823 251 -771 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr2" 319 273.823 207 -771 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr1" 319 273.823 169 -771 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "clock_car0" 136 137.624 7 -774 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr4" 136 134.357 0 -774 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 137.624 -32 -775 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr3" 136 134.357 -39 -775 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "pdr3" 136 137.624 -66 -776 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr4" 136 134.357 -73 -776 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 137.624 -102 -776 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr2" 136 134.357 -109 -776 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "pdr2" 136 137.624 -138 -776 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr3" 136 134.357 -145 -776 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 137.624 -175 -777 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr1" 136 134.357 -182 -777 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "pdr1" 136 137.624 -212 -778 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr2" 136 134.357 -219 -778 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "gen_4" 450 351.461 0 -790 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "gen_3" 450 351.461 -39 -791 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "prop_4" 450 351.461 -73 -792 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "gen_2" 450 351.461 -109 -792 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "prop_3" 450 351.461 -145 -792 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "gen_1" 450 351.461 -182 -793 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "prop_2" 450 351.461 -219 -794 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "gnd!" 136 137.624 -247 -777 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 134.357 -254 -777 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 137.624 -282 -778 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "prop1_car0" 136 134.357 -289 -778 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "prop1_car0" 136 137.624 -316 -778 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0 0 0 0 0 0 0 0 0
node "pdr1" 136 134.357 -323 -778 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_in" 450 351.461 -254 -793 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "carry_0" 450 351.461 -289 -794 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "prop_1" 450 351.461 -323 -794 pm12c 0 0 0 0 0 0 0 0 0 0 263 252 0 0 25 20 65 36 0 0 0 0 0 0 0 0
node "gnd!" 27 60.732 91 -633 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0 0 0 0 0 0 0
node "clock_in" 88 63.2592 98 -633 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "pdr4" 76 30.1488 -103 -617 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "pdr3" 76 30.1488 -150 -617 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "pdr2" 76 30.1488 -200 -617 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "pdr1" 76 30.1488 -250 -618 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 -111 -640 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 -158 -640 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 -208 -640 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 -258 -641 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "clk_org" 319 273.823 91 -610 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "vdd!" 2081 1288.91 283 -762 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 236 126 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1288.91 245 -762 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 236 126 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1288.91 201 -762 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 236 126 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1288.91 163 -762 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 236 126 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1288.91 85 -601 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 236 126 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 -116 -623 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 -163 -623 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 -213 -623 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 -263 -624 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
cap "pdr1" "pdr2" 1030.95
cap "pdr2" "gnd!" 54.984
cap "gnd!" "c4" 206.19
cap "pdr2" "vdd!" 64.77
cap "clock_car0" "pdr2" 1030.95
cap "gnd!" "c3" 206.19
cap "prop1_car0" "pdr1" 1030.95
cap "pdr4" "vdd!" 64.77
cap "pdr4" "pdr3" 1030.95
cap "vdd!" "pdr3" 616.681
cap "clk_org" "clock_in" 68.73
cap "pdr3" "gnd!" 54.984
cap "gnd!" "clock_car0" 1030.95
cap "vdd!" "pdr1" 64.77
cap "vdd!" "clock_in" 64.77
cap "vdd!" "clock_in" 476.074
cap "gnd!" "clock_in" 206.19
cap "clock_car0" "pdr4" 1030.95
cap "pdr4" "c4" 68.73
cap "vdd!" "c3" 476.074
cap "clk_org" "vdd!" 64.77
cap "vdd!" "clock_in" 64.77
cap "clk_org" "gnd!" 54.984
cap "vdd!" "c4" 476.074
cap "clock_car0" "prop1_car0" 1030.95
cap "c1" "pdr1" 68.73
cap "vdd!" "pdr3" 64.77
cap "c1" "vdd!" 476.074
cap "pdr3" "c3" 68.73
cap "clock_in" "vdd!" 64.77
cap "pdr1" "vdd!" 616.681
cap "pdr2" "c2" 68.73
cap "gnd!" "pdr1" 54.984
cap "pdr2" "vdd!" 616.681
cap "c2" "gnd!" 206.19
cap "pdr2" "pdr3" 1030.95
cap "vdd!" "pdr4" 616.681
cap "vdd!" "c2" 476.074
cap "gnd!" "pdr4" 54.984
cap "clock_car0" "pdr1" 1030.95
cap "clock_car0" "pdr3" 1030.95
cap "clock_in" "vdd!" 64.77
cap "c1" "gnd!" 206.19
fet nfet 294 -794 295 -793 40 44 "Gnd!" "pdr4" 4 0 "gnd!" 20 0 "c4" 20 0
fet nfet 256 -794 257 -793 40 44 "Gnd!" "pdr3" 4 0 "gnd!" 20 0 "c3" 20 0
fet nfet 212 -794 213 -793 40 44 "Gnd!" "pdr2" 4 0 "gnd!" 20 0 "c2" 20 0
fet nfet 174 -794 175 -793 40 44 "Gnd!" "pdr1" 4 0 "gnd!" 20 0 "c1" 20 0
fet pfet 294 -756 295 -755 80 84 "vdd!" "pdr4" 4 0 "vdd!" 40 0 "c4" 40 0
fet pfet 256 -756 257 -755 80 84 "vdd!" "pdr3" 4 0 "vdd!" 40 0 "c3" 40 0
fet pfet 212 -756 213 -755 80 84 "vdd!" "pdr2" 4 0 "vdd!" 40 0 "c2" 40 0
fet pfet 174 -756 175 -755 80 84 "vdd!" "pdr1" 4 0 "vdd!" 40 0 "c1" 40 0
fet nfet 5 -774 6 -773 200 204 "Gnd!" "gen_4" 4 0 "pdr4" 100 0 "clock_car0" 100 0
fet nfet -34 -775 -33 -774 200 204 "Gnd!" "gen_3" 4 0 "pdr3" 100 0 "clock_car0" 100 0
fet nfet -68 -776 -67 -775 200 204 "Gnd!" "prop_4" 4 0 "pdr4" 100 0 "pdr3" 100 0
fet nfet -104 -776 -103 -775 200 204 "Gnd!" "gen_2" 4 0 "pdr2" 100 0 "clock_car0" 100 0
fet nfet -140 -776 -139 -775 200 204 "Gnd!" "prop_3" 4 0 "pdr3" 100 0 "pdr2" 100 0
fet nfet -177 -777 -176 -776 200 204 "Gnd!" "gen_1" 4 0 "pdr1" 100 0 "clock_car0" 100 0
fet nfet -214 -778 -213 -777 200 204 "Gnd!" "prop_2" 4 0 "pdr2" 100 0 "pdr1" 100 0
fet nfet -249 -777 -248 -776 200 204 "Gnd!" "clock_in" 4 0 "clock_car0" 100 0 "gnd!" 100 0
fet nfet -284 -778 -283 -777 200 204 "Gnd!" "carry_0" 4 0 "prop1_car0" 100 0 "clock_car0" 100 0
fet nfet -318 -778 -317 -777 200 204 "Gnd!" "prop_1" 4 0 "pdr1" 100 0 "prop1_car0" 100 0
fet nfet 96 -633 97 -632 40 44 "Gnd!" "clk_org" 4 0 "gnd!" 20 0 "clock_in" 20 0
fet pfet 96 -595 97 -594 80 84 "vdd!" "clk_org" 4 0 "vdd!" 40 0 "clock_in" 40 0
fet pfet -105 -617 -104 -616 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr4" 50 0
fet pfet -152 -617 -151 -616 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr3" 50 0
fet pfet -202 -617 -201 -616 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr2" 50 0
fet pfet -252 -618 -251 -617 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr1" 50 0
subcap "clock_in" -54.8
subcap "carry_0" -48.99
subcap "prop_1" -48.99
subcap "prop_3" -54.8
subcap "gen_1" -48.99
subcap "prop_2" -43.18
subcap "gen_3" -54.8
subcap "prop_4" -48.99
subcap "gen_2" -48.99
subcap "gen_4" -48.99
subcap "gnd!" -30.672
subcap "pdr1" -198.685
subcap "pdr1" -33.6285
subcap "vdd!" -320.648
subcap "vdd!" -7.2756
subcap "clock_in" -13.27
subcap "clock_in" -19.08
subcap "clock_in" -19.08
subcap "clock_in" -19.08
subcap "clock_in" -9.0624
subcap "clk_org" -19.08
