

================================================================
== Vitis HLS Report for 'receive4DDR'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.108 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      313|      313|  0.695 us|  0.695 us|  313|  313|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |      312|      312|        39|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_temp = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 9 'alloca' 'data_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_temp_1 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 10 'alloca' 'data_temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_temp_5_loc = alloca i64 1"   --->   Operation 11 'alloca' 'data_temp_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 0"   --->   Operation 16 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_1"   --->   Operation 17 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 0, i128 %data_temp_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 18 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 0"   --->   Operation 19 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp"   --->   Operation 20 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln31 = store i128 0, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 21 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln32 = muxlogic i4 0"   --->   Operation 22 'muxlogic' 'muxLogicData_to_store_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln32 = muxlogic i4 %i"   --->   Operation 23 'muxlogic' 'muxLogicAddr_to_store_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.39ns)   --->   "%store_ln32 = store i4 0, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 24 'store' 'store_ln32' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_39_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 25 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_7 = muxlogic i4 %i"   --->   Operation 26 'muxlogic' 'MuxLogicAddr_to_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_7 = load i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 27 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.53ns)   --->   "%i_8 = add i4 %i_7, i4 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 28 'add' 'i_8' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.53ns)   --->   "%icmp_ln32 = icmp_eq  i4 %i_7, i4 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 29 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_39_2.split, void %for.end67" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 30 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp"   --->   Operation 31 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_temp_load = load i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 32 'load' 'data_temp_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 33 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:33]   --->   Operation 34 'read' 'empty' <Predicate = (!icmp_ln32)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i161 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:33]   --->   Operation 35 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_temp_2 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %data_temp_load, i96 %tmp, i32 0, i32 95" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 37 'partset' 'data_temp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln32 = muxlogic i4 %i_8"   --->   Operation 38 'muxlogic' 'muxLogicData_to_store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln32 = muxlogic i4 %i"   --->   Operation 39 'muxlogic' 'muxLogicAddr_to_store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln32 = store i4 %i_8, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 40 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.39>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:57]   --->   Operation 41 'ret' 'ret_ln57' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_1_load = muxlogic i128 %data_temp_1"   --->   Operation 42 'muxlogic' 'MuxLogicAddr_to_data_temp_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_temp_1_load = load i128 %data_temp_1"   --->   Operation 43 'load' 'data_temp_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_83 = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (1.00ns)   --->   "%call_ln37 = call void @receive4DDR_Pipeline_VITIS_LOOP_39_2, i128 %data_temp_1_load, i128 %data_temp_2, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_5_loc, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 45 'call' 'call_ln37' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 46 [1/2] (1.10ns)   --->   "%call_ln37 = call void @receive4DDR_Pipeline_VITIS_LOOP_39_2, i128 %data_temp_1_load, i128 %data_temp_2, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_5_loc, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 46 'call' 'call_ln37' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_84 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty_85 = muxlogic"   --->   Operation 48 'muxlogic' 'muxLogicCE_to_empty_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.00ns)   --->   "%empty_85 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:49]   --->   Operation 49 'read' 'empty_85' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_4 = extractvalue i161 %empty_85" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:49]   --->   Operation 50 'extractvalue' 'tmp_data_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i128 %tmp_data_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:50]   --->   Operation 51 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sigma = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %tmp_data_4, i32 32, i32 63" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:53]   --->   Operation 52 'partselect' 'sigma' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.96>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_5_loc_load = muxlogic i128 %data_temp_5_loc"   --->   Operation 53 'muxlogic' 'MuxLogicAddr_to_data_temp_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%data_temp_5_loc_load = load i128 %data_temp_5_loc"   --->   Operation 54 'load' 'data_temp_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%data_temp_6 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %data_temp_5_loc_load, i32 %trunc_ln50, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:50]   --->   Operation 55 'partset' 'data_temp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln51 = muxlogic i128 %data_temp_6"   --->   Operation 56 'muxlogic' 'muxLogicData_to_write_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.96ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:51]   --->   Operation 57 'write' 'write_ln51' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_6"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_1"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_6, i128 %data_temp_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 60 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>

State 7 <SV = 6> <Delay = 0.96>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 62 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %sigma" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:53]   --->   Operation 63 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln54 = muxlogic i128 %zext_ln53"   --->   Operation 64 'muxlogic' 'muxLogicData_to_write_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.96ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %zext_ln53" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:54]   --->   Operation 65 'write' 'write_ln54' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_39_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 66 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 0.535ns
The critical path consists of the following:
	'alloca' operation 128 bit ('data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31) [8]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicAddr_to_store_ln31') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln31', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31) of constant 0 on local variable 'data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31 [16]  (0.535 ns)

 <State 2>: 1.530ns
The critical path consists of the following:
	'muxlogic' operation 4 bit ('MuxLogicAddr_to_i_7') [25]  (0.000 ns)
	'load' operation 4 bit ('i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32) on local variable 'i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln32', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32) [28]  (0.530 ns)
	axis read operation ('empty', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:33) on port 'norm_rx0_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:33) [38]  (1.000 ns)

 <State 3>: 1.000ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('MuxLogicAddr_to_data_temp_1_load') [33]  (0.000 ns)
	'load' operation 128 bit ('data_temp_1_load') on local variable 'data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31 [34]  (0.000 ns)
	'call' operation 0 bit ('call_ln37', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37) to 'receive4DDR_Pipeline_VITIS_LOOP_39_2' [43]  (1.000 ns)

 <State 4>: 1.108ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37) to 'receive4DDR_Pipeline_VITIS_LOOP_39_2' [43]  (1.108 ns)

 <State 5>: 1.000ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicCE_to_empty_85') [47]  (0.000 ns)
	axis read operation ('empty_85', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:49) on port 'norm_rx0_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:49) [48]  (1.000 ns)

 <State 6>: 0.964ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('MuxLogicAddr_to_data_temp_5_loc_load') [44]  (0.000 ns)
	'load' operation 128 bit ('data_temp_5_loc_load') on local variable 'data_temp_5_loc' [45]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln51') [52]  (0.000 ns)
	fifo write operation ('write_ln51', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:51) on port 'receive_fifo_0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:51) [53]  (0.964 ns)

 <State 7>: 0.964ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln54') [56]  (0.000 ns)
	fifo write operation ('write_ln54', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:54) on port 'receive_fifo_0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:54) [57]  (0.964 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
