vsim -c -do "run -all; quit" testbench
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" testbench 
# Start time: 14:20:43 on Apr 07,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.stimulus_gen
# Loading work.reference_module
# Loading work.top_module
# run -all
# ** Note: $finish    : testbench.v(75)
#    Time: 2156 ps  Iteration: 0  Instance: /testbench/stim1
# Hint: Output 'out_and' has no mismatches.
# Hint: Output 'out_or' has no mismatches.
# Hint: Output 'out_xor' has no mismatches.
# Your Design Passed
# Simulation finished at 2156 ps
# Mismatches: 0 in 431 samples
# End time: 14:20:44 on Apr 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
