INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/SMART_Traffic_Light_Controller_2/SMART_Traffic_Light_Controller_2.srcs/sources_1/new/Traffic_System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/SMART_Traffic_Light_Controller_2/SMART_Traffic_Light_Controller_2.srcs/sources_1/new/traffic_system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_system_tb
