

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Nov  4 18:08:08 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  281324586|  281349066|  2.813 sec|  2.813 sec|  281324586|  281349066|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c2_fu_343           |load_input_buffer_c2           |    49163|    49163|  0.492 ms|  0.492 ms|   49163|   49163|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371  |conv2_Pipeline_LOAD_WEIGHTS_L  |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_380     |conv2_Pipeline_OUT_ROW_COL     |   391693|   391693|  3.917 ms|  3.917 ms|  391693|  391693|       no|
        |grp_conv2_Pipeline_RELU_fu_416            |conv2_Pipeline_RELU            |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_4_fu_433               |conv2_Pipeline_4               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU4_fu_451           |conv2_Pipeline_RELU4           |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_6_fu_468               |conv2_Pipeline_6               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_486              |conv2_Pipeline_BW              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW5_fu_502             |conv2_Pipeline_BW5             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW6_fu_517             |conv2_Pipeline_BW6             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  281324585|  281349065|  3309701 ~ 3309989|          -|          -|    85|        no|
        | + TILE_OUT  |    3260528|    3260816|    407566 ~ 407602|          -|          -|     8|        no|
        |  ++ EXPORT  |      12500|      12536|        3125 ~ 3134|          -|          -|     4|        no|
        |   +++ BH    |       3114|       3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    617|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    6414|  10422|    -|
|Memory           |       91|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2130|    -|
|Register         |        -|    -|     646|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       91|   10|    7060|  13169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|    2|       5|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_conv2_Pipeline_4_fu_433               |conv2_Pipeline_4               |        0|   0|    71|   211|    0|
    |grp_conv2_Pipeline_6_fu_468               |conv2_Pipeline_6               |        0|   0|    71|   211|    0|
    |grp_conv2_Pipeline_BW_fu_486              |conv2_Pipeline_BW              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW5_fu_502             |conv2_Pipeline_BW5             |        0|   0|    45|   156|    0|
    |grp_conv2_Pipeline_BW6_fu_517             |conv2_Pipeline_BW6             |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371  |conv2_Pipeline_LOAD_WEIGHTS_L  |        0|   0|    43|   160|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_380     |conv2_Pipeline_OUT_ROW_COL     |        0|   8|  2067|  3402|    0|
    |grp_conv2_Pipeline_RELU_fu_416            |conv2_Pipeline_RELU            |        0|   0|   157|   395|    0|
    |grp_conv2_Pipeline_RELU4_fu_451           |conv2_Pipeline_RELU4           |        0|   0|   157|   395|    0|
    |grp_load_input_buffer_c2_fu_343           |load_input_buffer_c2           |        0|   1|  3731|  5114|    0|
    |mul_5ns_19ns_23_1_1_U527                  |mul_5ns_19ns_23_1_1            |        0|   1|     0|     6|    0|
    |mul_7s_7ns_10_1_1_U528                    |mul_7s_7ns_10_1_1              |        0|   0|     0|    30|    0|
    |mul_7s_7ns_10_1_1_U529                    |mul_7s_7ns_10_1_1              |        0|   0|     0|    30|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|  10|  6414| 10422|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                         Memory                                        |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U             |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U    |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |weight_buffer_U                                                                        |conv2_weight_buffer_RAM_AUTO_1R1W                                                 |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                  |                                                                                  |       91|  0|   0|    0| 68596|  352|    16|      1150592|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_602_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln107_fu_897_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln110_1_fu_745_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln110_2_fu_784_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln110_3_fu_809_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln110_4_fu_848_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln110_fu_668_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_721_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln113_fu_857_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln30_fu_582_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln34_1_fu_576_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_935_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln60_1_fu_917_p2    |         +|   0|  0|  17|          10|           8|
    |add_ln60_fu_929_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln65_1_fu_947_p2    |         +|   0|  0|  17|          10|           7|
    |add_ln65_fu_941_p2      |         +|   0|  0|  16|           9|           6|
    |empty_266_fu_612_p2     |         +|   0|  0|  12|           5|           5|
    |empty_267_fu_633_p2     |         +|   0|  0|  71|          64|          64|
    |sub_ln110_1_fu_838_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln110_fu_774_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln113_fu_689_p2     |         -|   0|  0|  13|           6|           6|
    |ap_block_state33        |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_fu_596_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln107_1_fu_862_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln107_fu_711_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln30_fu_561_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln34_fu_570_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln60_fu_923_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln110_fu_799_p2      |        or|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 617|         421|         391|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                             Name                                             | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                     |  219|         48|    1|         48|
    |bh_reg_308                                                                                    |    9|          2|    3|          6|
    |bout_reg_296                                                                                  |    9|          2|    3|          6|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1                            |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0             |   49|          9|   10|         90|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0                  |   49|          9|    1|          9|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1                  |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0                   |   37|          7|   32|        224|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0                  |   37|          7|    1|          7|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1                  |    9|          2|    1|          2|
    |gmem_blk_n_AR                                                                                 |    9|          2|    1|          2|
    |gmem_blk_n_R                                                                                  |    9|          2|    1|          2|
    |h_fu_210                                                                                      |    9|          2|    8|         16|
    |i3_blk_n_AW                                                                                   |    9|          2|    1|          2|
    |i3_blk_n_B                                                                                    |    9|          2|    1|          2|
    |indvar_reg_273                                                                                |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                                              |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                                               |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                                               |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                                              |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                                              |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                                                 |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                                                |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                                               |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                                               |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                                                |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                                             |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                                               |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                                               |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                                              |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                                               |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                                                |   14|          3|   32|         96|
    |m_axi_i3_WID                                                                                  |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                                                |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                                                |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                                                |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                                               |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                                               |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                                              |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                                              |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                                                 |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                                                |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                                               |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                                               |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                                                |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                                             |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                                               |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                                               |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                                              |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                                               |    9|          2|    1|          2|
    |o_1_reg_320                                                                                   |    9|          2|    3|          6|
    |out_reg_284                                                                                   |    9|          2|    6|         12|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0    |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0         |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0         |    9|          2|    1|          2|
    |phi_mul844_reg_331                                                                            |    9|          2|   10|         20|
    |w2_blk_n_AR                                                                                   |    9|          2|    1|          2|
    |weight_buffer_address0                                                                        |   14|          3|    8|         24|
    |weight_buffer_ce0                                                                             |   14|          3|    1|          3|
    |weight_buffer_we0                                                                             |    9|          2|    4|          8|
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                         | 2130|        435|  722|       3270|
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln106_reg_1014                                     |   3|   0|    3|          0|
    |add_ln107_reg_1092                                     |   3|   0|    3|          0|
    |add_ln110_4_reg_1061                                   |  64|   0|   64|          0|
    |add_ln110_reg_1025                                     |  64|   0|   64|          0|
    |add_ln113_reg_1066                                     |   7|   0|    7|          0|
    |add_ln34_1_reg_1001                                    |   4|   0|    4|          0|
    |add_ln60_1_reg_1107                                    |  10|   0|   10|          0|
    |add_ln60_reg_1115                                      |   3|   0|    3|          0|
    |add_ln65_1_reg_1130                                    |  10|   0|   10|          0|
    |add_ln65_reg_1125                                      |   9|   0|    9|          0|
    |ap_CS_fsm                                              |  47|   0|   47|          0|
    |bh_reg_308                                             |   3|   0|    3|          0|
    |bout_reg_296                                           |   3|   0|    3|          0|
    |gmem_addr_reg_1019                                     |  64|   0|   64|          0|
    |grp_conv2_Pipeline_4_fu_433_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_6_fu_468_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW5_fu_502_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW6_fu_517_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_486_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_380_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU4_fu_451_ap_start_reg           |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_416_ap_start_reg            |   1|   0|    1|          0|
    |grp_load_input_buffer_c2_fu_343_ap_start_reg           |   1|   0|    1|          0|
    |h_fu_210                                               |   8|   0|    8|          0|
    |icmp_ln107_1_reg_1071                                  |   1|   0|    1|          0|
    |icmp_ln107_reg_1045                                    |   1|   0|    1|          0|
    |indvar_reg_273                                         |   4|   0|    4|          0|
    |mul_ln107_1_reg_1080                                   |  10|   0|   10|          0|
    |mul_ln107_reg_1049                                     |  10|   0|   10|          0|
    |o_1_reg_320                                            |   3|   0|    3|          0|
    |out_reg_284                                            |   6|   0|    6|          0|
    |phi_mul844_reg_331                                     |  10|   0|   10|          0|
    |sext_ln106_reg_1031                                    |   7|   0|    7|          0|
    |shl_ln3_reg_1037                                       |  10|   0|   30|         20|
    |trunc_ln102_reg_1006                                   |   5|   0|    5|          0|
    |trunc_ln120_1_reg_1086                                 |  62|   0|   62|          0|
    |trunc_ln2_reg_1055                                     |  62|   0|   62|          0|
    |trunc_ln60_reg_1102                                    |   9|   0|    9|          0|
    |trunc_ln_reg_976                                       |  62|   0|   62|          0|
    |w2_addr_reg_981                                        |  64|   0|   64|          0|
    |zext_ln103_reg_992                                     |   8|   0|    9|          1|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 646|   0|  667|         21|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA       |  out|   16|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA       |   in|   16|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM    |   in|   14|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER       |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA       |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM    |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER       |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights        |   in|   64|     ap_none|  conv2_weights|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   10|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|conv2_biases         |   in|   64|     ap_none|   conv2_biases|        scalar|
|m_axi_i3_AWVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA       |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM    |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER       |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

