-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_5_val : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_28_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_34_p4 : STD_LOGIC_VECTOR (6 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        trunc_ln_fu_34_p4 when (icmp_ln45_fu_28_p2(0) = '1') else 
        ap_const_lv7_0;
    icmp_ln45_fu_28_p2 <= "1" when (signed(data_5_val) > signed(ap_const_lv9_0)) else "0";
    trunc_ln_fu_34_p4 <= data_5_val(7 downto 1);
end behav;
