Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Super_PWM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Super_PWM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Super_PWM"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : Super_PWM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SPI_SerDes.v" in library work
Compiling verilog file "SPI_Slave.v" in library work
Module <SPI_SerDes> compiled
Compiling verilog file "ipcore_dir/blk_mem_gen_v4_3.v" in library work
Module <SPI_Slave> compiled
Compiling verilog file "Clock_Block.v" in library work
Module <blk_mem_gen_v4_3> compiled
Compiling verilog file "Super_PWM.v" in library work
Module <Clock_Block> compiled
Module <Super_PWM> compiled
No errors in compilation
Analysis of file <"Super_PWM.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Super_PWM> in library <work>.

Analyzing hierarchy for module <SPI_Slave> in library <work>.

Analyzing hierarchy for module <Clock_Block> in library <work>.

Analyzing hierarchy for module <SPI_SerDes> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Super_PWM>.
Module <Super_PWM> is correct for synthesis.
 
Analyzing module <SPI_Slave> in library <work>.
Module <SPI_Slave> is correct for synthesis.
 
Analyzing module <SPI_SerDes> in library <work>.
Module <SPI_SerDes> is correct for synthesis.
 
Analyzing module <Clock_Block> in library <work>.
Module <Clock_Block> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <Clock_Block>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <Clock_Block>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <Clock_Block>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <Clock_Block>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "CLKIN_PERIOD =  20.000000" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST1> in unit <Clock_Block>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "CLKFX_MULTIPLY =  32" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "CLKIN_PERIOD =  20.000000" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST2> in unit <Clock_Block>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST2> in unit <Clock_Block>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SPI_SerDes>.
    Related source file is "SPI_SerDes.v".
    Found finite state machine <FSM_0> for signal <InLatchCnt>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | EOB                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <MISO>.
    Found 3-bit up counter for signal <BitCnt>.
    Found 8-bit register for signal <DataReceived>.
    Found 1-bit register for signal <EOB>.
    Found 8-bit register for signal <InReg>.
    Found 8-bit register for signal <OutInt>.
    Found 1-bit register for signal <SCLKFallingEdge>.
    Found 1-bit register for signal <SCLKLast>.
    Found 1-bit register for signal <SCLKLast2>.
    Found 1-bit register for signal <SCLKRisingEdge>.
    Found 1-bit register for signal <StrobeInt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <SPI_SerDes> synthesized.


Synthesizing Unit <SPI_Slave>.
    Related source file is "SPI_Slave.v".
    Found 3-bit up counter for signal <ByteCnt>.
    Found 8-bit register for signal <OUT0Int>.
    Found 8-bit register for signal <OUT1Int>.
    Found 8-bit register for signal <OUT2Int>.
    Found 8-bit register for signal <OUT3Int>.
    Found 8-bit register for signal <OUT4Int>.
    Found 8-bit register for signal <OUT5Int>.
    Found 6-bit register for signal <OUTStrobeInt>.
    Summary:
	inferred   1 Counter(s).
	inferred  54 D-type flip-flop(s).
Unit <SPI_Slave> synthesized.


Synthesizing Unit <Clock_Block>.
    Related source file is "Clock_Block.v".
Unit <Clock_Block> synthesized.


Synthesizing Unit <Super_PWM>.
    Related source file is "Super_PWM.v".
WARNING:Xst:646 - Signal <RAMRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OutStrobe<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OutStrobe<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DFS_Clk_180> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64x32-bit single-port RAM <Mram_R> for signal <R>.
    Found 64x32-bit single-port RAM <Mram_F> for signal <F>.
    Found 64x32-bit single-port RAM <Mram_P> for signal <P>.
    Register <TP_clkb> equivalent to <TF_clkb> has been removed
    Register <TR_clkb> equivalent to <TF_clkb> has been removed
    Found 39-bit up counter for signal <Accumulator>.
    Found 32-bit comparator not equal for signal <Accumulator$cmp_ne0000> created at line 253.
    Found 32-bit comparator equal for signal <and0003$cmp_eq0000> created at line 269.
    Found 1-bit register for signal <Init>.
    Found 32-bit comparator equal for signal <Init$cmp_eq0000> created at line 253.
    Found 1-bit register for signal <LED_Green_Int>.
    Found 1-bit register for signal <LED_Red_Int>.
    Found 64-bit register for signal <Port_buf>.
    Found 32-bit comparator equal for signal <Port_buf_0$cmp_eq0000> created at line 290.
    Found 32-bit comparator equal for signal <Port_buf_0$cmp_eq0001> created at line 293.
    Found 32-bit comparator equal for signal <Port_buf_0$cmp_eq0002> created at line 282.
    Found 32-bit comparator not equal for signal <Port_buf_0$cmp_ne0001> created at line 285.
    Found 32-bit comparator not equal for signal <Port_buf_0$cmp_ne0002> created at line 282.
    Found 32-bit comparator not equal for signal <Port_buf_0$cmp_ne0003> created at line 293.
    Found 32-bit comparator not equal for signal <Port_buf_0$cmp_ne0004> created at line 290.
    Found 64-bit register for signal <Port_i>.
    Found 1-bit register for signal <RAMWrite>.
    Found 1-bit register for signal <Run>.
    Found 32-bit 4-to-1 multiplexer for signal <SPIIn>.
    Found 32-bit register for signal <Terminate>.
    Found 1-bit register for signal <TF_clkb>.
    Found 32-bit comparator not equal for signal <TF_clkb$cmp_ne0000> created at line 269.
    Found 1-bit register for signal <TF_WE>.
    Found 32-bit adder for signal <TFsum>.
    Found 1-bit register for signal <TP_WE>.
    Found 32-bit adder for signal <TPsum>.
    Found 1-bit register for signal <TR_WE>.
    Found 32-bit adder for signal <TRsum>.
    Summary:
	inferred   3 RAM(s).
	inferred   1 Counter(s).
	inferred 169 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <Super_PWM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 64x32-bit single-port RAM                             : 3
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Counters                                             : 3
 3-bit up counter                                      : 2
 39-bit up counter                                     : 1
# Registers                                            : 98
 1-bit register                                        : 87
 32-bit register                                       : 1
 6-bit register                                        : 1
 64-bit register                                       : 1
 8-bit register                                        : 8
# Comparators                                          : 11
 32-bit comparator equal                               : 5
 32-bit comparator not equal                           : 6
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SS1/SSD1/InLatchCnt/FSM> on signal <InLatchCnt[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Reading core <ipcore_dir/blk_mem_gen_v4_3.ngc>.
Loading core <blk_mem_gen_v4_3> for timing and area information for instance <TR_RAM>.
Loading core <blk_mem_gen_v4_3> for timing and area information for instance <TF_RAM>.
Loading core <blk_mem_gen_v4_3> for timing and area information for instance <TP_RAM>.
WARNING:Xst:2677 - Node <OUTStrobeInt_0> of sequential type is unconnected in block <SS1>.
WARNING:Xst:2677 - Node <OUTStrobeInt_2> of sequential type is unconnected in block <SS1>.
WARNING:Xst:2677 - Node <OUTStrobeInt_3> of sequential type is unconnected in block <SS1>.

Synthesizing (advanced) Unit <Super_PWM>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_R> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <DFS_Clk>       | rise     |
    |     weA            | connected to signal <Accumulator<0>_0> | high     |
    |     addrA          | connected to signal <Accumulator>   |          |
    |     diA            | connected to signal <TRsum>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_F> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <DFS_Clk>       | rise     |
    |     weA            | connected to signal <Accumulator<0>_1> | high     |
    |     addrA          | connected to signal <Accumulator>   |          |
    |     diA            | connected to signal <TFsum>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_P> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <DFS_Clk>       | rise     |
    |     weA            | connected to signal <Accumulator<0>_2> | high     |
    |     addrA          | connected to signal <Accumulator>   |          |
    |     diA            | connected to signal <TPsum>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Super_PWM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 3
 64x32-bit single-port distributed RAM                 : 3
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Counters                                             : 3
 3-bit up counter                                      : 2
 39-bit up counter                                     : 1
# Registers                                            : 253
 Flip-Flops                                            : 253
# Comparators                                          : 11
 32-bit comparator equal                               : 5
 32-bit comparator not equal                           : 6
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <SS1/OUTStrobeInt_3> of sequential type is unconnected in block <Super_PWM>.
WARNING:Xst:2677 - Node <SS1/OUTStrobeInt_2> of sequential type is unconnected in block <Super_PWM>.
WARNING:Xst:2677 - Node <SS1/OUTStrobeInt_0> of sequential type is unconnected in block <Super_PWM>.

Optimizing unit <Super_PWM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Super_PWM, actual ratio is 78.
FlipFlop Accumulator_1 has been replicated 1 time(s)
FlipFlop Accumulator_2 has been replicated 1 time(s)
FlipFlop Accumulator_3 has been replicated 1 time(s)
FlipFlop Accumulator_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 301
 Flip-Flops                                            : 301

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Super_PWM.ngr
Top Level Output File Name         : Super_PWM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 1054
#      GND                         : 4
#      INV                         : 7
#      LUT1                        : 38
#      LUT2                        : 110
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 228
#      LUT3_D                      : 2
#      LUT4                        : 249
#      LUT4_D                      : 11
#      LUT4_L                      : 5
#      MUXCY                       : 235
#      MUXF5                       : 24
#      VCC                         : 4
#      XORCY                       : 135
# FlipFlops/Latches                : 301
#      FD                          : 2
#      FDE                         : 171
#      FDE_1                       : 8
#      FDR                         : 5
#      FDRE                        : 113
#      FDSE                        : 2
# RAMS                             : 195
#      RAM32X1S                    : 192
#      RAMB16BWE                   : 3
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 66
#      OBUFT                       : 1
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      534  out of    704    75%  
 Number of Slice Flip Flops:            301  out of   1408    21%  
 Number of 4 input LUTs:               1036  out of   1408    73%  
    Number used as logic:               652
    Number used as RAMs:                384
 Number of IOs:                          71
 Number of bonded IOBs:                  71  out of    108    65%  
 Number of BRAMs:                         3  out of      3   100%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                        | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------+-------+
TR_clka(TR_clka1:O)                | NONE(*)(TR_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram/dpram.ram)| 1     |
TF_clkb                            | NONE(TR_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram/dpram.ram)   | 3     |
TF_clka(TF_clka1:O)                | NONE(*)(TF_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram/dpram.ram)| 1     |
TP_clka(TP_clka1:O)                | NONE(*)(TP_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram/dpram.ram)| 1     |
Clk                                | IBUFG+BUFG                                                                                   | 128   |
Clk                                | CB1/DCM_SP_INST1:CLKFX+CB1/DCM_SP_INST2:CLK2X                                                | 365   |
-----------------------------------+----------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.915ns (Maximum Frequency: 50.214MHz)
   Minimum input arrival time before clock: 4.951ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: 6.105ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 19.915ns (frequency: 50.214MHz)
  Total number of paths / destination ports: 582522 / 2042
-------------------------------------------------------------------------
Delay:               6.846ns (Levels of Logic = 18)
  Source:            Terminate_1 (FF)
  Destination:       Accumulator_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising 1.3X

  Data Path: Terminate_1 to Accumulator_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.479  Terminate_1 (Terminate_1)
     LUT4:I2->O            1   0.648   0.000  Mcompar_Accumulator_cmp_ne0000_lut<0> (Mcompar_Accumulator_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_Accumulator_cmp_ne0000_cy<0> (Mcompar_Accumulator_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<1> (Mcompar_Accumulator_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<2> (Mcompar_Accumulator_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<3> (Mcompar_Accumulator_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<4> (Mcompar_Accumulator_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<5> (Mcompar_Accumulator_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<6> (Mcompar_Accumulator_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<7> (Mcompar_Accumulator_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<8> (Mcompar_Accumulator_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<9> (Mcompar_Accumulator_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<10> (Mcompar_Accumulator_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<11> (Mcompar_Accumulator_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<12> (Mcompar_Accumulator_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<13> (Mcompar_Accumulator_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_Accumulator_cmp_ne0000_cy<14> (Mcompar_Accumulator_cmp_ne0000_cy<14>)
     MUXCY:CI->O           3   0.269   0.534  Mcompar_Accumulator_cmp_ne0000_cy<15> (Mcompar_Accumulator_cmp_ne0000_cy<15>)
     LUT4:I3->O           43   0.648   1.266  Accumulator_or00001 (Accumulator_or0000)
     FDRE:R                    0.869          Accumulator_0
    ----------------------------------------
    Total                      6.846ns (4.567ns logic, 2.279ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              4.951ns (Levels of Logic = 3)
  Source:            CS (PAD)
  Destination:       SS1/OUT4Int_7 (FF)
  Destination Clock: Clk rising

  Data Path: CS to SS1/OUT4Int_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.849   1.041  CS_IBUF (CS_IBUF)
     LUT2:I1->O            6   0.643   0.701  SS1/OUT0Int_not000151 (SS1/OUT0Int_not0001_bdd4)
     LUT4:I2->O            8   0.648   0.757  SS1/OUT4Int_not000111 (SS1/OUT4Int_not0001)
     FDE:CE                    0.312          SS1/OUT4Int_0
    ----------------------------------------
    Total                      4.951ns (2.452ns logic, 2.499ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 67 / 67
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            LED_Green_Int (FF)
  Destination:       LED_Green (PAD)
  Source Clock:      Clk rising

  Data Path: LED_Green_Int to LED_Green
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  LED_Green_Int (LED_Green_Int)
     OBUF:I->O                 4.520          LED_Green_OBUF (LED_Green)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.105ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       MISO (PAD)

  Data Path: CS to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.849   0.961  CS_IBUF (CS_IBUF)
     OBUFT:T->O                4.295          MISO_OBUFT (MISO)
    ----------------------------------------
    Total                      6.105ns (5.144ns logic, 0.961ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.54 secs
 
--> 

Total memory usage is 217360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    4 (   0 filtered)

