{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615307774817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615307774821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  9 11:36:14 2021 " "Processing started: Tue Mar  9 11:36:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615307774821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615307774821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ROBOCOL_FINAL -c ROBOCOL_FINAL " "Command: quartus_sta ROBOCOL_FINAL -c ROBOCOL_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615307774821 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615307774949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615307776551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615307776551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307776607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307776607 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ROBOCOL_FINAL.sdc " "Synopsys Design Constraints File file not found: 'ROBOCOL_FINAL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615307778526 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307778526 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615307778622 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Prescaller:Prescaller5ms\|salidaActual Prescaller:Prescaller5ms\|salidaActual " "create_clock -period 1.000 -name Prescaller:Prescaller5ms\|salidaActual Prescaller:Prescaller5ms\|salidaActual" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615307778622 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " "create_clock -period 1.000 -name ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615307778622 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " "create_clock -period 1.000 -name ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615307778622 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307778622 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615307778747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307779583 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615307779587 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615307779602 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615307783656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615307783656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -76.594 " "Worst-case setup slack is -76.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -76.594          -12551.618 Prescaller:Prescaller5ms\|salidaActual  " "  -76.594          -12551.618 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.801           -9189.522 FPGA_CLK1_50  " "   -5.801           -9189.522 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014             -41.837 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -2.014             -41.837 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.881              -6.866 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "   -1.881              -6.866 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307783657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307783657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.069 " "Worst-case hold slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 FPGA_CLK1_50  " "    0.069               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 Prescaller:Prescaller5ms\|salidaActual  " "    0.294               0.000 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "    0.632               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "    0.700               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307784311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307784313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307784315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -2045.786 FPGA_CLK1_50  " "   -2.225           -2045.786 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581            -406.858 Prescaller:Prescaller5ms\|salidaActual  " "   -0.581            -406.858 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.323 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -0.394             -22.323 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.370 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "   -0.394              -2.370 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307784319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307784319 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 149 synchronizer chains. " "Report Metastability: Found 149 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615307784898 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307784898 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615307784904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615307785005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615307803622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307805579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615307807722 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615307807722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -79.641 " "Worst-case setup slack is -79.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307807723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307807723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.641          -12987.067 Prescaller:Prescaller5ms\|salidaActual  " "  -79.641          -12987.067 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307807723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.512           -8699.850 FPGA_CLK1_50  " "   -5.512           -8699.850 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307807723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -40.396 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -1.982             -40.396 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307807723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832              -6.732 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "   -1.832              -6.732 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307807723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307807723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.246 " "Worst-case hold slack is -0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -1.963 FPGA_CLK1_50  " "   -0.246              -1.963 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Prescaller:Prescaller5ms\|salidaActual  " "    0.356               0.000 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "    0.633               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "    0.756               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307808528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307808531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307808533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -1885.216 FPGA_CLK1_50  " "   -2.225           -1885.216 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504            -397.441 Prescaller:Prescaller5ms\|salidaActual  " "   -0.504            -397.441 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.286 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -0.394             -22.286 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.200 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "   -0.394              -2.200 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307808542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307808542 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 149 synchronizer chains. " "Report Metastability: Found 149 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615307809395 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307809395 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615307809407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615307809847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615307833498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307835505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615307836160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615307836160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.373 " "Worst-case setup slack is -40.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.373           -6802.298 Prescaller:Prescaller5ms\|salidaActual  " "  -40.373           -6802.298 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.450           -4950.581 FPGA_CLK1_50  " "   -3.450           -4950.581 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187             -18.021 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -1.187             -18.021 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776              -2.683 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "   -0.776              -2.683 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307836161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.018 " "Worst-case hold slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.023 FPGA_CLK1_50  " "   -0.018              -0.023 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 Prescaller:Prescaller5ms\|salidaActual  " "    0.094               0.000 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "    0.221               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "    0.380               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307836766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307836767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307836768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -1411.127 FPGA_CLK1_50  " "   -1.702           -1411.127 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261             -49.754 Prescaller:Prescaller5ms\|salidaActual  " "   -0.261             -49.754 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -1.641 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -0.101              -1.641 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "    0.039               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307836772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307836772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 149 synchronizer chains. " "Report Metastability: Found 149 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615307837386 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307837386 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615307837390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307839121 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615307839765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615307839765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.483 " "Worst-case setup slack is -38.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307839766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307839766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.483           -6484.427 Prescaller:Prescaller5ms\|salidaActual  " "  -38.483           -6484.427 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307839766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979           -4150.454 FPGA_CLK1_50  " "   -2.979           -4150.454 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307839766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058             -14.689 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -1.058             -14.689 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307839766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666              -2.296 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "   -0.666              -2.296 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307839766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307839766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.285 " "Worst-case hold slack is -0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -3.475 FPGA_CLK1_50  " "   -0.285              -3.475 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 Prescaller:Prescaller5ms\|salidaActual  " "    0.131               0.000 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "    0.205               0.000 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "    0.354               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307840469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307840470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615307840471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -1681.708 FPGA_CLK1_50  " "   -1.702           -1681.708 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213             -33.271 Prescaller:Prescaller5ms\|salidaActual  " "   -0.213             -33.271 Prescaller:Prescaller5ms\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.715 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual  " "   -0.051              -0.715 ADC_interface:ADC_MODULE\|Prescaller:P1\|salidaActual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida  " "    0.037               0.000 ADC_interface:ADC_MODULE\|contador:contadorSubida\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615307840477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615307840477 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 149 synchronizer chains. " "Report Metastability: Found 149 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615307841211 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615307841211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615307843598 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615307843600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1355 " "Peak virtual memory: 1355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615307843794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  9 11:37:23 2021 " "Processing ended: Tue Mar  9 11:37:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615307843794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615307843794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615307843794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615307843794 ""}
