# [SCARV](https://github.com/scarv/scarv): SoC implementation 

<!--- -------------------------------------------------------------------- --->

*Acting as a component part of the wider
[SCARV](https://www.scarv.org)
project,
the
[RISC-V](https://riscv.org)
compatible SCARV micro-controller
(comprising a processor core and SoC)
is the eponymous, capstone output,
e.g., representing a demonstrator for the
[XCrypto](https://github.com/scarv/xcrypto)
ISE.
The main
[repository](https://github.com/scarv/scarv)
acts as a general container for associated resources;
this specific submodule houses
the 
SoC
implementation, i.e., infra-structure (such as memory and
peripherals) surrounding the associated processor core.*

<!--- -------------------------------------------------------------------- --->

## Acknowledgements

This work has been supported in part by EPSRC via grant 
[EP/R012288/1](https://gow.epsrc.ukri.org/NGBOViewGrant.aspx?GrantRef=EP/R012288/1),
under the [RISE](http://www.ukrise.org) programme.

<!--- -------------------------------------------------------------------- --->
