$ 1 0.000005 10.20027730826997 50 5 50 5e-11
x 541 72 862 75 4 24 Static\sRAM\swith\sLED\sProgram
L 736 576 816 576 0 0 false 5 0
L 640 576 560 576 0 1 false 5 0
413 640 576 640 384 0 4 8 0 179 182 188 184 184 188 182 179 177 240 -1 -2
x 1174 306 1417 309 4 20 0000:\sOUT\s0011:\s10110011
x 1174 332 1417 335 4 20 0001:\sOUT\s0110:\s10110110
x 1174 358 1416 361 4 20 0010:\sOUT\s1100:\s10111100
x 1172 409 1417 412 4 20 0100:\sOUT\s1000:\s10111000
x 1504 303 1746 306 4 20 0101:\sOUT\s1100:\s10111100
x 1503 327 1745 330 4 20 0110:\sOUT\s0110:\s10110110
x 1173 383 1422 386 4 20 0011:\sOUT\s1000:\s10111000\s
x 1503 353 1743 356 4 20 0111:\sOUT\s0011:\s10110011
x 1500 381 1746 384 4 20 1000:\sOUT\s0001:\s10110001
x 1500 411 1741 414 4 20 1001:\sJMP\s0000:\s11110000
207 640 736 560 736 4 A3
207 640 768 560 768 4 A2
207 640 800 560 800 4 A1
207 640 832 560 832 4 A0
207 736 608 816 608 4 D7
207 736 640 816 640 4 D6
207 736 672 816 672 4 D5
207 736 704 816 704 4 D4
207 736 736 816 736 4 D3
207 736 768 816 768 4 D2
207 736 800 816 800 4 D1
207 736 832 816 832 4 D0
x 1173 73 1343 76 4 24 Content\sof\sRAM
x 1176 118 1504 121 4 20 0:\s179\s182\s188\s184\s184\s188\s182\s179
x 1177 153 1271 156 4 20 8:\s177\s240
. SRAM\swith\sLED\sProgram 0 2 8 12 A0 6 6 2 A1 5 4 2 A2 4 2 2 A3 3 0 2 D0 14 7 3 D1 13 6 3 D2 12 5 3 D3 11 4 3 D4 10 3 3 D5 9 2 3 D6 8 1 3 D7 7 0 3 LogicInputElm\s1\rLogicInputElm\s2\rSRAMElm\s2\s1\s3\s4\s5\s6\s7\s8\s9\s10\s11\s12\s13\s14 0\\s0\\sfalse\\s5\\s0\s0\\s1\\sfalse\\s5\\s0\s0\\s4\\s8\\s0\\s179\\s182\\s188\\s184\\s184\\s188\\s182\\s179\\s177\\s240\\s-1\\s-2
410 640 160 688 192 1 SRAM\swith\sLED\sProgram 0\s0\sfalse\s5\s0 0\s1\sfalse\s5\s0 0\s4\s8\s0\s179\s182\s188\s184\s184\s188\s182\s179\s177\s240\s-1\s-2
b 464 480 936 915 0
x 1173 266 1265 269 4 24 Program
