mem_address_width := MEM_ADDRESS_WIDTH=10
DEFAULT_TEST := ../../tests/_build/rv32e/integ/primes
VERILATOR_FLAGS := +define+$(mem_address_width)
FPGA_YOSYS_OPTS := -D$(mem_address_width)
