<stg><name>Pool1_Cal</name>


<trans_list>

<trans id="125" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="10" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %in_d_0 = phi i3 [ 0, %0 ], [ %in_d, %POOL1_DEPTH_end ]

]]></Node>
<StgValue><ssdm name="in_d_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln103 = icmp eq i3 %in_d_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %in_d = add i3 %in_d_0, 1

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln103, label %5, label %POOL1_DEPTH_begin

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
POOL1_DEPTH_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
POOL1_DEPTH_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
POOL1_DEPTH_begin:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %in_d_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8">
<![CDATA[
POOL1_DEPTH_begin:3  %zext_ln1494 = zext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
POOL1_DEPTH_begin:4  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %in_d_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="5">
<![CDATA[
POOL1_DEPTH_begin:5  %zext_ln1494_15 = zext i5 %tmp_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1494_15"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
POOL1_DEPTH_begin:6  %sub_ln1494 = sub i9 %zext_ln1494, %zext_ln1494_15

]]></Node>
<StgValue><ssdm name="sub_ln1494"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="9">
<![CDATA[
POOL1_DEPTH_begin:7  %sext_ln1494 = sext i9 %sub_ln1494 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
POOL1_DEPTH_begin:8  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %in_d_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
POOL1_DEPTH_begin:9  %zext_ln203 = zext i7 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
POOL1_DEPTH_begin:10  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %in_d_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
POOL1_DEPTH_begin:11  %zext_ln203_5 = zext i4 %tmp_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
POOL1_DEPTH_begin:12  %sub_ln203 = sub i8 %zext_ln203, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="8">
<![CDATA[
POOL1_DEPTH_begin:13  %sext_ln203 = sext i8 %sub_ln203 to i9

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
POOL1_DEPTH_begin:14  br label %2

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %POOL1_DEPTH_begin ], [ %i, %POOL1_SIZE1_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln105 = icmp ult i5 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln105, label %POOL1_SIZE1_begin, label %POOL1_DEPTH_end

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
POOL1_SIZE1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
POOL1_SIZE1_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="5">
<![CDATA[
POOL1_SIZE1_begin:2  %zext_ln1494_16 = zext i5 %i_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_16"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
POOL1_SIZE1_begin:3  %add_ln1494 = add i10 %sext_ln1494, %zext_ln1494_16

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
POOL1_SIZE1_begin:4  %tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln1494, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="15">
<![CDATA[
POOL1_SIZE1_begin:5  %sext_ln1494_1 = sext i15 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
POOL1_SIZE1_begin:6  %tmp_14 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln1494, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
POOL1_SIZE1_begin:7  %sext_ln1494_2 = sext i12 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
POOL1_SIZE1_begin:8  %sub_ln1494_1 = sub i64 %sext_ln1494_1, %sext_ln1494_2

]]></Node>
<StgValue><ssdm name="sub_ln1494_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="64">
<![CDATA[
POOL1_SIZE1_begin:9  %trunc_ln109 = trunc i64 %sub_ln1494_1 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
POOL1_SIZE1_begin:10  %or_ln109 = or i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="5">
<![CDATA[
POOL1_SIZE1_begin:11  %zext_ln1494_17 = zext i5 %or_ln109 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_17"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
POOL1_SIZE1_begin:12  %add_ln1494_9 = add i10 %sext_ln1494, %zext_ln1494_17

]]></Node>
<StgValue><ssdm name="add_ln1494_9"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
POOL1_SIZE1_begin:13  %tmp_15 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln1494_9, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="15">
<![CDATA[
POOL1_SIZE1_begin:14  %sext_ln1494_3 = sext i15 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
POOL1_SIZE1_begin:15  %tmp_16 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln1494_9, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
POOL1_SIZE1_begin:16  %sext_ln1494_4 = sext i12 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
POOL1_SIZE1_begin:17  %sub_ln1494_2 = sub i64 %sext_ln1494_3, %sext_ln1494_4

]]></Node>
<StgValue><ssdm name="sub_ln1494_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="64">
<![CDATA[
POOL1_SIZE1_begin:18  %trunc_ln110 = trunc i64 %sub_ln1494_2 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
POOL1_SIZE1_begin:19  %tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="4">
<![CDATA[
POOL1_SIZE1_begin:20  %zext_ln203_6 = zext i4 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
POOL1_SIZE1_begin:21  %add_ln203 = add i9 %sext_ln203, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9">
<![CDATA[
POOL1_SIZE1_begin:22  %trunc_ln203 = trunc i9 %add_ln203 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
POOL1_SIZE1_begin:23  %p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln203, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
POOL1_SIZE1_begin:24  %tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln203, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="10">
<![CDATA[
POOL1_SIZE1_begin:25  %sext_ln203_1 = sext i10 %tmp_18 to i12

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
POOL1_SIZE1_begin:26  %sub_ln203_1 = sub i12 %p_shl4_cast, %sext_ln203_1

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
POOL1_SIZE1_begin:27  br label %3

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
POOL1_DEPTH_end:0  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
POOL1_DEPTH_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i5 [ 0, %POOL1_SIZE1_begin ], [ %j, %4 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln107 = icmp ult i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln107, label %4, label %POOL1_SIZE1_end

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="5">
<![CDATA[
:1  %zext_ln1494_18 = zext i5 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1494_18"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln1494_10 = add i14 %trunc_ln109, %zext_ln1494_18

]]></Node>
<StgValue><ssdm name="add_ln1494_10"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln1494_19 = zext i14 %add_ln1494_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_19"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %layer2_V_addr = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %zext_ln1494_19

]]></Node>
<StgValue><ssdm name="layer2_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %add_ln1494_11 = add i14 %trunc_ln110, %zext_ln1494_18

]]></Node>
<StgValue><ssdm name="add_ln1494_11"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %or_ln108 = or i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="or_ln108"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="5">
<![CDATA[
:9  %zext_ln1494_21 = zext i5 %or_ln108 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1494_21"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10  %add_ln1494_12 = add i14 %trunc_ln109, %zext_ln1494_21

]]></Node>
<StgValue><ssdm name="add_ln1494_12"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="14">
<![CDATA[
:11  %zext_ln1494_22 = zext i14 %add_ln1494_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_22"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %layer2_V_addr_1 = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %zext_ln1494_22

]]></Node>
<StgValue><ssdm name="layer2_V_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:13  %add_ln1494_13 = add i14 %trunc_ln110, %zext_ln1494_21

]]></Node>
<StgValue><ssdm name="add_ln1494_13"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="13">
<![CDATA[
:16  %layer2_V_load = load i12* %layer2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layer2_V_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="13">
<![CDATA[
:17  %layer2_V_load_1 = load i12* %layer2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="layer2_V_load_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
POOL1_SIZE1_end:0  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
POOL1_SIZE1_end:1  %i = add i5 %i_0, 2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
POOL1_SIZE1_end:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="14">
<![CDATA[
:6  %zext_ln1494_20 = zext i14 %add_ln1494_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_20"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %layer2_V_addr_3 = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %zext_ln1494_20

]]></Node>
<StgValue><ssdm name="layer2_V_addr_3"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="14">
<![CDATA[
:14  %zext_ln1494_23 = zext i14 %add_ln1494_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_23"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %layer2_V_addr_4 = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %zext_ln1494_23

]]></Node>
<StgValue><ssdm name="layer2_V_addr_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="13">
<![CDATA[
:16  %layer2_V_load = load i12* %layer2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layer2_V_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="13">
<![CDATA[
:17  %layer2_V_load_1 = load i12* %layer2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="layer2_V_load_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %icmp_ln1494 = icmp sgt i12 %layer2_V_load, %layer2_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:19  %select_ln108 = select i1 %icmp_ln1494, i5 %j_0, i5 %or_ln108

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
:20  %zext_ln108 = zext i5 %select_ln108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %add_ln203_6 = add i64 %sub_ln1494_1, %zext_ln108

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="13">
<![CDATA[
:24  %layer2_V_load_3 = load i12* %layer2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_V_load_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="13">
<![CDATA[
:25  %layer2_V_load_4 = load i12* %layer2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="layer2_V_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="13">
<![CDATA[
:24  %layer2_V_load_3 = load i12* %layer2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_V_load_3"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="13">
<![CDATA[
:25  %layer2_V_load_4 = load i12* %layer2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="layer2_V_load_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26  %icmp_ln1494_3 = icmp sgt i12 %layer2_V_load_3, %layer2_V_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:27  %select_ln109 = select i1 %icmp_ln1494_3, i5 %j_0, i5 %or_ln108

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="5">
<![CDATA[
:28  %zext_ln109 = zext i5 %select_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %add_ln203_7 = add i64 %sub_ln1494_2, %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %j_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="4">
<![CDATA[
:33  %zext_ln203_7 = zext i4 %tmp_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:34  %add_ln203_8 = add i12 %sub_ln203_1, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:42  %j = add i5 %j_0, 2

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %layer2_V_addr_2 = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %add_ln203_6

]]></Node>
<StgValue><ssdm name="layer2_V_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="13">
<![CDATA[
:23  %max1_V = load i12* %layer2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max1_V"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %layer2_V_addr_5 = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %add_ln203_7

]]></Node>
<StgValue><ssdm name="layer2_V_addr_5"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="13">
<![CDATA[
:31  %max2_V = load i12* %layer2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="max2_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="13">
<![CDATA[
:23  %max1_V = load i12* %layer2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max1_V"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="13">
<![CDATA[
:31  %max2_V = load i12* %layer2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="max2_V"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:37  %icmp_ln1494_4 = icmp sgt i12 %max1_V, %max2_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %select_ln203 = select i1 %icmp_ln1494_4, i64 %add_ln203_6, i64 %add_ln203_7

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %layer2_V_addr_6 = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %select_ln203

]]></Node>
<StgValue><ssdm name="layer2_V_addr_6"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="13">
<![CDATA[
:40  %layer2_V_load_6 = load i12* %layer2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="layer2_V_load_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="12">
<![CDATA[
:35  %zext_ln203_8 = zext i12 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %layer3_V_addr = getelementptr [1176 x i12]* @layer3_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="layer3_V_addr"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="13">
<![CDATA[
:40  %layer2_V_load_6 = load i12* %layer2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="layer2_V_load_6"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
:41  store i12 %layer2_V_load_6, i12* %layer3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %3

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
