{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572410004622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572410004627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:33:24 2019 " "Processing started: Wed Oct 30 13:33:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572410004627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572410004627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rx_ten_eight -c rx_ten_eight " "Command: quartus_sta rx_ten_eight -c rx_ten_eight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572410004627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572410004744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572410005503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572410005503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410005545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410005545 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572410005989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rx_ten_eight.sdc " "Synopsys Design Constraints File file not found: 'rx_ten_eight.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572410006020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410006020 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572410006021 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baud\[0\] baud\[0\] " "create_clock -period 1.000 -name baud\[0\] baud\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572410006021 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572410006021 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PipeReg:bit_cnt\|Q\[0\] PipeReg:bit_cnt\|Q\[0\] " "create_clock -period 1.000 -name PipeReg:bit_cnt\|Q\[0\] PipeReg:bit_cnt\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572410006021 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572410006021 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572410006022 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572410006023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572410006024 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572410006024 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572410006030 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572410006066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572410006066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.424 " "Worst-case setup slack is -15.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.424            -153.509 PipeReg:bit_cnt\|Q\[0\]  " "  -15.424            -153.509 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.827            -105.062 clk  " "   -7.827            -105.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.198             -20.357 rst  " "   -5.198             -20.357 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.621             -13.734 baud\[0\]  " "   -4.621             -13.734 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410006068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.115 " "Worst-case hold slack is -6.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.115             -24.112 baud\[0\]  " "   -6.115             -24.112 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.045             -61.964 rst  " "   -6.045             -61.964 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723             -30.343 PipeReg:bit_cnt\|Q\[0\]  " "   -3.723             -30.343 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237              -6.355 clk  " "   -2.237              -6.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410006078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410006082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410006087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.982 " "Worst-case minimum pulse width slack is -2.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982            -109.444 PipeReg:bit_cnt\|Q\[0\]  " "   -2.982            -109.444 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929             -14.562 baud\[0\]  " "   -0.929             -14.562 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912             -27.080 rst  " "   -0.912             -27.080 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.556 clk  " "   -0.394             -12.556 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410006089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410006089 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572410006104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572410006132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572410006934 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410006980 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572410006980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572410006980 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572410006998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572410006998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.068 " "Worst-case setup slack is -15.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.068            -150.251 PipeReg:bit_cnt\|Q\[0\]  " "  -15.068            -150.251 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.365            -102.482 clk  " "   -7.365            -102.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.346             -21.823 rst  " "   -5.346             -21.823 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.750             -14.374 baud\[0\]  " "   -4.750             -14.374 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410007000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.923 " "Worst-case hold slack is -5.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.923             -23.394 baud\[0\]  " "   -5.923             -23.394 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.711             -59.059 rst  " "   -5.711             -59.059 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.745             -30.445 PipeReg:bit_cnt\|Q\[0\]  " "   -3.745             -30.445 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319              -6.771 clk  " "   -2.319              -6.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410007008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410007013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410007017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.934 " "Worst-case minimum pulse width slack is -2.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.934            -108.633 PipeReg:bit_cnt\|Q\[0\]  " "   -2.934            -108.633 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953             -26.256 rst  " "   -0.953             -26.256 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821             -13.216 baud\[0\]  " "   -0.821             -13.216 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.608 clk  " "   -0.394             -13.608 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410007020 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572410007033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572410007171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572410007852 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410007895 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572410007895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572410007896 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572410007903 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572410007903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.242 " "Worst-case setup slack is -9.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.242             -79.832 PipeReg:bit_cnt\|Q\[0\]  " "   -9.242             -79.832 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.354             -56.649 clk  " "   -5.354             -56.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566              -7.068 rst  " "   -2.566              -7.068 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308              -6.036 baud\[0\]  " "   -2.308              -6.036 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410007905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.879 " "Worst-case hold slack is -3.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.879             -15.314 baud\[0\]  " "   -3.879             -15.314 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.392             -34.672 rst  " "   -3.392             -34.672 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070             -16.885 PipeReg:bit_cnt\|Q\[0\]  " "   -2.070             -16.885 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291              -3.703 clk  " "   -1.291              -3.703 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410007912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410007916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410007921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.605 " "Worst-case minimum pulse width slack is -1.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.605             -43.218 PipeReg:bit_cnt\|Q\[0\]  " "   -1.605             -43.218 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795             -15.279 baud\[0\]  " "   -0.795             -15.279 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583             -15.769 rst  " "   -0.583             -15.769 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -1.862 clk  " "   -0.078              -1.862 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410007923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410007923 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572410007938 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572410008078 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572410008078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572410008079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572410008090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572410008090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.318 " "Worst-case setup slack is -8.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.318             -73.625 PipeReg:bit_cnt\|Q\[0\]  " "   -8.318             -73.625 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.705             -50.278 clk  " "   -4.705             -50.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281              -6.293 rst  " "   -2.281              -6.293 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.077              -5.477 baud\[0\]  " "   -2.077              -5.477 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410008092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.635 " "Worst-case hold slack is -3.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635             -14.374 baud\[0\]  " "   -3.635             -14.374 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178             -32.990 rst  " "   -3.178             -32.990 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866             -15.390 PipeReg:bit_cnt\|Q\[0\]  " "   -1.866             -15.390 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -3.799 clk  " "   -1.310              -3.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410008099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410008103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572410008107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.382 " "Worst-case minimum pulse width slack is -1.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382             -35.425 PipeReg:bit_cnt\|Q\[0\]  " "   -1.382             -35.425 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.691             -13.392 baud\[0\]  " "   -0.691             -13.392 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564             -14.936 rst  " "   -0.564             -14.936 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.899 clk  " "   -0.081              -1.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572410008109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572410008109 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572410009461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572410009462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572410009585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:33:29 2019 " "Processing ended: Wed Oct 30 13:33:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572410009585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572410009585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572410009585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572410009585 ""}
