#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 17 00:12:41 2018
# Process ID: 17712
# Current directory: D:/AlienWare/Course/ECE532/s/MBS_V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19676 D:\AlienWare\Course\ECE532\s\MBS_V1\MicroBlazeServer.xpr
# Log file: D:/AlienWare/Course/ECE532/s/MBS_V1/vivado.log
# Journal file: D:/AlienWare/Course/ECE532/s/MBS_V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.xpr
INFO: [Project 1-313] Project file moved from 'D:/AlienWare/Course/ECE532/MileStone5/MileStone5/MBS_V1' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/AlienWare/Course/Sources/control_v1'; using path 'D:/AlienWare/Course/ECE532/Sources/control_v1' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/AlienWare/Course/ECE532/IP_for_Testing'; using path 'D:/AlienWare/Course/ECE532/MileStone5/IP_for_Testing' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/AlienWare/Course/Sources/UDP_V2'; using path 'D:/AlienWare/Course/ECE532/Sources/UDP_V2' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/Sources/control_v1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/MileStone5/IP_for_Testing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/Sources/UDP_V2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/s/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_1' generated file not found 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/015bea9d316e1fe9.xci.baiduyun.uploading.cfg'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 980.957 ; gain = 253.602
update_compile_order -fileset sources_1
open_bd_design {D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:user:control:1 - control_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding cell -- xilinx.com:user:counter:1.0 - counter_0
Adding cell -- xilinx.com:user:clock_gen:2 - clock_gen_0
Adding cell -- xilinx.com:user:UDP:2 - UDP_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /counter_0/clk_in_sys(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /clock_gen_0/clk_in_sys(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /UDP_1/clk100MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /dist_mem_gen_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /UDP_1/clk_125MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out4(clk) and /clock_gen_0/clk_out_500MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_p(clk) and /clock_gen_0/clk_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_gen_0/clear_large(undef) and /c_counter_binary_1/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_gen_0/clear_small(undef) and /c_counter_binary_0/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reswww(rst) and /clock_gen_0/reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out5(clk) and /UDP_1/clk_10MHz(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1072.117 ; gain = 84.340
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/AlienWare/Course/ECE532/s/IPs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/s/IPs'.
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_nets clock_gen_0_led] [get_bd_nets clock_gen_0_clk_p] [get_bd_nets clock_gen_0_clk_d] [get_bd_nets clock_gen_0_dd1] [get_bd_nets clock_gen_0_sample_tr] [get_bd_nets clock_gen_0_vadj] [get_bd_nets c_counter_binary_1_Q] [get_bd_nets clock_gen_0_dd0] [get_bd_nets clock_gen_0_sample] [get_bd_nets voladj_1] [get_bd_nets clock_gen_0_clk_dac_p] [get_bd_nets clock_gen_0_dd3] [get_bd_nets clock_gen_0_sample_c] [get_bd_nets clock_gen_0_clear_large] [get_bd_nets c_counter_binary_0_Q] [get_bd_nets clock_gen_0_clk_short] [get_bd_nets clock_gen_0_clk_dac] [get_bd_nets clock_gen_0_clk_dac_d] [get_bd_nets clock_gen_0_dd2] [get_bd_nets clock_gen_0_clear_small] [get_bd_cells clock_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clk:5 clk_0
endgroup
connect_bd_net [get_bd_pins clk_0/counter_small_period] [get_bd_pins c_counter_binary_1/Q]
connect_bd_net [get_bd_pins clk_0/counter_large_period] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins clk_0/clear_small_counter] [get_bd_pins c_counter_binary_1/SCLR]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clear_small_counter(undef) and /c_counter_binary_1/SCLR(rst)
connect_bd_net [get_bd_pins clk_0/clear_large_counter] [get_bd_pins c_counter_binary_0/SCLR]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clear_large_counter(undef) and /c_counter_binary_0/SCLR(rst)
connect_bd_net [get_bd_ports GPIO_0_tri_o] [get_bd_pins clk_0/led]
connect_bd_net [get_bd_ports clk_out_10MHz_0] [get_bd_pins clk_0/clk_out_UDP]
connect_bd_net [get_bd_ports clk_p] [get_bd_pins clk_0/clk_p]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_p(clk) and /clk_0/clk_p(undef)
connect_bd_net [get_bd_ports clk_short] [get_bd_pins clk_0/clk_short]
connect_bd_net [get_bd_ports clk_d] [get_bd_pins clk_0/clk_d]
connect_bd_net [get_bd_ports clk_dac] [get_bd_pins clk_0/clk_dac]
connect_bd_net [get_bd_ports clk_dac_p] [get_bd_pins clk_0/clk_dac_p]
connect_bd_net [get_bd_ports clk_dac_d] [get_bd_pins clk_0/clk_dac_d]
connect_bd_net [get_bd_ports dd2] [get_bd_pins clk_0/dd2]
connect_bd_net [get_bd_ports dd3] [get_bd_pins clk_0/dd3]
connect_bd_net [get_bd_ports dd1] [get_bd_pins clk_0/dd1]
connect_bd_net [get_bd_ports dd0] [get_bd_pins clk_0/dd0]
connect_bd_net [get_bd_ports in_sample] [get_bd_pins clk_0/sample]
connect_bd_net [get_bd_ports sample_tr] [get_bd_pins clk_0/sample_tr]
connect_bd_net [get_bd_ports sample_c] [get_bd_pins clk_0/sample_c]
connect_bd_net [get_bd_ports vadj] [get_bd_pins clk_0/vol_adj_out]
startgroup
set_property -dict [list CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {20.000} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT4_DIVIDE {50} CONFIG.MMCM_CLKOUT5_DIVIDE {100} CONFIG.CLKOUT5_JITTER {183.243} CONFIG.CLKOUT6_JITTER {209.588}] [get_bd_cells clk_wiz_1]
endgroup
connect_bd_net [get_bd_pins clk_0/clk_in_10MHz] [get_bd_pins clk_wiz_1/clk_out6]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clk_in_10MHz(undef) and /clk_wiz_1/clk_out6(clk)
connect_bd_net [get_bd_pins clk_0/clk_in_500MHz] [get_bd_pins clk_wiz_1/clk_out4]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out4(clk) and /clk_0/clk_in_500MHz(undef)
set_property location {2 677 -26} [get_bd_cells clk_0]
connect_bd_net [get_bd_ports voladj] [get_bd_pins clk_0/vol_adj_in]
set_property location {0.5 211 1132} [get_bd_cells clk_0]
connect_bd_net [get_bd_ports reswww] [get_bd_pins clk_0/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reswww(rst) and /clk_0/reset(undef)
set_property location {8 3092 263} [get_bd_cells clk_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins clk_0/S00_AXI]
</clk_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A10000 [ 64K ]>
save_bd_design
Wrote  : <D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
generate_target all [get_files  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
Wrote  : <D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block UDP_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_0 .
Exporting to file D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1746.980 ; gain = 279.688
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_1] }
catch { config_ip_cache -export [get_ips -all design_1_clk_0_0] }
export_ip_user_files -of_objects [get_files D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_clk_wiz_1_1_synth_1 design_1_clk_0_0_synth_1}
[Sat Mar 17 00:41:58 2018] Launched design_1_clk_wiz_1_1_synth_1, design_1_clk_0_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_1_1_synth_1: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/design_1_clk_wiz_1_1_synth_1/runme.log
design_1_clk_0_0_synth_1: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/design_1_clk_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.ip_user_files/sim_scripts -ip_user_files_dir D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.ip_user_files -ipstatic_source_dir D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/modelsim} {questa=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/questa} {riviera=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/riviera} {activehdl=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name clk_v5_project -directory D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.tmp/clk_v5_project d:/AlienWare/Course/ECE532/s/IPs/CLK_V5/ip_repo/clk_5/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/s/IPs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.313 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path d:/AlienWare/Course/ECE532/s/IPs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AlienWare/Course/ECE532/s/IPs'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:clk:5 [get_ips  design_1_clk_0_0] -log ip_upgrade.log
Upgrading 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_0_0 (clk_v5 5) from revision 3 to revision 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /reswww(rst) and /clk_0_upgraded_ipi/reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out6(clk) and /clk_0_upgraded_ipi/clk_in_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out4(clk) and /clk_0_upgraded_ipi/clk_in_500MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_p(clk) and /clk_0_upgraded_ipi/clk_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_1/SCLR(rst) and /clk_0_upgraded_ipi/clear_small_counter(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/SCLR(rst) and /clk_0_upgraded_ipi/clear_large_counter(undef)
Wrote  : <D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AlienWare/Course/ECE532/s/MBS_V1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_clk_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
Wrote  : <D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block UDP_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_0 .
Exporting to file D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1912.574 ; gain = 134.867
catch { config_ip_cache -export [get_ips -all design_1_clk_0_0] }
export_ip_user_files -of_objects [get_files D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_clk_0_0_synth_1
[Sat Mar 17 00:49:18 2018] Launched design_1_clk_0_0_synth_1...
Run output will be captured here: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/design_1_clk_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.ip_user_files/sim_scripts -ip_user_files_dir D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.ip_user_files -ipstatic_source_dir D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/modelsim} {questa=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/questa} {riviera=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/riviera} {activehdl=D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 17 00:49:54 2018] Launched design_1_clk_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_0_0_synth_1: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/design_1_clk_0_0_synth_1/runme.log
synth_1: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/runme.log
[Sat Mar 17 00:49:54 2018] Launched impl_1...
Run output will be captured here: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/runme.log
reset_run impl_1
set_property strategy Performance_NetDelay_high [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 17 00:53:32 2018] Launched impl_1...
Run output will be captured here: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/runme.log
regenerate_bd_layout
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1964 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper_board.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper_board.xdc]
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2938.008 ; gain = 619.926
INFO: [Timing 38-2] Deriving generated clocks [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper_early.xdc]
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper.xdc]
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper_late.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/.Xil/Vivado-17712-DESKTOP-6HDQGGD/dcp25/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3014.375 ; gain = 32.977
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3014.375 ; gain = 32.977
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 527 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 78 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 128 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 33 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 235 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 3112.059 ; gain = 1114.621
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3212.855 ; gain = 71.855
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A5A5ACB
set_property PROGRAM.FILE {D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3786.691 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
save_bd_design
Wrote  : <D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file copy -force D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.sysdef D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.sdk -hwspec D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.sdk -hwspec D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276A5A5ACB
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 01:37:32 2018...
