// Seed: 1747026901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1
);
  wire id_3;
  wire id_4;
  ;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd25,
    parameter id_4 = 32'd44
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire _id_1;
  logic [id_4 : id_1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
