

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Jun  7 15:13:51 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_5
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.00 ns | 1.199 ns |   0.12 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       51|      150| 61.149 ns | 0.180 us |   51|  150|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       44|      143|  4 ~ 13  |          -|          -|    11|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      26|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      4|     647|      73|    -|
|Memory           |        0|      -|      74|       8|    0|
|Multiplexer      |        -|      -|       -|     179|    -|
|Register         |        -|      -|     265|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     986|     286|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |fir_add_32ns_32nsdEe_U3  |fir_add_32ns_32nsdEe  |        0|      0|  153|  35|    0|
    |fir_mul_32s_10s_3cud_U2  |fir_mul_32s_10s_3cud  |        0|      2|  247|  19|    0|
    |fir_mul_32s_7ns_3bkb_U1  |fir_mul_32s_7ns_3bkb  |        0|      2|  247|  19|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      4|  647|  73|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  74|   8|    0|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_127_p2        |     +    |      0|  0|  15|           5|           2|
    |icmp_ln17_fu_157_p2  |   icmp   |      0|  0|  11|           5|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          10|           3|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_0_reg_92        |    9|          2|   32|         64|
    |ap_NS_fsm           |  101|         21|    1|         21|
    |grp_fu_127_p0       |   15|          3|    5|         15|
    |i_0_reg_105         |    9|          2|    5|         10|
    |p_pn_reg_117        |    9|          2|   32|         64|
    |shift_reg_address0  |   21|          4|    4|         16|
    |shift_reg_d0        |   15|          3|   32|         96|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  179|         37|  111|        286|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |acc_0_reg_92            |  32|   0|   32|          0|
    |ap_CS_fsm               |  20|   0|   20|          0|
    |c1_load_reg_230         |  10|   0|   10|          0|
    |i_0_reg_105             |   5|   0|    5|          0|
    |icmp_ln17_reg_205       |   1|   0|    1|          0|
    |mul_ln18_reg_192        |  32|   0|   32|          0|
    |mul_ln22_reg_240        |  32|   0|   32|          0|
    |p_pn_reg_117            |  32|   0|   32|          0|
    |reg_134                 |   5|   0|    5|          0|
    |sext_ln16_reg_197       |  32|   0|   32|          0|
    |shift_reg_load_reg_224  |  32|   0|   32|          0|
    |zext_ln21_1_reg_214     |  32|   0|   64|         32|
    +------------------------+----+----+-----+-----------+
    |Total                   | 265|   0|  297|         32|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_5.cpp:8]   --->   Operation 21 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [7/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 22 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 23 [6/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 23 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 24 [5/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 24 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 25 [4/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 25 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.19>
ST_5 : Operation 26 [3/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 26 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 27 [2/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 27 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 31 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_5.cpp:16]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.75>

State 8 <SV = 7> <Delay = 0.87>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %0 ], [ %acc, %5 ]"   --->   Operation 33 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 10, %0 ], [ %i, %5 ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %i_0 to i32" [fir11_sec2_5.cpp:16]   --->   Operation 35 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_0, i32 4)" [fir11_sec2_5.cpp:16]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [fir11_sec2_5.cpp:16]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [fir11_sec2_5.cpp:16]   --->   Operation 39 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i5 %i_0, 0" [fir11_sec2_5.cpp:17]   --->   Operation 40 'icmp' 'icmp_ln17' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %4" [fir11_sec2_5.cpp:17]   --->   Operation 41 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.87ns)   --->   "%add_ln21 = add i5 %i_0, -1" [fir11_sec2_5.cpp:21]   --->   Operation 42 'add' 'add_ln21' <Predicate = (!tmp & !icmp_ln17)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_5.cpp:19]   --->   Operation 43 'store' <Predicate = (!tmp & icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 44 [1/1] (0.75ns)   --->   "br label %5" [fir11_sec2_5.cpp:20]   --->   Operation 44 'br' <Predicate = (!tmp & icmp_ln17)> <Delay = 0.75>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir11_sec2_5.cpp:25]   --->   Operation 45 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_5.cpp:26]   --->   Operation 46 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.79>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %add_ln21 to i64" [fir11_sec2_5.cpp:21]   --->   Operation 47 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln21" [fir11_sec2_5.cpp:21]   --->   Operation 48 'getelementptr' 'shift_reg_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_5.cpp:21]   --->   Operation 49 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %sext_ln16 to i64" [fir11_sec2_5.cpp:21]   --->   Operation 50 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln21_1" [fir11_sec2_5.cpp:22]   --->   Operation 51 'getelementptr' 'c1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [2/2] (0.62ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_5.cpp:22]   --->   Operation 52 'load' 'c1_load' <Predicate = true> <Delay = 0.62> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 10 <SV = 9> <Delay = 0.79>
ST_10 : Operation 53 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_5.cpp:21]   --->   Operation 53 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 54 [1/2] (0.62ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_5.cpp:22]   --->   Operation 54 'load' 'c1_load' <Predicate = true> <Delay = 0.62> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 11 <SV = 10> <Delay = 1.19>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln21_1" [fir11_sec2_5.cpp:21]   --->   Operation 55 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir11_sec2_5.cpp:21]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i10 %c1_load to i32" [fir11_sec2_5.cpp:22]   --->   Operation 57 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [7/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 58 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.19>
ST_12 : Operation 59 [6/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 59 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.19>
ST_13 : Operation 60 [5/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 60 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.19>
ST_14 : Operation 61 [4/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 61 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.19>
ST_15 : Operation 62 [3/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 62 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.19>
ST_16 : Operation 63 [2/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 63 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.19>
ST_17 : Operation 64 [1/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 64 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.87>
ST_18 : Operation 65 [1/1] (0.75ns)   --->   "br label %5"   --->   Operation 65 'br' <Predicate = (!icmp_ln17)> <Delay = 0.75>
ST_18 : Operation 66 [1/1] (0.87ns)   --->   "%i = add i5 %i_0, -1" [fir11_sec2_5.cpp:16]   --->   Operation 66 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.01>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%p_pn = phi i32 [ %mul_ln18, %3 ], [ %mul_ln22, %4 ]" [fir11_sec2_5.cpp:18]   --->   Operation 67 'phi' 'p_pn' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 68 [2/2] (1.01ns)   --->   "%acc = add nsw i32 %p_pn, %acc_0" [fir11_sec2_5.cpp:18]   --->   Operation 68 'add' 'acc' <Predicate = true> <Delay = 1.01> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.01>
ST_20 : Operation 69 [1/2] (1.01ns)   --->   "%acc = add nsw i32 %p_pn, %acc_0" [fir11_sec2_5.cpp:18]   --->   Operation 69 'add' 'acc' <Predicate = true> <Delay = 1.01> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_5.cpp:16]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read            (read             ) [ 001111111111111111111]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000]
mul_ln18          (mul              ) [ 000000001111111111111]
br_ln16           (br               ) [ 000000011111111111111]
acc_0             (phi              ) [ 000000001111111111111]
i_0               (phi              ) [ 000000001111111111100]
sext_ln16         (sext             ) [ 000000000100000000000]
tmp               (bitselect        ) [ 000000001111111111111]
empty             (speclooptripcount) [ 000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000]
specloopname_ln16 (specloopname     ) [ 000000000000000000000]
icmp_ln17         (icmp             ) [ 000000001111111111111]
br_ln17           (br               ) [ 000000000000000000000]
add_ln21          (add              ) [ 000000000100000000000]
store_ln19        (store            ) [ 000000000000000000000]
br_ln20           (br               ) [ 000000001111111111111]
write_ln25        (write            ) [ 000000000000000000000]
ret_ln26          (ret              ) [ 000000000000000000000]
zext_ln21         (zext             ) [ 000000000000000000000]
shift_reg_addr    (getelementptr    ) [ 000000000010000000000]
zext_ln21_1       (zext             ) [ 000000000011000000000]
c1_addr           (getelementptr    ) [ 000000000010000000000]
shift_reg_load    (load             ) [ 000000000001111111000]
c1_load           (load             ) [ 000000000001000000000]
shift_reg_addr_1  (getelementptr    ) [ 000000000000000000000]
store_ln21        (store            ) [ 000000000000000000000]
sext_ln22         (sext             ) [ 000000000000111111000]
mul_ln22          (mul              ) [ 000000001000000000111]
br_ln0            (br               ) [ 000000001111111111111]
i                 (add              ) [ 000000011000000000011]
p_pn              (phi              ) [ 000000000000000000011]
acc               (add              ) [ 000000011111111111111]
br_ln16           (br               ) [ 000000011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="x_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln25_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/8 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="1"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln19/8 shift_reg_load/9 store_ln21/11 "/>
</bind>
</comp>

<comp id="63" class="1004" name="shift_reg_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/9 "/>
</bind>
</comp>

<comp id="71" class="1004" name="c1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_addr/9 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_load/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="shift_reg_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="2"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/11 "/>
</bind>
</comp>

<comp id="92" class="1005" name="acc_0_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="acc_0_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0/8 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="5" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="117" class="1005" name="p_pn_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_pn (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_pn_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="12"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="2"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_pn/19 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/8 i/18 "/>
</bind>
</comp>

<comp id="134" class="1005" name="reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 i "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sext_ln16_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln17_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln21_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln21_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln22_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/11 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="11"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/19 "/>
</bind>
</comp>

<comp id="186" class="1005" name="x_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="mul_ln18_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="12"/>
<pin id="194" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="197" class="1005" name="sext_ln16_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln17_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="10"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="209" class="1005" name="shift_reg_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="zext_ln21_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="2"/>
<pin id="216" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln21_1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c1_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c1_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="shift_reg_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="230" class="1005" name="c1_load_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c1_load "/>
</bind>
</comp>

<comp id="235" class="1005" name="sext_ln22_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="240" class="1005" name="mul_ln22_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln22 "/>
</bind>
</comp>

<comp id="245" class="1005" name="acc_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="104"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="126"><net_src comp="120" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="131"><net_src comp="109" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="105" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="143"><net_src comp="44" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="109" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="109" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="109" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="134" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="120" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="92" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="44" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="195"><net_src comp="139" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="200"><net_src comp="145" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="208"><net_src comp="157" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="63" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="217"><net_src comp="168" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="222"><net_src comp="71" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="227"><net_src comp="57" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="233"><net_src comp="78" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="238"><net_src comp="172" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="243"><net_src comp="175" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="248"><net_src comp="180" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {8 }
	Port: shift_reg | {8 11 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {9 10 }
	Port: fir : c1 | {9 10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		sext_ln16 : 1
		tmp : 1
		br_ln16 : 2
		icmp_ln17 : 1
		br_ln17 : 2
		add_ln21 : 1
		write_ln25 : 1
	State 9
		shift_reg_addr : 1
		shift_reg_load : 2
		c1_addr : 1
		c1_load : 2
	State 10
	State 11
		store_ln21 : 1
		mul_ln22 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		acc : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_139       |    2    |   247   |    19   |
|          |       grp_fu_175       |    2    |   247   |    19   |
|----------|------------------------|---------|---------|---------|
|    add   |       grp_fu_127       |    0    |    0    |    15   |
|          |       grp_fu_180       |    0    |   153   |    35   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln17_fu_157    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_44   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln25_write_fu_50 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln16_fu_145    |    0    |    0    |    0    |
|          |    sext_ln22_fu_172    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_149       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln21_fu_163    |    0    |    0    |    0    |
|          |   zext_ln21_1_fu_168   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |   647   |    99   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c1   |    0   |   10   |    2   |    -   |
|shift_reg|    0   |   64   |    6   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   74   |    8   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_0_reg_92     |   32   |
|      acc_reg_245     |   32   |
|    c1_addr_reg_219   |    4   |
|    c1_load_reg_230   |   10   |
|      i_0_reg_105     |    5   |
|   icmp_ln17_reg_205  |    1   |
|   mul_ln18_reg_192   |   32   |
|   mul_ln22_reg_240   |   32   |
|     p_pn_reg_117     |   32   |
|        reg_134       |    5   |
|   sext_ln16_reg_197  |   32   |
|   sext_ln22_reg_235  |   32   |
|shift_reg_addr_reg_209|    4   |
|shift_reg_load_reg_224|   32   |
|    x_read_reg_186    |   32   |
|  zext_ln21_1_reg_214 |   64   |
+----------------------+--------+
|         Total        |   381  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   4  |  32  |   128  ||    21   |
| grp_access_fu_57 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   4  |    8   ||    9    |
|   acc_0_reg_92   |  p0  |   2  |  32  |   64   ||    9    |
|    i_0_reg_105   |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_127    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_139    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_175    |  p1  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   368  ||  6.8995 ||    84   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   647  |   99   |    -   |
|   Memory  |    0   |    -   |    -   |   74   |    8   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   84   |    -   |
|  Register |    -   |    -   |    -   |   381  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |    6   |  1102  |   191  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
