 
****************************************
Report : design
        -physical
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:45:50 2020
****************************************

****************************** P&R Summary ********************************
Date : Sun Dec 13 20:45:50 2020
Machine Host Name: mgt
Working Directory: /bks2/PB17061127/DA_VLSI_PD
Library Name:      picorv32_LIB
Cell Name:         chip_finish_icc.CEL;1
Design Statistics:
    Number of Module Cells:        9037
    Number of Pins:                53133
    Number of IO Pins:             409
    Number of Nets:                9506
    Average Pins Per Net (Signal): 3.36869

Chip Utilization:
    Total Std Cell Area:           31732.42
    Core Size:     width 212.80, height 212.34; area 45186.80
    Chip Size:     width 272.80, height 272.34; area 74295.44
    Std cells utilization:         70.22% 
    Cell/Core Ratio:               70.22%
    Cell/Chip Ratio:               42.71%
    Number of Cell Rows:            127

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	DFFX1_HVT	STD	1722
	AO22X1_HVT	STD	1430
	MUX21X1_HVT	STD	1252
	NAND2X0_HVT	STD	688
	INVX0_HVT	STD	349
	NOR4X1_HVT	STD	317
	AND2X1_HVT	STD	310
	NOR2X0_HVT	STD	289
	XOR2X1_HVT	STD	193
	OA22X1_HVT	STD	186
	NAND4X0_HVT	STD	140
	XNOR2X1_HVT	STD	136
	NBUFFX4_HVT	STD	136
	OR2X1_HVT	STD	134
	NAND3X0_HVT	STD	128
	AO222X1_HVT	STD	128
	NBUFFX8_HVT	STD	114
	NBUFFX2_HVT	STD	111
	DFFX2_HVT	STD	108
	OAI21X1_HVT	STD	99
	AND2X4_HVT	STD	96
	OA21X1_HVT	STD	90
	AOI22X1_HVT	STD	89
	AO21X1_HVT	STD	86
	AOI21X1_HVT	STD	81
	OR3X1_HVT	STD	62
	LATCHX1_HVT	STD	62
	INVX4_HVT	STD	46
	AND2X2_HVT	STD	38
	OR2X2_HVT	STD	31
	AND3X1_HVT	STD	28
	NBUFFX32_HVT	STD	26
	AND4X1_HVT	STD	22
	INVX2_HVT	STD	22
	HADDX1_HVT	STD	22
	FADDX1_HVT	STD	18
	INVX8_HVT	STD	17
	NBUFFX8_RVT	STD	15
	NBUFFX16_HVT	STD	15
	OR3X2_HVT	STD	14
	AO22X2_HVT	STD	11
	INVX32_LVT	STD	11
	AND3X4_HVT	STD	11
	NAND3X4_HVT	STD	10
	INVX16_HVT	STD	9
	MUX21X2_HVT	STD	8
	OA221X1_HVT	STD	8
	NBUFFX2_RVT	STD	8
	NOR2X4_HVT	STD	7
	OR2X4_HVT	STD	6
	NAND3X2_HVT	STD	6
	INVX32_RVT	STD	6
	LATCHX2_HVT	STD	6
	AO222X2_HVT	STD	5
	AND4X4_HVT	STD	5
	NAND2X2_HVT	STD	5
	NAND2X4_HVT	STD	5
	AND3X2_HVT	STD	4
	OAI22X1_HVT	STD	4
	XOR2X2_HVT	STD	4
	AO221X1_HVT	STD	4
	NBUFFX16_LVT	STD	4
	AND2X4_LVT	STD	4
	NOR3X0_HVT	STD	3
	NOR2X2_HVT	STD	3
	AND4X2_HVT	STD	3
	NBUFFX8_LVT	STD	3
	AO21X2_HVT	STD	2
	OR4X1_HVT	STD	2
	OA22X2_HVT	STD	2
	XNOR2X2_HVT	STD	2
	FADDX2_HVT	STD	2
	NOR3X2_HVT	STD	1
	AOI22X2_HVT	STD	1
	OAI21X2_HVT	STD	1
	NAND4X0_RVT	STD	1
	IBUFFX16_HVT	STD	1
	MUX21X1_RVT	STD	1
	INVX32_HVT	STD	1
	OAI22X2_HVT	STD	1
	OR3X4_HVT	STD	1
	IBUFFX2_HVT	STD	1
	NBUFFX32_LVT	STD	1
	OR2X2_RVT	STD	1
	AND3X2_RVT	STD	1
	NBUFFX4_LVT	STD	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
    layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
    layer M3, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
    layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
    layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
    layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
    layer M7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
    layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
    layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
    layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
     
    Average gCell capacity  6.37	 on layer (1)	 M1
    Average gCell capacity  10.19	 on layer (2)	 M2
    Average gCell capacity  10.20	 on layer (3)	 M3
    Average gCell capacity  10.20	 on layer (4)	 M4
    Average gCell capacity  10.17	 on layer (5)	 M5
    Average gCell capacity  10.20	 on layer (6)	 M6
    Average gCell capacity  10.20	 on layer (7)	 M7
    Average gCell capacity  10.20	 on layer (8)	 M8
    Average gCell capacity  0.95	 on layer (9)	 M9
    Average gCell capacity  0.00	 on layer (10)	 MRDL
     
    Initial. Both Dirs: Overflow =  1749 Max = 13 GRCs =  1191 (2.21%)
    Initial. H routing: Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.04%)
    Initial. V routing: Overflow =  1739 Max = 13 (GRCs =  2) GRCs =  1181 (4.39%)
     
    phase1. Both Dirs: Overflow =  1746 Max = 13 GRCs =  1190 (2.21%)
    phase1. H routing: Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.04%)
    phase1. V routing: Overflow =  1736 Max = 13 (GRCs =  2) GRCs =  1180 (4.39%)
     
    phase2. Both Dirs: Overflow =  1745 Max = 13 GRCs =  1188 (2.21%)
    phase2. H routing: Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.04%)
    phase2. V routing: Overflow =  1735 Max = 13 (GRCs =  2) GRCs =  1178 (4.38%)
     
    Total Wire Length = 10.31
    Layer M1 wire length = 0.00
    Layer M2 wire length = 8.24
    Layer M3 wire length = 1.93
    Layer M4 wire length = 0.00
    Layer M5 wire length = 0.13
    Layer M6 wire length = 0.00
    Layer M7 wire length = 0.00
    Layer M8 wire length = 0.00
    Layer M9 wire length = 0.00
    Layer MRDL wire length = 0.00
    Total Number of Contacts = 11
    Via VIA12SQ_C count = 4
    Via VIA23SQ count = 2
    Via VIA34SQ count = 2
    Via VIA45SQ_C count = 3
    Via VIA56SQ_C count = 0
    Via VIA67SQ count = 0
    Via VIA78SQ count = 0
    Via VIA89_C count = 0
    Via VIA9RDL count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  846

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 25 of 48

    Number of wires with overlap after iteration 1 = 17 of 38

    Total M1 wire length: 1.4
    Total M2 wire length: 10.2
    Total M3 wire length: 4.1
    Total M4 wire length: 0.1
    Total M5 wire length: 0.8
    Total M6 wire length: 0.0
    Total M7 wire length: 0.0
    Total M8 wire length: 0.0
    Total M9 wire length: 0.0
    Total MRDL wire length: 0.0
    Total wire length: 16.5

    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB):  846

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	199
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 6 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	Same net spacing : 1
    	Less than minimum area : 5
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:03:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:03:01 total = 0:03:02
    Total Proc Memory(MB):  821
     
    Cumulative run time upto current stage: Elapsed = 0:03:02 CPU = 0:03:02
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 9475
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  821
     
    Cumulative run time upto current stage: Elapsed = 0:03:02 CPU = 0:03:02
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	12
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin timing optimization in DR ...

     
    Finished timing optimization in DR ...

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 2 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	2
    	Less than minimum area : 2
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:00:11
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:11 total = 0:00:11
    Total Proc Memory(MB):  832
     
    Cumulative run time upto current stage: Elapsed = 0:03:13 CPU = 0:03:13
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 9506
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  832
     
    Cumulative run time upto current stage: Elapsed = 0:03:13 CPU = 0:03:13
    

    ---------- Chip finish: spread wires ----------

    SpreadWires finished with 31 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	31
    	Same net spacing : 16
    	Internal-only types : 15
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:00:15
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:14 total = 0:00:15
    Total Proc Memory(MB):  821
     
    Cumulative run time upto current stage: Elapsed = 0:03:28 CPU = 0:03:28
     
    Wire spreading finished with 0 open nets, of which 0 are frozen
    Wire spreading finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 9506
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:01
    Total Proc Memory(MB):  821
     
    Cumulative run time upto current stage: Elapsed = 0:03:28 CPU = 0:03:29
    

    ---------- Chip finish: widen wires ----------

    WidenWires finished with 68 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	68
    	Same net spacing : 58
    	Internal-only types : 10
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:00:27
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:27 total = 0:00:27
    Total Proc Memory(MB):  837
     
    Cumulative run time upto current stage: Elapsed = 0:03:55 CPU = 0:03:56
     
    Wire widening finished with 0 open nets, of which 0 are frozen
    Wire widening finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 9506
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB):  837
     
    Cumulative run time upto current stage: Elapsed = 0:03:56 CPU = 0:03:57
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Elapsed real time: 0:00:06
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:06 total = 0:00:06
    Total Proc Memory(MB):  846
     
    Cumulative run time upto current stage: Elapsed = 0:04:02 CPU = 0:04:03
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 9506
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  846
     
    Cumulative run time upto current stage: Elapsed = 0:04:02 CPU = 0:04:03
    

    ---------- Eco detail route ----------

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB):  846
     
    Cumulative run time upto current stage: Elapsed = 0:04:07 CPU = 0:04:08
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 9506
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  846
     
    Cumulative run time upto current stage: Elapsed = 0:04:07 CPU = 0:04:08
     
    Total Wire Length =                    270586 micron
    Total Number of Contacts =             116000
    Total Number of Wires =                163309
    Total Number of PtConns =              60944
    Total Number of Routable Wires =       163309
    Total Routable Wire Length =           265539 micron
    	Layer                 M1 :      13321 micron
    	Layer                 M2 :      53133 micron
    	Layer                 M3 :      24793 micron
    	Layer                 M4 :      36951 micron
    	Layer                 M5 :      95299 micron
    	Layer                 M6 :      35443 micron
    	Layer                 M7 :       7469 micron
    	Layer                 M8 :       4011 micron
    	Layer                 M9 :        166 micron
    	Layer               MRDL :          0 micron
    	Via     VIA89_C(rot)_1x2 :         10
    	Via       VIA89(rot)_1x2 :          3
    	Via       VIA78BAR1(rot) :          1
    	Via     VIA78SQ(rot)_1x2 :        146
    	Via     VIA78SQ(rot)_2x1 :          3
    	Via       VIA67BAR1(rot) :          1
    	Via     VIA67SQ(rot)_1x2 :        381
    	Via     VIA67SQ(rot)_2x1 :          6
    	Via            VIA56SQ_C :         58
    	Via          VIA56SQ_2x1 :       5518
    	Via     VIA56SQ(rot)_1x2 :         11
    	Via     VIA56SQ(rot)_2x1 :          3
    	Via        VIA56SQ_C_1x2 :        150
    	Via        VIA56SQ_C_2x1 :        105
    	Via       VIA45SQ_C(rot) :        171
    	Via         VIA45SQ(rot) :          1
    	Via     VIA45SQ(rot)_2x1 :       4394
    	Via          VIA45SQ_1x2 :          7
    	Via          VIA45SQ_2x1 :         47
    	Via     VIA45SQ(rot)_1x2 :      17489
    	Via   VIA45SQ_C(rot)_1x2 :        105
    	Via        VIA45SQ_C_2x1 :         20
    	Via   VIA45SQ_C(rot)_2x1 :        103
    	Via         VIA34SQ(rot) :         29
    	Via       VIA34BAR1(rot) :          1
    	Via     VIA34SQ(rot)_1x2 :      22638
    	Via          VIA34SQ_2x1 :          5
    	Via          VIA34SQ_1x2 :         20
    	Via     VIA34SQ(rot)_2x1 :        143
    	Via   VIA34SQ_C(rot)_1x2 :         10
    	Via        VIA34SQ_C_2x1 :          7
    	Via        VIA34SQ_C_1x2 :          5
    	Via   VIA34SQ_C(rot)_2x1 :          3
    	Via              VIA23SQ :          2
    	Via         VIA23SQ(rot) :         57
    	Via       VIA23BAR1(rot) :          1
    	Via     VIA23SQ(rot)_1x2 :      26983
    	Via          VIA23SQ_2x1 :          5
    	Via          VIA23SQ_1x2 :         93
    	Via     VIA23SQ(rot)_2x1 :        259
    	Via        VIA23SQ_C_1x2 :         79
    	Via   VIA23SQ_C(rot)_2x1 :         18
    	Via   VIA23SQ_C(rot)_1x2 :         36
    	Via        VIA23SQ_C_2x1 :         18
    	Via            VIA12SQ_C :       2352
    	Via       VIA12SQ_C(rot) :        485
    	Via          VIA12BAR1_C :          1
    	Via              VIA12SQ :          9
    	Via         VIA12SQ(rot) :         66
    	Via            VIA12BAR1 :          1
    	Via       VIA12BAR1(rot) :          2
    	Via        VIA12SQ_C_1x2 :      10913
    	Via   VIA12SQ_C(rot)_2x1 :        136
    	Via   VIA12SQ_C(rot)_1x2 :         80
    	Via        VIA12SQ_C_2x1 :       4230
    	Via          VIA12SQ_2x1 :       9533
    	Via     VIA12SQ(rot)_1x2 :       2130
    	Via     VIA12SQ(rot)_2x1 :       6742
    	Via          VIA12SQ_1x2 :        175
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 97.21% (112762 / 116000 vias)
     
        Layer VIA1       = 92.09% (33939  / 36855   vias)
            Weight 1     = 92.09% (33939   vias)
            Un-optimized =  7.91% (2916    vias)
        Layer VIA2       = 99.78% (27491  / 27551   vias)
            Weight 1     = 99.78% (27491   vias)
            Un-optimized =  0.22% (60      vias)
        Layer VIA3       = 99.87% (22831  / 22861   vias)
            Weight 1     = 99.87% (22831   vias)
            Un-optimized =  0.13% (30      vias)
        Layer VIA4       = 99.23% (22165  / 22337   vias)
            Weight 1     = 99.23% (22165   vias)
            Un-optimized =  0.77% (172     vias)
        Layer VIA5       = 99.01% (5787   / 5845    vias)
            Weight 1     = 99.01% (5787    vias)
            Un-optimized =  0.99% (58      vias)
        Layer VIA6       = 99.74% (387    / 388     vias)
            Weight 1     = 99.74% (387     vias)
            Un-optimized =  0.26% (1       vias)
        Layer VIA7       = 99.33% (149    / 150     vias)
            Weight 1     = 99.33% (149     vias)
            Un-optimized =  0.67% (1       vias)
        Layer VIA8       = 100.00% (13     / 13      vias)
            Weight 1     = 100.00% (13      vias)
            Un-optimized =  0.00% (0       vias)
     
      Total double via conversion rate    = 97.21% (112762 / 116000 vias)
     
        Layer VIA1       = 92.09% (33939  / 36855   vias)
        Layer VIA2       = 99.78% (27491  / 27551   vias)
        Layer VIA3       = 99.87% (22831  / 22861   vias)
        Layer VIA4       = 99.23% (22165  / 22337   vias)
        Layer VIA5       = 99.01% (5787   / 5845    vias)
        Layer VIA6       = 99.74% (387    / 388     vias)
        Layer VIA7       = 99.33% (149    / 150     vias)
        Layer VIA8       = 100.00% (13     / 13      vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:

Stripe Wiring Statistics:

User Wiring Statistics:

PG follow-pin Wiring Statistics:

Signal Wiring Statistics:
    metal1 Wire Length(count):              13407.59(19372)
    metal2 Wire Length(count):              53300.79(68720)
    metal3 Wire Length(count):              24977.92(42575)
    metal4 Wire Length(count):              36995.82(41656)
    metal5 Wire Length(count):              95317.24(47599)
    metal6 Wire Length(count):              35445.62(7391)
    metal7 Wire Length(count):               7474.71(600)
    metal8 Wire Length(count):               4012.73(222)
    metal9 Wire Length(count):                166.17(8)
  ==============================================
    Total Wire Length(count):              271098.59(228143)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1       VIA12SQ_C(1)              2837	        7.7
        via1     VIA12BAR1_C(2)                 1	    0.00271
        via1         VIA12SQ(5)                75	      0.204
        via1       VIA12BAR1(6)                 3	    0.00814
        via1_1x2     VIA12SQ(5)              6917	       18.8
        via1_2x1   VIA12SQ_C(1)              4310	       11.7
        via1_2x1     VIA12SQ(5)             11663	       31.6
        via1_1x2   VIA12SQ_C(1)             11049	         30
 Default via for layer via1:                   7.91%
 Yield-optmized via for layer via1:            92.1%

        via2         VIA23SQ(13)                59	      0.214
        via2       VIA23BAR1(14)                 1	    0.00363
        via2_2x1   VIA23SQ_C(9)                54	      0.196
        via2_1x2     VIA23SQ(13)               352	       1.28
        via2_1x2   VIA23SQ_C(9)                97	      0.352
        via2_2x1     VIA23SQ(13)             26988	         98
 Default via for layer via2:                   0.218%
 Yield-optmized via for layer via2:            99.8%

        via3         VIA34SQ(21)                29	      0.127
        via3       VIA34BAR1(22)                 1	    0.00437
        via3_1x2   VIA34SQ_C(17)                 8	      0.035
        via3_2x1   VIA34SQ_C(17)                17	     0.0744
        via3_1x2     VIA34SQ(21)               163	      0.713
        via3_2x1     VIA34SQ(21)             22643	         99
 Default via for layer via3:                   0.131%
 Yield-optmized via for layer via3:            99.9%

        via4       VIA45SQ_C(25)               171	      0.766
        via4         VIA45SQ(29)                 1	    0.00448
        via4_1x2   VIA45SQ_C(25)               103	      0.461
        via4_2x1   VIA45SQ_C(25)               125	       0.56
        via4_2x1     VIA45SQ(29)             17536	       78.5
        via4_1x2     VIA45SQ(29)              4401	       19.7
 Default via for layer via4:                   0.77%
 Yield-optmized via for layer via4:            99.2%

        via5       VIA56SQ_C(33)                58	      0.992
        via5_1x2     VIA56SQ(37)                 3	     0.0513
        via5_2x1   VIA56SQ_C(33)               105	        1.8
        via5_1x2   VIA56SQ_C(33)               150	       2.57
        via5_2x1     VIA56SQ(37)              5529	       94.6
 Default via for layer via5:                   0.992%
 Yield-optmized via for layer via5:            99%

        via6       VIA67BAR1(46)                 1	      0.258
        via6_1x2     VIA67SQ(45)                 6	       1.55
        via6_2x1     VIA67SQ(45)               381	       98.2
 Default via for layer via6:                   0.258%
 Yield-optmized via for layer via6:            99.7%

        via7       VIA78BAR1(54)                 1	      0.667
        via7_1x2     VIA78SQ(53)                 3	          2
        via7_2x1     VIA78SQ(53)               146	       97.3
 Default via for layer via7:                   0.667%
 Yield-optmized via for layer via7:            99.3%

        via8_2x1       VIA89(58)                 3	       23.1
        via8_2x1     VIA89_C(57)                10	       76.9
 Default via for layer via8:                   0%
 Yield-optmized via for layer via8:            100%


 Double Via rate for all layers:           97.2%
  ==============================================
    Total Number of Contacts:    116000

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         13021.55 (10.97%)           386.04 ( 0.25%)
    metal2          3592.35 ( 3.03%)         49708.43 (32.61%)
    metal3          6683.41 ( 5.63%)         18294.51 (12.00%)
    metal4           701.06 ( 0.59%)         36294.76 (23.81%)
    metal5         94279.40 (79.45%)          1037.84 ( 0.68%)
    metal6           166.97 ( 0.14%)         35278.65 (23.14%)
    metal7            49.83 ( 0.04%)          7424.87 ( 4.87%)
    metal8             6.35 ( 0.01%)          4006.38 ( 2.63%)
    metal9           164.30 ( 0.14%)             1.86 ( 0.00%)
  ==============================================================
    Total         118665.23                 152433.36
1
