Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09a677a8d126421a84a7fd615ea0aebc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tri_state_buffer_behav xil_defaultlib.tri_state_buffer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.tri_state_buffer
Built simulation snapshot tri_state_buffer_behav
