==28317== Cachegrind, a cache and branch-prediction profiler
==28317== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28317== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28317== Command: ./mser .
==28317== 
--28317-- warning: L3 cache found, using its data for the LL simulation.
--28317-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28317-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28317== 
==28317== Process terminating with default action of signal 15 (SIGTERM)
==28317==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28317==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28317== 
==28317== I   refs:      1,853,361,554
==28317== I1  misses:            1,206
==28317== LLi misses:            1,202
==28317== I1  miss rate:          0.00%
==28317== LLi miss rate:          0.00%
==28317== 
==28317== D   refs:        772,559,903  (523,066,570 rd   + 249,493,333 wr)
==28317== D1  misses:        1,670,512  (    507,749 rd   +   1,162,763 wr)
==28317== LLd misses:        1,614,601  (    458,481 rd   +   1,156,120 wr)
==28317== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28317== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28317== 
==28317== LL refs:           1,671,718  (    508,955 rd   +   1,162,763 wr)
==28317== LL misses:         1,615,803  (    459,683 rd   +   1,156,120 wr)
==28317== LL miss rate:            0.1% (        0.0%     +         0.5%  )
