HelpInfo,/home/ombhilare999/microchip/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/ombhilare999/microchip/SynplifyPro/bin/assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/56||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/58||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/60||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/62||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/64||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/66||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/68||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/70||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/72||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/74||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/76||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(78);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/78||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(80);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/80||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(82);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/82||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(84);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/84||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(86);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/86||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(88);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/88||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(90);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/90||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(92);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/92||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(94);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/94||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(96);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/96||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(98);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/98||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/100||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/102||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/104||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/106||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/108||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/110||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/112||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/114||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/116||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/118||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/120||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/122||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/124||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/126||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/128||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/130||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/132||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/134||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/136||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/138||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/140||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/142||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/144||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/146||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/148||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/150||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/152||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/154||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/156||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/158||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/160||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/162||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/164||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/166||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/168||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/170||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/172||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/174||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/176||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/178||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/180||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/182||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/184||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/186||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/188||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/190||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/192||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/194||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/196||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_TOP.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/202||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CL189||@N: Register bit r_Clock_Count[5] is always 0.||UART_TOP.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/244||UART_TX.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_TX.v'/linenumber/39
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of r_Clock_Count[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||UART_TOP.srr(245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/245||UART_TX.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_TX.v'/linenumber/39
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register r_SM_Main.||UART_TOP.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/246||UART_TX.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_TX.v'/linenumber/39
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register r_SM_Main.||UART_TOP.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/256||UART_RX.v(37);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_RX.v'/linenumber/37
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||UART_TOP.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/387||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||UART_TOP.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/388||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance o_TX_Done (in view: work.UART_TX_25s_0_1_2_3_4(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||UART_TOP.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/419||UART_TX.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_TX.v'/linenumber/39
Implementation;Synthesis||FP130||@N: Promoting Net i_Clk on CLKINT  I_1 ||UART_TOP.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/420||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=308 on top level netlist UART_TOP ||UART_TOP.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/421||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||UART_TOP.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/447||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP_cck.rpt" .||UART_TOP.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/470||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_TX_25s_0_1_2_3_4(verilog) instance r_Clock_Count[4:0] ||UART_TOP.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/550||UART_TX.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_TX.v'/linenumber/39
Implementation;Synthesis||MT615||@N: Found clock i_Clk with period 40.00ns ||UART_TOP.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/UART_TOP.srr'/linenumber/615||null;null
Implementation;Place and Route;RootName:UART_TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Warning(s) , 6 Info(s)||UART_TOP_layout_log.log;liberoaction://open_report/file/UART_TOP_layout_log.log||(null);(null)
