#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 25 14:24:59 2025
# Process ID: 12112
# Current directory: D:/FPGA/SDA/SDA/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/top/xsim_script.tcl}
# Log file: D:/FPGA/SDA/SDA/solution1/sim/verilog/xsim.log
# Journal file: D:/FPGA/SDA/SDA/solution1/sim/verilog\xsim.jou
# Running On: Ciallo, OS: Windows, CPU Frequency: 4100 MHz, CPU Physical cores: 16, Host memory: 33985 MB
#-----------------------------------------------------------
source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Time resolution is 1 ps
source top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
