# Sun Feb 27 17:28:26 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys Lattice Technology Mapper, Version map202103lat, Build 107R, Built Dec 22 2021 00:40:26, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

@W: BN132 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_push_pipe[1:0] because it is equivalent to instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_push_pipe[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_wr_mem_adr[8:0] because it is equivalent to instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)

@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Found counter in view:work.x_pcie_phy(verilog) instance count_ms[16:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1017:3:1017:8|Found counter in view:work.x_pcie_phy(verilog) instance rsl_rdy_cnt[9:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":913:0:913:5|Found counter in view:work.x_pcie_phy(verilog) instance detsm_cnt[7:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":556:0:556:5|Found counter in view:work.x_pcie_phy(verilog) instance ei_counter[6:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":551:3:551:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlol1_cnt[18:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":365:3:365:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk1\.plol_cnt[19:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":699:3:699:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.genblk3\.rxr_wt_cnt[11:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":599:3:599:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlols0_cnt[17:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":960:0:960:5|Found counter in view:work.x_pcie_pcssll_core_Z3_layer1(verilog) instance rhb_wait_cnt[7:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1132:0:1132:5|Found counter in view:work.x_pcie_pcssll_core_Z3_layer1(verilog) instance pcount[21:0] 
@N: MO231 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":921:0:921:5|Found counter in view:work.x_pcie_pcssll_core_Z3_layer1(verilog) instance rcount[15:0] 
@N: BN362 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1174:0:1174:5|Removing sequential instance sll_state[0] (in view: work.x_pcie_pcssll_core_Z3_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1174:0:1174:5|Boundary register sll_state[0] (in view: work.x_pcie_pcssll_core_Z3_layer1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd":82:6:82:7|Found counter in view:work.rx_rsl(rx_rsl_arc) instance cnt[31:0] 
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U5_FP.U1_CTL.s_rd_data_count[9:0]  
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U5_FP.U1_CTL.s_fc_data_count[9:0]  
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U5_FP.U1_CTL.s_rd_mem_adr[8:0] 
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U4_FNP.U1_CTL.s_rd_data_count[9:0]  
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U4_FNP.U1_CTL.s_fc_data_count[9:0]  
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U4_FNP.U1_CTL.s_rd_mem_adr[8:0] 
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":250:6:250:7|Removing sequential instance U4_PCIE_SVC.s_dl_up[2] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U4_PCIE_SVC.s_pci_cmd_reg[5] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U4_PCIE_SVC.s_pci_cmd_reg[4] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U4_PCIE_SVC.s_pci_cmd_reg[3] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_push_pipe[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[8] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[7] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[6] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[5] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[4] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[3] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[2] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[1] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[0] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_rd_mem_adr[8:0] 
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_rd_data_count[9:0]  
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_fc_data_count[9:0]  
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_wr_mem_adr[8:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Found counter in view:work.b4sq_pkt_rx_fifo_istage(rtl) instance s_pload_count[11:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Found counter in view:work.b4sq_pkt_rx_fifo_istage(rtl) instance s_hdr_count[3:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Found counter in view:work.b4sq_pkt_decode(rtl) instance s_tlp_length[10:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Found counter in view:work.b4sq_pkt_decode(rtl) instance s_wb_req_length[10:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Found counter in view:work.b4sq_pkt_decode(rtl) instance s_tlp_cc_pload[7:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Found counter in view:work.b4sq_tlp_arbiter(rtl) instance s_pload_count[10:0] 
@W: MO129 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-a_rtl.vhd":46:6:46:7|Sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U2_TXQ.U1_CTL.s_txq_wdat[1] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl) instance s_rd_mem_adr[5:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl) instance s_wr_mem_adr[5:0] 
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_rd_data_count[9:0]  
@N: MO230 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_fc_data_count[9:0]  
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_rd_mem_adr[8:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_wr_mem_adr[8:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_0(rtl) instance s_ram_addr_out[9:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_0(rtl) instance s_ram_addr[9:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_1(rtl) instance s_ram_addr_out[9:0] 
@N: MO231 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_1(rtl) instance s_ram_addr[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)

@W: BN132 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Removing instance U1_CORE.U5_MEM.U1_MCTL.s_wb_stb because it is equivalent to instance U1_CORE.U4_MEM.U1_MCTL.s_wb_stb. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 198MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U4_PCIE_SVC.s_pci_cmd_reg[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_adr[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_adr[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_adr[12] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit_in[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit_in[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_adr[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_adr[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_is_io_space (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_fc_gt1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_fc_gt1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_fc_data_count[9:0] (in view: work.versa_ecp5(rtl)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_fc_data_count[9:0] (in view: work.versa_ecp5(rtl)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_fc_gt0 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_rd_cnt_eq_1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_fc_gt0 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_rd_cnt_eq_1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_rd_cnt_ge_lat (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_rd_cnt_ge_lat (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":661:3:661:8|Removing sequential instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxdpr_appd (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 192MB peak: 203MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 203MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 203MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 203MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 203MB)

@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_1 (in view: work.versa_ecp5(rtl)).

Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 226MB peak: 226MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -0.70ns		1311 /      1556
   2		0h:00m:04s		    -0.70ns		1302 /      1556
   3		0h:00m:04s		    -0.51ns		1305 /      1556
   4		0h:00m:04s		    -0.70ns		1307 /      1556
   5		0h:00m:04s		    -0.70ns		1304 /      1556
   6		0h:00m:04s		    -0.51ns		1307 /      1556
   7		0h:00m:04s		    -0.70ns		1305 /      1556
@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_1 (in view: work.versa_ecp5(rtl)).
@N: FX271 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Replicating instance U1_CORE.U4_MEM.U1_MCTL.s_wb_ack (in view: work.versa_ecp5(rtl)) with 38 loads 2 times to improve timing.
@N: FX271 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Replicating instance U1_CORE.U5_MEM.U1_MCTL.s_wb_ack (in view: work.versa_ecp5(rtl)) with 38 loads 2 times to improve timing.
@N: FX271 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Replicating instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U1_ARB.s_txq_data[1] (in view: work.versa_ecp5(rtl)) with 76 loads 3 times to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   8		0h:00m:04s		    -0.70ns		1309 /      1563
   9		0h:00m:04s		    -0.73ns		1317 /      1563
  10		0h:00m:04s		    -0.54ns		1319 /      1563
  11		0h:00m:04s		    -0.52ns		1320 /      1563
  12		0h:00m:04s		    -0.51ns		1323 /      1563
  13		0h:00m:04s		    -0.51ns		1324 /      1563
  14		0h:00m:04s		    -0.51ns		1324 /      1563
  15		0h:00m:04s		    -0.51ns		1325 /      1563
  16		0h:00m:04s		    -0.51ns		1325 /      1563
@N: FX271 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Replicating instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[0] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N: FX271 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Replicating instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_short_last[0] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

  17		0h:00m:05s		    -0.44ns		1330 /      1565
  18		0h:00m:05s		    -0.44ns		1333 /      1565
  19		0h:00m:05s		    -0.44ns		1338 /      1565
  20		0h:00m:05s		    -0.44ns		1339 /      1565
  21		0h:00m:05s		    -0.44ns		1341 /      1565

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 227MB peak: 227MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 229MB peak: 229MB)


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 185MB peak: 229MB)

Writing Analyst data base C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 228MB peak: 229MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 234MB peak: 234MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 234MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 228MB peak: 235MB)

@W: MT246 :"c:\project\ecp5_wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":129:6:129:10|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":103:6:103:10|Blackbox pmi_distributed_dpram_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":152:3:152:8|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie.v":253:12:253:17|Blackbox x_pcie_core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":748:13:748:22|Blackbox PCSCLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v":92:9:92:17|Blackbox DCUA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":272:33:272:42|Blackbox pmi_fifo_dc_Z1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_cref\x_cref.v":14:12:14:23|Blackbox EXTREFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock x_pcie_phy|PCLK_by_2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.s_u1_clk_125.
@W: MT420 |Found inferred clock x_pcie_phy|PCLK_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.PCLK.
@W: MT420 |Found inferred clock x_cref|refclko_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_cref_inst.s_u1_refclk.
@W: MT420 |Found inferred clock x_pcie_pcs|tx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.tx_pclk.
@W: MT420 |Found inferred clock x_pcie_pcs|rx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_pclk.


##### START OF TIMING REPORT #####[
# Timing report written on Sun Feb 27 17:28:34 2022
#


Top view:               versa_ecp5
Requested Frequency:    280.0 MHz
Wire load mode:         top
Paths requested:        32
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -1.139

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
x_cref|refclko_inferred_clock           280.0 MHz     229.9 MHz     3.571         4.351         -0.779     inferred     Inferred_clkgroup_2
x_pcie_pcs|rx_pclk_inferred_clock       280.0 MHz     417.0 MHz     3.571         2.398         1.173      inferred     Inferred_clkgroup_4
x_pcie_pcs|tx_pclk_inferred_clock       280.0 MHz     258.3 MHz     3.571         3.872         -0.301     inferred     Inferred_clkgroup_3
x_pcie_phy|PCLK_by_2_inferred_clock     280.0 MHz     212.3 MHz     3.571         4.710         -1.139     inferred     Inferred_clkgroup_0
x_pcie_phy|PCLK_inferred_clock          280.0 MHz     260.0 MHz     3.571         3.846         -0.275     inferred     Inferred_clkgroup_1
System                                  280.0 MHz     313.2 MHz     3.571         3.193         0.378      system       system_clkgroup    
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  3.571       0.378   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_pcie_phy|PCLK_by_2_inferred_clock  |  3.571       1.301   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_pcie_phy|PCLK_inferred_clock       |  3.571       1.046   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_cref|refclko_inferred_clock        |  3.571       0.665   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_pcie_pcs|rx_pclk_inferred_clock    |  3.571       3.017   |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  System                               |  3.571       -0.065  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  x_pcie_phy|PCLK_by_2_inferred_clock  |  3.571       -1.139  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  x_pcie_phy|PCLK_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  x_pcie_pcs|rx_pclk_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       System                               |  3.571       2.708   |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       x_pcie_phy|PCLK_by_2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       x_pcie_phy|PCLK_inferred_clock       |  3.571       -0.275  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       x_pcie_pcs|rx_pclk_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        System                               |  3.571       2.616   |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_pcie_phy|PCLK_by_2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_pcie_phy|PCLK_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_cref|refclko_inferred_clock        |  3.571       -0.779  |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_pcie_pcs|tx_pclk_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|tx_pclk_inferred_clock    x_cref|refclko_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|tx_pclk_inferred_clock    x_pcie_pcs|tx_pclk_inferred_clock    |  3.571       -0.301  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|rx_pclk_inferred_clock    System                               |  3.571       2.650   |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|rx_pclk_inferred_clock    x_pcie_pcs|rx_pclk_inferred_clock    |  3.571       1.173   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port         Starting            User           Arrival     Required          
Name         Reference           Constraint     Time        Time         Slack
             Clock                                                            
------------------------------------------------------------------------------
HDIN_N0      System (rising)     NA             0.000       3.571        3.571
HDIN_P0      System (rising)     NA             0.000       3.571        3.571
PERST_N      System (rising)     NA             0.000       0.665        0.665
REFCLK_N     System (rising)     NA             0.000       3.571        3.571
REFCLK_P     System (rising)     NA             0.000       3.571        3.571
==============================================================================


Output Ports: 

Port            Starting                                         User           Arrival     Required           
Name            Reference                                        Constraint     Time        Time         Slack 
                Clock                                                                                          
---------------------------------------------------------------------------------------------------------------
CLK_RESET_N     NA                                               NA             NA          NA           NA    
DL_UP           System (rising)                                  NA             3.193       3.571        0.378 
HDOUT_N0        System (rising)                                  NA             0.000       3.571        3.571 
HDOUT_P0        System (rising)                                  NA             0.000       3.571        3.571 
LTSSM_S0        System (rising)                                  NA             3.193       3.571        0.378 
LTSSM_S1        System (rising)                                  NA             3.193       3.571        0.378 
LTSSM_S2        System (rising)                                  NA             3.193       3.571        0.378 
LTSSM_S3        System (rising)                                  NA             3.193       3.571        0.378 
TICK_CLK        x_pcie_phy|PCLK_by_2_inferred_clock (rising)     NA             3.636       3.571        -0.065
===============================================================================================================



====================================
Detailed Report for Clock: x_cref|refclko_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                    Starting                                                                  Arrival           
Instance                                                                                                            Reference                         Type        Pin     Net                 Time        Slack 
                                                                                                                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[0]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[1]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[2]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[3]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[4]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[5]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.rx_sm[1]         x_cref|refclko_inferred_clock     FD1S3DX     Q       rx_sm[1]            0.888       -0.492
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[0]           x_cref|refclko_inferred_clock     FD1P3DX     Q       cnt[0]              0.863       -0.478
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[1]           x_cref|refclko_inferred_clock     FD1P3DX     Q       cnt[1]              0.863       -0.478
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[14]          x_cref|refclko_inferred_clock     FD1P3DX     Q       cnt[14]             0.883       -0.478
================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                    Starting                                                                    Required           
Instance                                                                                                            Reference                         Type        Pin     Net                   Time         Slack 
                                                                                                                    Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[7]     3.360        -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[5]     3.360        -0.720
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[6]     3.360        -0.720
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[3]     3.360        -0.661
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[4]     3.360        -0.661
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[1]     3.360        -0.602
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[2]     3.360        -0.602
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[0]           x_cref|refclko_inferred_clock     FD1P3DX     SP      cnte                  3.388        -0.492
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[1]           x_cref|refclko_inferred_clock     FD1P3DX     SP      cnte                  3.388        -0.492
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[2]           x_cref|refclko_inferred_clock     FD1P3DX     SP      cnte                  3.388        -0.492
===================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[5]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[5]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_pcs|rx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                    Starting                                                                        Arrival          
Instance                                                                                                            Reference                             Type        Pin     Net                   Time        Slack
                                                                                                                    Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[5]     0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[6]     0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[7]     0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       write_data_d0[0]      0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg             x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxDataK_chx_reg       0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[0]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[1]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[2]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[3]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[4]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[4]     0.798       1.696
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                    Starting                                                                             Required          
Instance                                                                                                            Reference                             Type        Pin     Net                        Time         Slack
                                                                                                                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       in_det_BC_1C6              3.360        1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_skip_removed      x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8              3.360        2.179
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable         x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8_i            3.360        2.179
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx               x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       ctc_reset_chx_2            3.360        2.219
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx[0]        x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       rxvalid_delay_chx_2[0]     3.360        2.219
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[0]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[1]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[2]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[3]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[4]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[4]          3.360        2.562
===========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[6]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[7]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[0]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg             FD1S3DX      Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[4]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[4]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[1]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[2]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[3]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[4]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[4]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[5]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[6]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[7]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[8]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_skip_removed / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                                                                       Net          -        -       -         -           3         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     Z        Out     0.343     1.181 r     -         
write_enable8                                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_skip_removed     FD1S3DX      D        In      0.000     1.181 r     -         
=================================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                                                                       Net          -        -       -         -           3         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     A        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     Z        Out     0.343     1.181 f     -         
write_enable8_i                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable        FD1S3DX      D        In      0.000     1.181 f     -         
=================================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx     FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                                                                             Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2       ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2       ORCALUT4     Z        Out     0.343     1.141 r     -         
ctc_reset_chx_2                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx         FD1S3DX      D        In      0.000     1.141 r     -         
============================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx[0] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx          FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                                                                                  Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     Z        Out     0.343     1.141 r     -         
rxvalid_delay_chx_2[0]                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx[0]       FD1S3DX      D        In      0.000     1.141 r     -         
=================================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.264

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ei_ctc_chx / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ei_ctc_chx          FD1S3BX      Q        Out     0.753     0.753 r     -         
ei_ctc_chx                                                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2     ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2     ORCALUT4     Z        Out     0.343     1.096 f     -         
ctc_reset_chx_2                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx       FD1S3DX      D        In      0.000     1.096 f     -         
==========================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[6]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[7]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d1[0] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX     Q        Out     0.798     0.798 r     -         
write_data_d0[0]                                                                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d1[0]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg             FD1S3DX     Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                                                                     Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_pcs|tx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                   Starting                                                                     Arrival           
Instance                                                                                                           Reference                             Type        Pin     Net                Time        Slack 
                                                                                                                   Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2       x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p2       0.958       -0.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1       x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p1       0.863       -0.206
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[0]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[0]          0.838       0.199 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[0]     x_pcie_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[0]     0.753       0.284 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[1]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[1]          0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[2]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[2]          0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[1]     x_pcie_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[1]     0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[2]     x_pcie_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[2]     0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[3]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[3]          0.798       0.357 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[4]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[4]          0.798       0.357 
==================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                               Starting                                                                   Required           
Instance                                                                                                       Reference                             Type        Pin     Net              Time         Slack 
                                                                                                               Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[21]     3.360        -0.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[19]     3.360        -0.242
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[20]     3.360        -0.242
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[17]     3.360        -0.183
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[18]     3.360        -0.183
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[15]     3.360        -0.124
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[16]     3.360        -0.124
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[13]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[13]     3.360        -0.065
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[14]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[14]     3.360        -0.065
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[11]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[11]     3.360        -0.006
=============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
===================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
===================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
===================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
===================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_phy|PCLK_by_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                           Arrival           
Instance                                                          Reference                               Type        Pin     Net                    Time        Slack 
                                                                  Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[2]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[3]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[4]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[5]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[2]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[3]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[4]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[5]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[6]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[7]       0.863       -0.816
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                       Required           
Instance                                                        Reference                               Type        Pin     Net                                Time         Slack 
                                                                Clock                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]            x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_pkt_dec_fsm_next_1[14]           3.360        -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]            x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_pkt_dec_fsm_next_1[17]           3.360        -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[11]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       s_cplx_tx_byte_count_4[11]         3.360        -0.798
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_cti[0]                  x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       N_413_i                            3.360        -0.746
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[9]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_211                              3.360        -0.739
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[10]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_212                              3.360        -0.739
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[7]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_210                              3.360        -0.680
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[8]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_219                              3.360        -0.680
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[8]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_pkt_dec_fsm_next_1[8]            3.360        -0.661
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[5]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       s_cplx_tx_byte_count_4_i_m2[5]     3.360        -0.621
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[2]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[3]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[4]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[5]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[2]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[2]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[3]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[4]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[5]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[2]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[2]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_phy|PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                                  Arrival           
Instance                                                                                                    Reference                          Type        Pin     Net                Time        Slack 
                                                                                                            Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rxp_status[0]      0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rxp_status[1]      0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rxp_status[2]      0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2                    x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       core_rstn_2        0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxElecIdle_chx      x_pcie_phy|PCLK_inferred_clock     FD1S3BX     Q       rxp_elec_idle      0.863       0.183 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxValid_chx         x_pcie_phy|PCLK_inferred_clock     FD1P3DX     Q       flip_RxValid_0     0.863       0.183 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.cnt_enable                     x_pcie_phy|PCLK_inferred_clock     FD1P3DX     Q       detsm_cnt          0.913       0.880 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[0]                 x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[0]     0.798       0.936 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.detsm_cnt[0]                   x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       detsm_cnt[0]       0.838       0.955 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[1]                 x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[1]     0.798       0.995 
========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                Starting                                                                    Required           
Instance                                                                                        Reference                          Type        Pin     Net                  Time         Slack 
                                                                                                Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[9]     3.360        -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[7]     3.360        -0.216
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[8]     3.360        -0.216
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[5]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[5]     3.360        -0.157
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[6]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[6]     3.360        -0.157
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[3]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[3]     3.360        -0.098
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[4]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[4]     3.360        -0.098
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[1]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[1]     3.360        -0.039
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[2]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[2]     3.360        -0.039
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[0]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[0]     3.360        0.675 
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
====================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                     Starting                                                                     Arrival          
Instance                                                                                             Reference     Type            Pin                    Net                     Time        Slack
                                                                                                     Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     dl_up                  s_u1_dl_up              0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[0]     s_u1_ltssm_state[0]     0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[1]     s_u1_ltssm_state[1]     0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[2]     s_u1_ltssm_state[2]     0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[3]     s_u1_ltssm_state[3]     0.000       0.378
PERST_N                                                                                              System        Port            PERST_N                PERST_N                 0.000       0.665
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst     System        DCUA            CH0_FFS_RLOL           ffs_rlol_ch0_int        0.000       1.046
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     tx_ca_ph_vc0[1]        s_u2_tx_ca_ph[1]        0.000       1.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     tx_ca_ph_vc0[3]        s_u2_tx_ca_ph[3]        0.000       1.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     tx_ca_ph_vc0[4]        s_u2_tx_ca_ph[4]        0.000       1.301
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                    Starting                                                             Required          
Instance                                                                                                                            Reference     Type        Pin          Net                           Time         Slack
                                                                                                                                    Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DL_UP                                                                                                                               System        Port        DL_UP        DL_UP                         3.571        0.378
LTSSM_S0                                                                                                                            System        Port        LTSSM_S0     LTSSM_S0                      3.571        0.378
LTSSM_S1                                                                                                                            System        Port        LTSSM_S1     LTSSM_S1                      3.571        0.378
LTSSM_S2                                                                                                                            System        Port        LTSSM_S2     LTSSM_S2                      3.571        0.378
LTSSM_S3                                                                                                                            System        Port        LTSSM_S3     LTSSM_S3                      3.571        0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en         System        FD1P3DX     SP           un1_dual_or_rserd_rst_4_i     3.388        0.665
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[0]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[1]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[2]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[3]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
===========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / dl_up
    Ending point:                            DL_UP / DL_UP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin       Pin               Arrival     No. of    
Name                                                                                 Type            Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     dl_up     Out     0.000     0.000 r     -         
s_u1_dl_up                                                                           Net             -         -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_3     INV             A         In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_3     INV             Z         Out     0.355     0.355 f     -         
s_u1_dl_up_i                                                                         Net             -         -       -         -           1         
DL_UP_pad                                                                            OB              I         In      0.000     0.355 f     -         
DL_UP_pad                                                                            OB              O         Out     2.838     3.193 f     -         
DL_UP                                                                                Net             -         -       -         -           1         
DL_UP                                                                                Port            DL_UP     Out     0.000     3.193 f     -         
=======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[0]
    Ending point:                            LTSSM_S0 / LTSSM_S0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                     Pin                    Pin               Arrival     No. of    
Name                                                                               Type            Name                   Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut            x_pcie_core     phy_ltssm_state[0]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[0]                                                                Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[0]                                                              Net             -                      -       -         -           1         
LTSSM_S0_pad                                                                       OB              I                      In      0.000     0.355 f     -         
LTSSM_S0_pad                                                                       OB              O                      Out     2.838     3.193 f     -         
LTSSM_S0                                                                           Net             -                      -       -         -           1         
LTSSM_S0                                                                           Port            LTSSM_S0               Out     0.000     3.193 f     -         
==================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[1]
    Ending point:                            LTSSM_S1 / LTSSM_S1
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin                    Pin               Arrival     No. of    
Name                                                                                 Type            Name                   Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     phy_ltssm_state[1]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[1]                                                                  Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_0     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_0     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[1]                                                                Net             -                      -       -         -           1         
LTSSM_S1_pad                                                                         OB              I                      In      0.000     0.355 f     -         
LTSSM_S1_pad                                                                         OB              O                      Out     2.838     3.193 f     -         
LTSSM_S1                                                                             Net             -                      -       -         -           1         
LTSSM_S1                                                                             Port            LTSSM_S1               Out     0.000     3.193 f     -         
====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[2]
    Ending point:                            LTSSM_S2 / LTSSM_S2
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin                    Pin               Arrival     No. of    
Name                                                                                 Type            Name                   Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     phy_ltssm_state[2]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[2]                                                                  Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_1     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_1     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[2]                                                                Net             -                      -       -         -           1         
LTSSM_S2_pad                                                                         OB              I                      In      0.000     0.355 f     -         
LTSSM_S2_pad                                                                         OB              O                      Out     2.838     3.193 f     -         
LTSSM_S2                                                                             Net             -                      -       -         -           1         
LTSSM_S2                                                                             Port            LTSSM_S2               Out     0.000     3.193 f     -         
====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[3]
    Ending point:                            LTSSM_S3 / LTSSM_S3
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin                    Pin               Arrival     No. of    
Name                                                                                 Type            Name                   Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     phy_ltssm_state[3]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[3]                                                                  Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_2     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_2     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[3]                                                                Net             -                      -       -         -           1         
LTSSM_S3_pad                                                                         OB              I                      In      0.000     0.355 f     -         
LTSSM_S3_pad                                                                         OB              O                      Out     2.838     3.193 f     -         
LTSSM_S3                                                                             Net             -                      -       -         -           1         
LTSSM_S3                                                                             Port            LTSSM_S3               Out     0.000     3.193 f     -         
====================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.665

    Number of logic level(s):                3
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                                                                                Type         Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                             Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                             Net          -           -       -         -           1         
PERST_N_pad                                                                                                                         IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                         IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                           Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_0_a2          ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_0_a2          ORCALUT4     Z           Out     0.523     2.381 r     -         
un1_dual_or_rserd_rst_1_1                                                                                                           Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNO     ORCALUT4     C           In      0.000     2.381 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNO     ORCALUT4     Z           Out     0.343     2.724 f     -         
un1_dual_or_rserd_rst_4_i                                                                                                           Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en         FD1P3DX      SP          In      0.000     2.724 f     -         
=====================================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[0]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11]         FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10]         FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[9] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[9]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[8] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[8]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[7] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[7]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[6] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[6]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[5] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[5]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[4] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[4]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[3] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[3]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[2] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[2]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[1] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[1]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.314
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.046

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.708 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.708 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.314 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.314 r     -         
============================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.314
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.046

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.708 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.708 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.314 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.314 r     -         
============================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                Pin         Pin               Arrival     No. of    
Name                                                                                                                             Type         Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                          Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                          Net          -           -       -         -           1         
PERST_N_pad                                                                                                                      IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                      IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                        Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_2_0_a3     ORCALUT4     D           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_2_0_a3     ORCALUT4     Z           Out     0.343     2.200 r     -         
un1_dual_or_rserd_rst_2                                                                                                          Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en      FD1P3DX      D           In      0.000     2.200 r     -         
==================================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                 Pin         Pin               Arrival     No. of    
Name                                                                                                                              Type         Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                           Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                           Net          -           -       -         -           1         
PERST_N_pad                                                                                                                       IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                       IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                         Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd_2     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd_2     ORCALUT4     Z           Out     0.343     2.200 f     -         
txsr_appd_2                                                                                                                       Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd       FD1S3BX      D           In      0.000     2.200 f     -         
===================================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.ruo_rx_rdyr / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                 Pin         Pin               Arrival     No. of    
Name                                                                                                                              Type         Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                           Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                           Net          -           -       -         -           1         
PERST_N_pad                                                                                                                       IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                       IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                         Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_genblk2\.rlols_p2_1_0_a2      ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_genblk2\.rlols_p2_1_0_a2      ORCALUT4     Z           Out     0.343     2.200 r     -         
rlols_p2_1_0_a2                                                                                                                   Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.ruo_rx_rdyr     FD1P3DX      D           In      0.000     2.200 r     -         
===================================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                                                                 Type         Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                              Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                              Net          -           -       -         -           1         
PERST_N_pad                                                                                                                          IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                          IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                            Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd_RNO     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd_RNO     ORCALUT4     Z           Out     0.343     2.200 f     -         
N_44_i                                                                                                                               Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd         FD1S3BX      D           In      0.000     2.200 f     -         
======================================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                                                      Type         Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                   Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                   Net          -           -       -         -           1         
PERST_N_pad                                                                                                                               IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                               IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                 Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[11]     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[11]     ORCALUT4     Z           Out     0.343     2.200 r     -         
rxr_wt_cnt_lm[11]                                                                                                                         Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11]          FD1P3DX      D           In      0.000     2.200 r     -         
===========================================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                                                      Type         Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                   Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                   Net          -           -       -         -           1         
PERST_N_pad                                                                                                                               IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                               IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                 Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[10]     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[10]     ORCALUT4     Z           Out     0.343     2.200 r     -         
rxr_wt_cnt_lm[10]                                                                                                                         Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10]          FD1P3DX      D           In      0.000     2.200 r     -         
===========================================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 230MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 230MB peak: 235MB)

---------------------------------------
Resource Usage Report
Part: lfe5um_45f-8

Register bits: 1565 of 43848 (4%)
PIC Latch:       0
I/O cells:       8


Details:
CCU2C:          343
DCUA:           1
EXTREFB:        1
FD1P3BX:        23
FD1P3DX:        788
FD1S3BX:        54
FD1S3DX:        700
GSR:            1
IB:             1
INV:            13
OB:             7
ORCALUT4:       1327
PCSCLKDIV:      1
PFUMX:          17
PUR:            1
VHI:            43
VLO:            43
pmi_fifo_dc:    1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 78MB peak: 235MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Sun Feb 27 17:28:34 2022

###########################################################]
