ISim log file
Running: E:\lab7\test_cpu_isim_beh.exe -gui -tclbatch isim.cmd -wdb E:/lab7/test_cpu_isim_beh.wdb 
ISim M.70d (signature 0x36e8438f)
This is a Full version of ISim.
WARNING: File "//vboxsrv/virtualbox_share_files/lab7/cpu.v" Line 38.  For instance uut/mem0/, width 1 of formal port mem_ce_o is not equal to width 4 of actual signal ram_ce_o.
WARNING: File "//vboxsrv/virtualbox_share_files/lab7/cpu.v" Line 38.  For instance uut/data_ram0/, width 1 of formal port ce is not equal to width 4 of actual signal ram_ce_o.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
