Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 17 12:10:29 2025
| Host         : LAPTOP-K5G8HKBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPIController_timing_summary_routed.rpt -pb SPIController_timing_summary_routed.pb -rpx SPIController_timing_summary_routed.rpx -warn_on_violation
| Design       : SPIController
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (7)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.889ns  (logic 2.514ns (51.416%)  route 2.375ns (48.584%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.512     0.771    lmmi_request_OBUF
    SLICE_X47Y12         LUT5 (Prop_lut5_I2_O)        0.052     0.823 r  SS_n_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.360     1.183    SS_n_OBUF_inst_i_2_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I2_O)        0.132     1.315 r  SS_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.503     2.818    SS_n_OBUF
    AY33                 OBUF (Prop_obuf_I_O)         2.071     4.889 r  SS_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.889    SS_n
    AY33                                                              r  SS_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.469ns  (logic 2.371ns (53.053%)  route 2.098ns (46.947%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[3]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.483     0.742    FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.043     0.785 r  clk_gen_en_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.615     2.400    clk_gen_en_OBUF
    AY32                 OBUF (Prop_obuf_I_O)         2.069     4.469 r  clk_gen_en_OBUF_inst/O
                         net (fo=0)                   0.000     4.469    clk_gen_en
    AY32                                                              r  clk_gen_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.309ns  (logic 2.384ns (55.329%)  route 1.925ns (44.671%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.548     0.807    lmmi_request_OBUF
    SLICE_X47Y17         LUT2 (Prop_lut2_I0_O)        0.043     0.850 r  SPI_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.377     2.227    SPI_ready_OBUF
    BA31                 OBUF (Prop_obuf_I_O)         2.082     4.309 r  SPI_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.309    SPI_ready
    BA31                                                              r  SPI_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            offset[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.227ns  (logic 2.356ns (55.744%)  route 1.871ns (44.256%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.409     0.668    lmmi_request_OBUF
    SLICE_X46Y12         LUT2 (Prop_lut2_I0_O)        0.043     0.711 r  offset_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.462     2.173    offset_OBUF[5]
    AV30                 OBUF (Prop_obuf_I_O)         2.054     4.227 r  offset_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.227    offset[7]
    AV30                                                              r  offset[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            offset[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.043ns  (logic 2.342ns (57.918%)  route 1.701ns (42.082%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.409     0.668    lmmi_request_OBUF
    SLICE_X46Y12         LUT2 (Prop_lut2_I0_O)        0.043     0.711 r  offset_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.293     2.003    offset_OBUF[5]
    AR30                 OBUF (Prop_obuf_I_O)         2.040     4.043 r  offset_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.043    offset[5]
    AR30                                                              r  offset[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lmmi_request
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.037ns  (logic 2.330ns (57.708%)  route 1.707ns (42.292%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           1.707     1.966    lmmi_request_OBUF
    AV35                 OBUF (Prop_obuf_I_O)         2.071     4.037 r  lmmi_request_OBUF_inst/O
                         net (fo=0)                   0.000     4.037    lmmi_request
    AV35                                                              r  lmmi_request (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SIPO_mode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.938ns  (logic 2.284ns (58.010%)  route 1.653ns (41.990%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[4]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           1.653     1.876    SIPO_mode_OBUF[1]
    AW30                 OBUF (Prop_obuf_I_O)         2.061     3.938 r  SIPO_mode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.938    SIPO_mode[1]
    AW30                                                              r  SIPO_mode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SIPO_mode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.848ns  (logic 2.351ns (61.100%)  route 1.497ns (38.900%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[5]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           1.497     1.701    SIPO_mode_OBUF[0]
    AY30                 OBUF (Prop_obuf_I_O)         2.147     3.848 r  SIPO_mode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.848    SIPO_mode[0]
    AY30                                                              r  SIPO_mode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PISO_mode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.782ns  (logic 2.371ns (62.676%)  route 1.412ns (37.324%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[5]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           1.412     1.616    SIPO_mode_OBUF[0]
    BA30                 OBUF (Prop_obuf_I_O)         2.167     3.782 r  PISO_mode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.782    PISO_mode[1]
    BA30                                                              r  PISO_mode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PISO_mode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.781ns  (logic 2.308ns (61.049%)  route 1.473ns (38.951%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[4]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           1.473     1.696    SIPO_mode_OBUF[1]
    BB31                 OBUF (Prop_obuf_I_O)         2.085     3.781 r  PISO_mode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.781    PISO_mode[0]
    BB31                                                              r  PISO_mode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[4]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           0.136     0.236    SIPO_mode_OBUF[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.264    FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X47Y12         FDCE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[4]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           0.136     0.236    SIPO_mode_OBUF[1]
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.029     0.265 r  FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.265    FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X47Y12         FDCE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.155ns (55.943%)  route 0.122ns (44.057%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[7]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  FSM_onehot_current_state_reg[7]/Q
                         net (fo=3, routed)           0.122     0.213    FSM_onehot_current_state_reg_n_0_[7]
    SLICE_X46Y12         LUT6 (Prop_lut6_I4_O)        0.064     0.277 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.277    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.146ns (50.009%)  route 0.146ns (49.991%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDPE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X46Y12         FDPE (Prop_fdpe_C_Q)         0.118     0.118 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.146     0.264    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X46Y12         LUT4 (Prop_lut4_I0_O)        0.028     0.292 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.292    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X46Y12         FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.171ns (55.634%)  route 0.136ns (44.366%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.136     0.243    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X46Y12         LUT2 (Prop_lut2_I0_O)        0.064     0.307 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.307    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.128ns (39.315%)  route 0.198ns (60.685%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[6]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[6]/Q
                         net (fo=4, routed)           0.198     0.298    FIFO_wr_request_OBUF
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.028     0.326 r  FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.326    FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X47Y12         FDCE                                         r  FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.133ns (40.233%)  route 0.198ns (59.767%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[6]/C
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[6]/Q
                         net (fo=4, routed)           0.198     0.298    FIFO_wr_request_OBUF
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.033     0.331 r  FSM_onehot_current_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X47Y12         FDCE                                         r  FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.172ns (41.408%)  route 0.243ns (58.592%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.137     0.244    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.065     0.309 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.106     0.415    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.358ns  (logic 0.147ns (10.849%)  route 1.210ns (89.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP32                                              0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    AP32                 IBUF (Prop_ibuf_I_O)         0.119     0.119 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.540     0.660    reset_n_IBUF
    SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.028     0.688 f  FSM_onehot_current_state[7]_i_2/O
                         net (fo=8, routed)           0.670     1.358    FSM_onehot_current_state[7]_i_2_n_0
    SLICE_X46Y12         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.358ns  (logic 0.147ns (10.849%)  route 1.210ns (89.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP32                                              0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    AP32                 IBUF (Prop_ibuf_I_O)         0.119     0.119 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.540     0.660    reset_n_IBUF
    SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.028     0.688 f  FSM_onehot_current_state[7]_i_2/O
                         net (fo=8, routed)           0.670     1.358    FSM_onehot_current_state[7]_i_2_n_0
    SLICE_X46Y12         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





