// Seed: 2225686985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_1.id_3 = 0;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    input tri id_8,
    input tri id_9,
    output supply0 id_10,
    input uwire id_11
    , id_16,
    input uwire id_12,
    input uwire id_13,
    output wor id_14
);
  assign id_4 = ~|-1'b0;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
