#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb  6 17:50:38 2020
# Process ID: 12020
# Current directory: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11576 C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.xpr
# Log file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/vivado.log
# Journal file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 728.012 ; gain = 160.273
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/ip/Decade_counter_c_counter_binary_0_0/Decade_counter_c_counter_binary_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decade_counter_tb_behav xil_defaultlib.Decade_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter
Compiling module xil_defaultlib.Decade_counter_wrapper
Compiling module xil_defaultlib.Decade_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decade_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/Decade_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/Decade_counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  6 17:52:16 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  6 17:52:16 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decade_counter_tb_behav -key {Behavioral:sim_1:Functional:Decade_counter_tb} -tclbatch {Decade_counter_tb.tcl} -protoinst "protoinst_files/Decade_counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Decade_counter.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter_2bit.protoinst for the following reason(s):
There are no instances of module "counter_2bit" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source Decade_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decade_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.539 ; gain = 0.797
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd}
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Successfully read diagram <Decade_counter> from BD file <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.539 ; gain = 0.000
set_property top counter_2bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top counter_2bit_wrapper [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_xor2_0_0/sim/counter_2bit_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_inv_0_0/sim/counter_2bit_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.xup_inv(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_inv_0_0
Compiling module xil_defaultlib.xup_xor2(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_xor2_0_0
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/counter_2bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/counter_2bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  6 17:56:48 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  6 17:56:48 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/Decade_counter.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Decade_counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Decade_counter.protoinst for the following reason(s):
There are no instances of module "Decade_counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.539 ; gain = 0.000
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd}
Adding cell -- xilinx.com:xup:xup_dff_en_reset:1.0 - xup_dff_en_reset_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:xup:xup_dff_en_reset:1.0 - xup_dff_en_reset_1
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Successfully read diagram <counter_2bit> from BD file <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd>
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
source W:/EGR_224/Seg_Decoder.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2018.3
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7a35tcpg236-1
#    set_property BOARD_PART digilentinc.com:basys3:part0:1.1 [current_project]
# }
# variable design_name
# set design_name Seg_Decoder
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-3] Currently there is no design <Seg_Decoder> in project, so creating one...
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\Seg_Decoder\Seg_Decoder.bd> 
INFO: [BD_TCL-4] Making design <Seg_Decoder> as current_bd_design.
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "Seg_Decoder".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:xup:xup_and3:1.0\
# xilinx.com:xup:xup_and4:1.0\
# xilinx.com:xup:xup_inv:1.0\
# xilinx.com:xup:xup_or2:1.0\
# xilinx.com:xup:xup_and2:1.0\
# xilinx.com:xup:xup_xor2:1.0\
# "
# 
#    set list_ips_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:xup:xup_and3:1.0 xilinx.com:xup:xup_and4:1.0 xilinx.com:xup:xup_inv:1.0 xilinx.com:xup:xup_or2:1.0 xilinx.com:xup:xup_and2:1.0 xilinx.com:xup:xup_xor2:1.0  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_hier_cell_segment_G { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_segment_G() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O G
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
#   create_bd_pin -dir I X3
# 
#   # Create instance: xup_and3_0, and set properties
#   set xup_and3_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and3_0
# 
#   # Create instance: xup_and3_1, and set properties
#   set xup_and3_1 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_1 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and3_1
# 
#   # Create instance: xup_inv_0, and set properties
#   set xup_inv_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_0
# 
#   # Create instance: xup_inv_1, and set properties
#   set xup_inv_1 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_1 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_1
# 
#   # Create instance: xup_inv_2, and set properties
#   set xup_inv_2 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_2 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_2
# 
#   # Create instance: xup_or2_0, and set properties
#   set xup_or2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_or2_0
# 
#   # Create port connections
#   connect_bd_net -net a_0_1 [get_bd_pins X3] [get_bd_pins xup_inv_0/a]
#   connect_bd_net -net a_1_1 [get_bd_pins X2] [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_1/a]
#   connect_bd_net -net a_2_1 [get_bd_pins X1] [get_bd_pins xup_and3_1/b] [get_bd_pins xup_inv_2/a]
#   connect_bd_net -net c_0_1 [get_bd_pins X0] [get_bd_pins xup_and3_1/c]
#   connect_bd_net -net xup_and3_0_y [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
#   connect_bd_net -net xup_and3_1_y [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
#   connect_bd_net -net xup_inv_0_y [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_0/y]
#   connect_bd_net -net xup_inv_1_y [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
#   connect_bd_net -net xup_inv_2_y [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_2/y]
#   connect_bd_net -net xup_or2_0_y [get_bd_pins G] [get_bd_pins xup_or2_0/y]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_segment_F { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_segment_F() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O F
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
#   create_bd_pin -dir I X3
# 
#   # Create instance: xup_and2_0, and set properties
#   set xup_and2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and2_0
# 
#   # Create instance: xup_and2_1, and set properties
#   set xup_and2_1 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_1 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and2_1
# 
#   # Create instance: xup_and2_2, and set properties
#   set xup_and2_2 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_2 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and2_2
# 
#   # Create instance: xup_inv_0, and set properties
#   set xup_inv_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_0
# 
#   # Create instance: xup_inv_2, and set properties
#   set xup_inv_2 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_2 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_2
# 
#   # Create instance: xup_or2_0, and set properties
#   set xup_or2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_or2_0
# 
#   # Create instance: xup_or2_1, and set properties
#   set xup_or2_1 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_1 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_or2_1
# 
#   # Create port connections
#   connect_bd_net -net X0_1 [get_bd_pins X0] [get_bd_pins xup_and2_1/a] [get_bd_pins xup_and2_2/a]
#   connect_bd_net -net X1_1 [get_bd_pins X1] [get_bd_pins xup_and2_2/b] [get_bd_pins xup_or2_1/b]
#   connect_bd_net -net X2_1 [get_bd_pins X2] [get_bd_pins xup_inv_0/a]
#   connect_bd_net -net X3_1 [get_bd_pins X3] [get_bd_pins xup_inv_2/a]
#   connect_bd_net -net xup_and2_0_y [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or2_0/b]
#   connect_bd_net -net xup_and2_1_y [get_bd_pins xup_and2_1/y] [get_bd_pins xup_or2_1/a]
#   connect_bd_net -net xup_and2_2_y [get_bd_pins xup_and2_2/y] [get_bd_pins xup_or2_0/a]
#   connect_bd_net -net xup_inv_0_y [get_bd_pins xup_and2_0/a] [get_bd_pins xup_inv_0/y]
#   connect_bd_net -net xup_inv_2_y [get_bd_pins xup_and2_1/b] [get_bd_pins xup_inv_2/y]
#   connect_bd_net -net xup_or2_0_y [get_bd_pins F] [get_bd_pins xup_or2_0/y]
#   connect_bd_net -net xup_or2_1_y [get_bd_pins xup_and2_0/b] [get_bd_pins xup_or2_1/y]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_segment_E { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_segment_E() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O E
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
# 
#   # Create instance: xup_and2_0, and set properties
#   set xup_and2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and2_0
# 
#   # Create instance: xup_inv_0, and set properties
#   set xup_inv_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_0
# 
#   # Create instance: xup_or2_0, and set properties
#   set xup_or2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_or2_0
# 
#   # Create port connections
#   connect_bd_net -net a_0_1 [get_bd_pins X1] [get_bd_pins xup_inv_0/a]
#   connect_bd_net -net b_0_1 [get_bd_pins X2] [get_bd_pins xup_and2_0/b]
#   connect_bd_net -net b_1_1 [get_bd_pins X0] [get_bd_pins xup_or2_0/b]
#   connect_bd_net -net xup_and2_0_y [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or2_0/a]
#   connect_bd_net -net xup_inv_0_y [get_bd_pins xup_and2_0/a] [get_bd_pins xup_inv_0/y]
#   connect_bd_net -net xup_or2_0_y [get_bd_pins E] [get_bd_pins xup_or2_0/y]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_segment_D { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_segment_D() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O D
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
#   create_bd_pin -dir I X3
# 
#   # Create instance: xup_and2_0, and set properties
#   set xup_and2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and2_0
# 
#   # Create instance: xup_and4_0, and set properties
#   set xup_and4_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and4:1.0 xup_and4_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and4_0
# 
#   # Create instance: xup_inv_0, and set properties
#   set xup_inv_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_0
# 
#   # Create instance: xup_inv_1, and set properties
#   set xup_inv_1 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_1 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_1
# 
#   # Create instance: xup_inv_2, and set properties
#   set xup_inv_2 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_2 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_2
# 
#   # Create instance: xup_inv_3, and set properties
#   set xup_inv_3 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_3 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_3
# 
#   # Create instance: xup_or2_0, and set properties
#   set xup_or2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_or2_0
# 
#   # Create instance: xup_xor2_0, and set properties
#   set xup_xor2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_xor2:1.0 xup_xor2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_xor2_0
# 
#   # Create port connections
#   connect_bd_net -net a_0_1 [get_bd_pins X1] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_2/a]
#   connect_bd_net -net a_1_1 [get_bd_pins X2] [get_bd_pins xup_and2_0/a] [get_bd_pins xup_inv_3/a]
#   connect_bd_net -net a_2_1 [get_bd_pins X3] [get_bd_pins xup_inv_1/a]
#   connect_bd_net -net d_0_1 [get_bd_pins X0] [get_bd_pins xup_and4_0/d] [get_bd_pins xup_xor2_0/b]
#   connect_bd_net -net xup_and2_0_y [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or2_0/a]
#   connect_bd_net -net xup_and4_0_y [get_bd_pins xup_and4_0/y] [get_bd_pins xup_or2_0/b]
#   connect_bd_net -net xup_inv_0_y [get_bd_pins xup_inv_0/y] [get_bd_pins xup_xor2_0/a]
#   connect_bd_net -net xup_inv_1_y [get_bd_pins xup_and4_0/a] [get_bd_pins xup_inv_1/y]
#   connect_bd_net -net xup_inv_2_y [get_bd_pins xup_and4_0/c] [get_bd_pins xup_inv_2/y]
#   connect_bd_net -net xup_inv_3_y [get_bd_pins xup_and4_0/b] [get_bd_pins xup_inv_3/y]
#   connect_bd_net -net xup_or2_0_y [get_bd_pins D] [get_bd_pins xup_or2_0/y]
#   connect_bd_net -net xup_xor2_0_y [get_bd_pins xup_and2_0/b] [get_bd_pins xup_xor2_0/y]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_segment_C { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_segment_C() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O C
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
# 
#   # Create instance: xup_and3_0, and set properties
#   set xup_and3_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and3_0
# 
#   # Create instance: xup_inv_0, and set properties
#   set xup_inv_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_0
# 
#   # Create instance: xup_inv_1, and set properties
#   set xup_inv_1 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_1 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_1
# 
#   # Create port connections
#   connect_bd_net -net a_0_1 [get_bd_pins X2] [get_bd_pins xup_inv_0/a]
#   connect_bd_net -net a_1_1 [get_bd_pins X0] [get_bd_pins xup_inv_1/a]
#   connect_bd_net -net b_0_1 [get_bd_pins X1] [get_bd_pins xup_and3_0/b]
#   connect_bd_net -net xup_and3_0_y [get_bd_pins C] [get_bd_pins xup_and3_0/y]
#   connect_bd_net -net xup_inv_0_y [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_0/y]
#   connect_bd_net -net xup_inv_1_y [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_1/y]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_segment_B { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_segment_B() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O B
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
# 
#   # Create instance: xup_and2_0, and set properties
#   set xup_and2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and2_0
# 
#   # Create instance: xup_xor2_0, and set properties
#   set xup_xor2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_xor2:1.0 xup_xor2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_xor2_0
# 
#   # Create port connections
#   connect_bd_net -net X0_1 [get_bd_pins X0] [get_bd_pins xup_xor2_0/b]
#   connect_bd_net -net X1_1 [get_bd_pins X1] [get_bd_pins xup_xor2_0/a]
#   connect_bd_net -net X2_1 [get_bd_pins X2] [get_bd_pins xup_and2_0/b]
#   connect_bd_net -net xup_and2_0_y [get_bd_pins B] [get_bd_pins xup_and2_0/y]
#   connect_bd_net -net xup_xor2_0_y [get_bd_pins xup_and2_0/a] [get_bd_pins xup_xor2_0/y]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_segment_A { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_segment_A() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O A
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
#   create_bd_pin -dir I X3
# 
#   # Create instance: xup_and3_0, and set properties
#   set xup_and3_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and3_0
# 
#   # Create instance: xup_and4_0, and set properties
#   set xup_and4_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and4:1.0 xup_and4_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_and4_0
# 
#   # Create instance: xup_inv_0, and set properties
#   set xup_inv_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_0
# 
#   # Create instance: xup_inv_1, and set properties
#   set xup_inv_1 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_1 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_1
# 
#   # Create instance: xup_inv_2, and set properties
#   set xup_inv_2 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_2 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_2
# 
#   # Create instance: xup_inv_3, and set properties
#   set xup_inv_3 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_3 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_3
# 
#   # Create instance: xup_inv_4, and set properties
#   set xup_inv_4 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_4 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_inv_4
# 
#   # Create instance: xup_or2_0, and set properties
#   set xup_or2_0 [ create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0 ]
#   set_property -dict [ list \
#    CONFIG.DELAY {0} \
#  ] $xup_or2_0
# 
#   # Create port connections
#   connect_bd_net -net a_0_1 [get_bd_pins X2] [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_3/a]
#   connect_bd_net -net a_0_2 [get_bd_pins X3] [get_bd_pins xup_inv_2/a]
#   connect_bd_net -net a_1_1 [get_bd_pins X1] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_4/a]
#   connect_bd_net -net a_2_1 [get_bd_pins X0] [get_bd_pins xup_and4_0/d] [get_bd_pins xup_inv_1/a]
#   connect_bd_net -net xup_and3_0_y [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
#   connect_bd_net -net xup_and4_0_y [get_bd_pins xup_and4_0/y] [get_bd_pins xup_or2_0/b]
#   connect_bd_net -net xup_inv_0_y [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_0/y]
#   connect_bd_net -net xup_inv_1_y [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_1/y]
#   connect_bd_net -net xup_inv_2_y [get_bd_pins xup_and4_0/a] [get_bd_pins xup_inv_2/y]
#   connect_bd_net -net xup_inv_3_y [get_bd_pins xup_and4_0/b] [get_bd_pins xup_inv_3/y]
#   connect_bd_net -net xup_inv_4_y [get_bd_pins xup_and4_0/c] [get_bd_pins xup_inv_4/y]
#   connect_bd_net -net xup_or2_0_y [get_bd_pins A] [get_bd_pins xup_or2_0/y]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_hier_cell_Seg_Decoder_1 { parentCell nameHier } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" || $nameHier eq "" } {
#      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Seg_Decoder_1() - Empty argument(s)!"}
#      return
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
#   # Create cell and set as current instance
#   set hier_obj [create_bd_cell -type hier $nameHier]
#   current_bd_instance $hier_obj
# 
#   # Create interface pins
# 
#   # Create pins
#   create_bd_pin -dir O A
#   create_bd_pin -dir O B
#   create_bd_pin -dir O C
#   create_bd_pin -dir O D
#   create_bd_pin -dir O E
#   create_bd_pin -dir O F
#   create_bd_pin -dir O G
#   create_bd_pin -dir I X0
#   create_bd_pin -dir I X1
#   create_bd_pin -dir I X2
#   create_bd_pin -dir I X3
# 
#   # Create instance: segment_A
#   create_hier_cell_segment_A $hier_obj segment_A
# 
#   # Create instance: segment_B
#   create_hier_cell_segment_B $hier_obj segment_B
# 
#   # Create instance: segment_C
#   create_hier_cell_segment_C $hier_obj segment_C
# 
#   # Create instance: segment_D
#   create_hier_cell_segment_D $hier_obj segment_D
# 
#   # Create instance: segment_E
#   create_hier_cell_segment_E $hier_obj segment_E
# 
#   # Create instance: segment_F
#   create_hier_cell_segment_F $hier_obj segment_F
# 
#   # Create instance: segment_G
#   create_hier_cell_segment_G $hier_obj segment_G
# 
#   # Create port connections
#   connect_bd_net -net a_0_1 [get_bd_pins X2] [get_bd_pins segment_A/X2] [get_bd_pins segment_B/X2] [get_bd_pins segment_C/X2] [get_bd_pins segment_D/X2] [get_bd_pins segment_E/X2] [get_bd_pins segment_F/X2] [get_bd_pins segment_G/X2]
#   connect_bd_net -net a_0_2 [get_bd_pins X3] [get_bd_pins segment_A/X3] [get_bd_pins segment_D/X3] [get_bd_pins segment_F/X3] [get_bd_pins segment_G/X3]
#   connect_bd_net -net a_1_1 [get_bd_pins X1] [get_bd_pins segment_A/X1] [get_bd_pins segment_B/X1] [get_bd_pins segment_C/X1] [get_bd_pins segment_D/X1] [get_bd_pins segment_E/X1] [get_bd_pins segment_F/X1] [get_bd_pins segment_G/X1]
#   connect_bd_net -net a_2_1 [get_bd_pins X0] [get_bd_pins segment_A/X0] [get_bd_pins segment_B/X0] [get_bd_pins segment_C/X0] [get_bd_pins segment_D/X0] [get_bd_pins segment_E/X0] [get_bd_pins segment_F/X0] [get_bd_pins segment_G/X0]
#   connect_bd_net -net xup_and2_0_y [get_bd_pins B] [get_bd_pins segment_B/B]
#   connect_bd_net -net xup_and3_0_y [get_bd_pins C] [get_bd_pins segment_C/C]
#   connect_bd_net -net xup_or2_0_y [get_bd_pins A] [get_bd_pins segment_A/A]
#   connect_bd_net -net xup_or2_0_y1 [get_bd_pins D] [get_bd_pins segment_D/D]
#   connect_bd_net -net xup_or2_0_y2 [get_bd_pins E] [get_bd_pins segment_E/E]
#   connect_bd_net -net xup_or2_0_y3 [get_bd_pins G] [get_bd_pins segment_G/G]
#   connect_bd_net -net xup_or3_0_y [get_bd_pins F] [get_bd_pins segment_F/F]
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
#   set A [ create_bd_port -dir O A ]
#   set B [ create_bd_port -dir O B ]
#   set C [ create_bd_port -dir O C ]
#   set D [ create_bd_port -dir O D ]
#   set E [ create_bd_port -dir O E ]
#   set F [ create_bd_port -dir O F ]
#   set G [ create_bd_port -dir O G ]
#   set X0 [ create_bd_port -dir I X0 ]
#   set X1 [ create_bd_port -dir I X1 ]
#   set X2 [ create_bd_port -dir I X2 ]
#   set X3 [ create_bd_port -dir I X3 ]
# 
#   # Create instance: Seg_Decoder
#   create_hier_cell_Seg_Decoder_1 [current_bd_instance .] Seg_Decoder
# 
#   # Create port connections
#   connect_bd_net -net a_0_1 [get_bd_ports X2] [get_bd_pins Seg_Decoder/X2]
#   connect_bd_net -net a_0_2 [get_bd_ports X3] [get_bd_pins Seg_Decoder/X3]
#   connect_bd_net -net a_1_1 [get_bd_ports X1] [get_bd_pins Seg_Decoder/X1]
#   connect_bd_net -net a_2_1 [get_bd_ports X0] [get_bd_pins Seg_Decoder/X0]
#   connect_bd_net -net xup_and2_0_y [get_bd_ports B] [get_bd_pins Seg_Decoder/B]
#   connect_bd_net -net xup_and3_0_y [get_bd_ports C] [get_bd_pins Seg_Decoder/C]
#   connect_bd_net -net xup_or2_0_y [get_bd_ports A] [get_bd_pins Seg_Decoder/A]
#   connect_bd_net -net xup_or2_0_y1 [get_bd_ports D] [get_bd_pins Seg_Decoder/D]
#   connect_bd_net -net xup_or2_0_y2 [get_bd_ports E] [get_bd_pins Seg_Decoder/E]
#   connect_bd_net -net xup_or2_0_y3 [get_bd_ports G] [get_bd_pins Seg_Decoder/G]
#   connect_bd_net -net xup_or3_0_y [get_bd_ports F] [get_bd_pins Seg_Decoder/F]
# 
#   # Create address segments
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\Seg_Decoder\Seg_Decoder.bd> 
Wrote  : <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/ui/bd_d9e370c0.ui> 
update_compile_order -fileset sources_1
create_bd_design "One_Digit"
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\One_Digit\One_Digit.bd> 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter/counter.bd}
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_15
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_2
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_16
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_3
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_17
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_4
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_18
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_5
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_19
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_6
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_7
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_20
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_8
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_21
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_9
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_22
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_10
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_23
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_11
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_24
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_12
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_25
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_13
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_26
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_14
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_1
Successfully read diagram <counter> from BD file <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter/counter.bd>
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/Seg_Decoder.bd}
current_bd_design [get_bd_designs Decade_counter]
current_bd_design [get_bd_designs counter_2bit]
current_bd_design [get_bd_designs Seg_Decoder]
current_bd_design [get_bd_designs One_Digit]
close_bd_design [get_bd_designs One_Digit]
current_bd_design [get_bd_designs counter]
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd}
Successfully read diagram <One_Digit> from BD file <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd>
current_bd_design [get_bd_designs counter]
current_bd_design [get_bd_designs One_Digit]
current_bd_design counter
set tmpCopyObjs [concat  [get_bd_cells {clk_divide_1Hz}] [get_bd_ports {clkin clkout}] [get_bd_nets {clkin_0_1 clk_devide_1Hz_clkout_0}]]
current_bd_design One_Digit
copy_bd_objs -from_design counter / $tmpCopyObjs
regenerate_bd_layout
current_bd_design [get_bd_designs Decade_counter]
current_bd_design [get_bd_designs One_Digit]
current_bd_design Decade_counter
set tmpCopyObjs [concat  [get_bd_cells {c_counter_binary_0}] [get_bd_ports {CLK Q}] [get_bd_nets {c_counter_binary_0_Q CLK_0_1}]]
current_bd_design One_Digit
copy_bd_objs -from_design Decade_counter / $tmpCopyObjs
regenerate_bd_layout
current_bd_design [get_bd_designs Seg_Decoder]
current_bd_design [get_bd_designs One_Digit]
current_bd_design Seg_Decoder
set tmpCopyObjs [concat  [get_bd_cells {Seg_Decoder}] [get_bd_ports {F E D C B A X3 X2 X1 X0 G}] [get_bd_nets {a_0_2 xup_or2_0_y xup_and3_0_y a_2_1 xup_or2_0_y1 xup_and2_0_y xup_or2_0_y2 xup_or2_0_y3 a_1_1 xup_or3_0_y a_0_1}]]
current_bd_design One_Digit
copy_bd_objs -from_design Seg_Decoder / $tmpCopyObjs
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
set_property location {1.5 694 324} [get_bd_cells Seg_Decoder]
undo
INFO: [Common 17-17] undo 'set_property location {1.5 694 324} [get_bd_cells Seg_Decoder]'
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 Seg_Decoder/xlslice_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 Seg_Decoder/xlslice_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {0.5 -176 285} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {3} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {4} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
regenerate_bd_layout
set_property location {2.5 607 565} [get_bd_cells c_counter_binary_0]
delete_bd_objs [get_bd_nets CLK_0_1] [get_bd_ports CLK]
connect_bd_net [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins clk_divide_1Hz/clkout_0]
delete_bd_objs [get_bd_ports clkout]
set_property location {2.5 453 558} [get_bd_cells c_counter_binary_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets c_counter_binary_0_Q] [get_bd_ports Q]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins xlslice_3/Din] [get_bd_pins c_counter_binary_0/Q]
regenerate_bd_layout
delete_bd_objs [get_bd_nets a_2_1] [get_bd_ports X0]
delete_bd_objs [get_bd_nets a_1_1] [get_bd_ports X1]
delete_bd_objs [get_bd_nets a_0_1] [get_bd_ports X2]
delete_bd_objs [get_bd_nets a_0_2] [get_bd_ports X3]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins Seg_Decoder/X0]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins Seg_Decoder/X1]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins Seg_Decoder/X2]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins Seg_Decoder/X3]
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd] -top
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\One_Digit\One_Digit.bd> 
Wrote  : <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ui/bd_4776f534.ui> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/sim/One_Digit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v
add_files -norecurse C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v
update_compile_order -fileset sources_1
set_property top One_Digit_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'One_Digit.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/sim/One_Digit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_and4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_B/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_B/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_and4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_or2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hw_handoff/One_Digit.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hw_handoff/One_Digit_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_c_counter_binary_0_0, cache-ID = edd3ecc9c6c5755e; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_18_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_2_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_10_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_26_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_11_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_21_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_6_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_12_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_22_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_7_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_13_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_23_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_8_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_14_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_24_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_9_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_15_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_1_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_4_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_16_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_25_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_17_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_19_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_3_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_0_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_20_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP One_Digit_xup_clk_divider_5_0, cache-ID = fcad82ee0b984ea9; cache size = 0.147 MB.
[Thu Feb  6 18:31:06 2020] Launched One_Digit_xup_or2_0_4_synth_1, One_Digit_xup_and3_1_0_synth_1, One_Digit_xup_or2_0_3_synth_1, One_Digit_xup_and2_2_0_synth_1, One_Digit_xup_inv_0_4_synth_1, One_Digit_xup_inv_2_2_synth_1, One_Digit_xup_inv_1_3_synth_1, One_Digit_xup_and2_1_0_synth_1, One_Digit_xup_inv_0_5_synth_1, One_Digit_xup_and3_0_2_synth_1, One_Digit_xup_inv_0_2_synth_1, One_Digit_xup_inv_2_1_synth_1, One_Digit_xup_and3_0_0_synth_1, One_Digit_xup_inv_1_0_synth_1, One_Digit_xup_inv_4_0_synth_1, One_Digit_xup_and4_0_0_synth_1, One_Digit_xup_inv_0_0_synth_1, One_Digit_xup_inv_3_0_synth_1, One_Digit_xup_inv_2_0_synth_1, One_Digit_xup_and2_0_0_synth_1, One_Digit_xup_xor2_0_0_synth_1, One_Digit_xup_and3_0_1_synth_1, One_Digit_xup_inv_0_1_synth_1, One_Digit_xup_or2_0_0_synth_1, One_Digit_xup_inv_1_1_synth_1, One_Digit_xup_xor2_0_1_synth_1, One_Digit_xup_and2_0_2_synth_1, One_Digit_xup_and2_0_1_synth_1, One_Digit_xup_inv_2_3_synth_1, One_Digit_xup_inv_1_2_synth_1, One_Digit_xup_inv_3_1_synth_1, One_Digit_xup_or2_0_2_synth_1, One_Digit_xup_inv_0_3_synth_1, One_Digit_xup_and2_0_3_synth_1, One_Digit_xup_or2_0_1_synth_1, One_Digit_xup_and4_0_1_synth_1, One_Digit_xup_or2_1_0_synth_1...
Run output will be captured here:
One_Digit_xup_or2_0_4_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_or2_0_4_synth_1/runme.log
One_Digit_xup_and3_1_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and3_1_0_synth_1/runme.log
One_Digit_xup_or2_0_3_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_or2_0_3_synth_1/runme.log
One_Digit_xup_and2_2_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and2_2_0_synth_1/runme.log
One_Digit_xup_inv_0_4_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_0_4_synth_1/runme.log
One_Digit_xup_inv_2_2_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_2_2_synth_1/runme.log
One_Digit_xup_inv_1_3_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_1_3_synth_1/runme.log
One_Digit_xup_and2_1_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and2_1_0_synth_1/runme.log
One_Digit_xup_inv_0_5_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_0_5_synth_1/runme.log
One_Digit_xup_and3_0_2_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and3_0_2_synth_1/runme.log
One_Digit_xup_inv_0_2_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_0_2_synth_1/runme.log
One_Digit_xup_inv_2_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_2_1_synth_1/runme.log
One_Digit_xup_and3_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and3_0_0_synth_1/runme.log
One_Digit_xup_inv_1_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_1_0_synth_1/runme.log
One_Digit_xup_inv_4_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_4_0_synth_1/runme.log
One_Digit_xup_and4_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and4_0_0_synth_1/runme.log
One_Digit_xup_inv_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_0_0_synth_1/runme.log
One_Digit_xup_inv_3_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_3_0_synth_1/runme.log
One_Digit_xup_inv_2_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_2_0_synth_1/runme.log
One_Digit_xup_and2_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and2_0_0_synth_1/runme.log
One_Digit_xup_xor2_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_xor2_0_0_synth_1/runme.log
One_Digit_xup_and3_0_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and3_0_1_synth_1/runme.log
One_Digit_xup_inv_0_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_0_1_synth_1/runme.log
One_Digit_xup_or2_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_or2_0_0_synth_1/runme.log
One_Digit_xup_inv_1_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_1_1_synth_1/runme.log
One_Digit_xup_xor2_0_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_xor2_0_1_synth_1/runme.log
One_Digit_xup_and2_0_2_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and2_0_2_synth_1/runme.log
One_Digit_xup_and2_0_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and2_0_1_synth_1/runme.log
One_Digit_xup_inv_2_3_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_2_3_synth_1/runme.log
One_Digit_xup_inv_1_2_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_1_2_synth_1/runme.log
One_Digit_xup_inv_3_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_3_1_synth_1/runme.log
One_Digit_xup_or2_0_2_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_or2_0_2_synth_1/runme.log
One_Digit_xup_inv_0_3_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_inv_0_3_synth_1/runme.log
One_Digit_xup_and2_0_3_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and2_0_3_synth_1/runme.log
One_Digit_xup_or2_0_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_or2_0_1_synth_1/runme.log
One_Digit_xup_and4_0_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and4_0_1_synth_1/runme.log
One_Digit_xup_or2_1_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_or2_1_0_synth_1/runme.log
[Thu Feb  6 18:31:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1310.848 ; gain = 119.773
wait_on_run One_Digit_xup_or2_0_3_synth_1
[Thu Feb  6 18:31:50 2020] Waiting for One_Digit_xup_or2_0_3_synth_1 to finish...

*** Running vivado
    with args -log One_Digit_xup_or2_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source One_Digit_xup_or2_0_3.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source One_Digit_xup_or2_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP One_Digit_xup_or2_0_3, cache-ID = 59041a82e40f6101.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 18:31:45 2020...
[Thu Feb  6 18:31:50 2020] One_Digit_xup_or2_0_3_synth_1 finished
wait_on_run One_Digit_xup_inv_0_5_synth_1
[Thu Feb  6 18:31:50 2020] Waiting for One_Digit_xup_inv_0_5_synth_1 to finish...
[Thu Feb  6 18:31:56 2020] Waiting for One_Digit_xup_inv_0_5_synth_1 to finish...

*** Running vivado
    with args -log One_Digit_xup_inv_0_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source One_Digit_xup_inv_0_5.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source One_Digit_xup_inv_0_5.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP One_Digit_xup_inv_0_5, cache-ID = df9703f2dbb36d6e.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 18:31:53 2020...
[Thu Feb  6 18:31:56 2020] One_Digit_xup_inv_0_5_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.008 ; gain = 0.000
wait_on_run One_Digit_xup_and3_0_0_synth_1
[Thu Feb  6 18:31:56 2020] Waiting for One_Digit_xup_and3_0_0_synth_1 to finish...
[Thu Feb  6 18:32:01 2020] Waiting for One_Digit_xup_and3_0_0_synth_1 to finish...

*** Running vivado
    with args -log One_Digit_xup_and3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source One_Digit_xup_and3_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source One_Digit_xup_and3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP One_Digit_xup_and3_0_0, cache-ID = 62f197334b6cce0c.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 18:31:59 2020...
[Thu Feb  6 18:32:01 2020] One_Digit_xup_and3_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.008 ; gain = 0.000
wait_on_run One_Digit_xup_and4_0_0_synth_1
[Thu Feb  6 18:32:01 2020] Waiting for One_Digit_xup_and4_0_0_synth_1 to finish...
[Thu Feb  6 18:32:10 2020] Waiting for One_Digit_xup_and4_0_0_synth_1 to finish...
[Thu Feb  6 18:32:15 2020] Waiting for One_Digit_xup_and4_0_0_synth_1 to finish...
[Thu Feb  6 18:32:22 2020] Waiting for One_Digit_xup_and4_0_0_synth_1 to finish...

*** Running vivado
    with args -log One_Digit_xup_and4_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source One_Digit_xup_and4_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source One_Digit_xup_and4_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top One_Digit_xup_and4_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 988 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 403.176 ; gain = 99.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and4_0_0' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and4_0_0/synth/One_Digit_xup_and4_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and4' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v:5]
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and4' (1#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and4_0_0' (2#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and4_0_0/synth/One_Digit_xup_and4_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 458.906 ; gain = 155.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 458.906 ; gain = 155.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 458.906 ; gain = 155.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 458.906 ; gain = 155.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |     1|
|2     |  inst   |xup_and4 |     1|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 577.320 ; gain = 273.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 685.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 685.539 ; gain = 393.297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 685.539 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and4_0_0_synth_1/One_Digit_xup_and4_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.223 ; gain = 426.684
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP One_Digit_xup_and4_0_0, cache-ID = 2c76654813297616
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.539 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_and4_0_0_synth_1/One_Digit_xup_and4_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file One_Digit_xup_and4_0_0_utilization_synth.rpt -pb One_Digit_xup_and4_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 18:32:23 2020...
[Thu Feb  6 18:32:28 2020] One_Digit_xup_and4_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1336.008 ; gain = 0.000
wait_on_run One_Digit_xup_xor2_0_0_synth_1
[Thu Feb  6 18:32:28 2020] Waiting for One_Digit_xup_xor2_0_0_synth_1 to finish...
[Thu Feb  6 18:32:33 2020] Waiting for One_Digit_xup_xor2_0_0_synth_1 to finish...
[Thu Feb  6 18:32:39 2020] Waiting for One_Digit_xup_xor2_0_0_synth_1 to finish...

*** Running vivado
    with args -log One_Digit_xup_xor2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source One_Digit_xup_xor2_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source One_Digit_xup_xor2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top One_Digit_xup_xor2_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6948 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 403.215 ; gain = 99.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_xor2_0_0' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_xor2_0_0/synth/One_Digit_xup_xor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_xor2' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_xor2' (1#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_xor2_0_0' (2#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_xor2_0_0/synth/One_Digit_xup_xor2_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 458.492 ; gain = 154.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 458.492 ; gain = 154.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 458.492 ; gain = 154.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 458.492 ; gain = 154.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 574.105 ; gain = 270.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 685.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 685.250 ; gain = 392.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 685.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_xor2_0_0_synth_1/One_Digit_xup_xor2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1113.359 ; gain = 428.109
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP One_Digit_xup_xor2_0_0, cache-ID = 1701ae5e74a3a16f
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1116.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/One_Digit_xup_xor2_0_0_synth_1/One_Digit_xup_xor2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file One_Digit_xup_xor2_0_0_utilization_synth.rpt -pb One_Digit_xup_xor2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 18:32:34 2020...
[Thu Feb  6 18:32:39 2020] One_Digit_xup_xor2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.008 ; gain = 0.000
wait_on_run One_Digit_xup_xor2_0_1_synth_1
[Thu Feb  6 18:32:39 2020] Waiting for One_Digit_xup_xor2_0_1_synth_1 to finish...
[Thu Feb  6 18:32:44 2020] Waiting for One_Digit_xup_xor2_0_1_synth_1 to finish...

*** Running vivado
    with args -log One_Digit_xup_xor2_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source One_Digit_xup_xor2_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source One_Digit_xup_xor2_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP One_Digit_xup_xor2_0_1, cache-ID = 1701ae5e74a3a16f.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 18:32:41 2020...
[Thu Feb  6 18:32:44 2020] One_Digit_xup_xor2_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.008 ; gain = 0.000
wait_on_run One_Digit_xup_or2_1_0_synth_1
[Thu Feb  6 18:32:44 2020] Waiting for One_Digit_xup_or2_1_0_synth_1 to finish...
[Thu Feb  6 18:32:50 2020] Waiting for One_Digit_xup_or2_1_0_synth_1 to finish...

*** Running vivado
    with args -log One_Digit_xup_or2_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source One_Digit_xup_or2_1_0.tcl

[Thu Feb  6 18:32:50 2020] One_Digit_xup_or2_1_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.008 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: One_Digit_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1416.141 ; gain = 80.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'One_Digit_wrapper' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'One_Digit' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:13]
INFO: [Synth 8-6157] synthesizing module 'Seg_Decoder_imp_DC9LPB' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:86]
INFO: [Synth 8-6157] synthesizing module 'segment_A_imp_1OLKCKE' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:294]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and3_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and3_0_0' (1#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and4_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and4_0_0' (2#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_0_0' (3#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_1_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_1_0' (4#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_2_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_2_0' (5#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_3_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_3_0' (6#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_4_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_4_0' (7#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_or2_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_or2_0_0' (8#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_A_imp_1OLKCKE' (9#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:294]
INFO: [Synth 8-6157] synthesizing module 'segment_B_imp_DOLBQ5' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:356]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and2_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and2_0_0' (10#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_xor2_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_xor2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_xor2_0_0' (11#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_xor2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_B_imp_DOLBQ5' (12#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:356]
INFO: [Synth 8-6157] synthesizing module 'segment_C_imp_1PR89LV' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:386]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and3_0_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and3_0_1' (13#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_0_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_0_1' (14#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_1_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_1_1' (15#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_C_imp_1PR89LV' (16#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:386]
INFO: [Synth 8-6157] synthesizing module 'segment_D_imp_GQEHNE' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:420]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and2_0_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and2_0_1' (17#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and4_0_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and4_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and4_0_1' (18#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and4_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_0_2' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_0_2' (19#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_1_2' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_1_2' (20#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_2_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_2_1' (21#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_3_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_3_1' (22#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_3_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_or2_0_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_or2_0_1' (23#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_xor2_0_1' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_xor2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_xor2_0_1' (24#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_xor2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_D_imp_GQEHNE' (25#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:420]
INFO: [Synth 8-6157] synthesizing module 'segment_E_imp_1MP3OX0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:482]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and2_0_2' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and2_0_2' (26#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_0_3' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_0_3' (27#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_or2_0_2' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_or2_0_2' (28#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_E_imp_1MP3OX0' (29#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:482]
INFO: [Synth 8-6157] synthesizing module 'segment_F_imp_FQO99J' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:516]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and2_0_3' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and2_0_3' (30#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and2_1_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and2_1_0' (31#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and2_2_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and2_2_0' (32#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and2_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_0_4' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_0_4' (33#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_2_2' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_2_2' (34#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_or2_0_3' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_or2_0_3' (35#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_or2_1_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_or2_1_0' (36#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_F_imp_FQO99J' (37#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:516]
INFO: [Synth 8-6157] synthesizing module 'segment_G_imp_1NSB461' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:573]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and3_0_2' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and3_0_2' (38#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_and3_1_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_and3_1_0' (39#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_and3_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_0_5' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_0_5' (40#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_1_3' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_1_3' (41#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_1_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_inv_2_3' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_inv_2_3' (42#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_inv_2_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_or2_0_4' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_or2_0_4' (43#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_or2_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_G_imp_1NSB461' (44#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:573]
INFO: [Synth 8-6155] done synthesizing module 'Seg_Decoder_imp_DC9LPB' (45#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:86]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_c_counter_binary_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_c_counter_binary_0_0' (46#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_divide_1Hz_imp_47MCH8' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:174]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_0_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_0_0' (47#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_1_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_1_0' (48#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_10_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_10_0' (49#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_10_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_11_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_11_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_11_0' (50#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_11_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_12_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_12_0' (51#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_12_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_13_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_13_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_13_0' (52#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_13_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_14_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_14_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_14_0' (53#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_14_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_15_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_15_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_15_0' (54#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_15_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_16_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_16_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_16_0' (55#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_16_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_17_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_17_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_17_0' (56#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_17_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_18_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_18_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_18_0' (57#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_18_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_19_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_19_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_19_0' (58#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_19_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_2_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_2_0' (59#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_20_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_20_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_20_0' (60#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_20_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_21_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_21_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_21_0' (61#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_21_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_22_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_22_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_22_0' (62#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_22_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_23_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_23_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_23_0' (63#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_23_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_24_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_24_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_24_0' (64#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_24_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_25_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_25_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_25_0' (65#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_25_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_26_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_26_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_26_0' (66#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_26_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_3_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_3_0' (67#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_4_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_4_0' (68#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_5_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_5_0' (69#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_6_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_6_0' (70#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_7_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_7_0' (71#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_8_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_8_0' (72#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xup_clk_divider_9_0' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xup_clk_divider_9_0' (73#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/.Xil/Vivado-12020-KEN344-03/realtime/One_Digit_xup_clk_divider_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_divide_1Hz_imp_47MCH8' (74#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:174]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xlslice_0_1' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_1/synth/One_Digit_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (75#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xlslice_0_1' (76#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_1/synth/One_Digit_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xlslice_0_2' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_2/synth/One_Digit_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xlslice_0_2' (77#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_2/synth/One_Digit_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xlslice_0_3' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_3/synth/One_Digit_xlslice_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xlslice_0_3' (78#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_3/synth/One_Digit_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'One_Digit_xlslice_0_4' [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_4/synth/One_Digit_xlslice_0_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_xlslice_0_4' (79#1) [c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xlslice_0_4/synth/One_Digit_xlslice_0_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit' (80#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'One_Digit_wrapper' (81#1) [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1458.410 ; gain = 122.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1458.410 ; gain = 122.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1458.410 ; gain = 122.402
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_c_counter_binary_0_0/One_Digit_c_counter_binary_0_0.dcp' for cell 'One_Digit_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_0_0/One_Digit_xup_and3_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and4_0_0/One_Digit_xup_and4_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_0/One_Digit_xup_inv_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_0/One_Digit_xup_inv_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_0/One_Digit_xup_inv_2_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_3_0/One_Digit_xup_inv_3_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_4_0/One_Digit_xup_inv_4_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_0/One_Digit_xup_or2_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_0/One_Digit_xup_and2_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_B/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_xor2_0_0/One_Digit_xup_xor2_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_B/xup_xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_0_1/One_Digit_xup_and3_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_C/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_1/One_Digit_xup_inv_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_C/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_1/One_Digit_xup_inv_1_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_C/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_1/One_Digit_xup_and2_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and4_0_1/One_Digit_xup_and4_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_2/One_Digit_xup_inv_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_2/One_Digit_xup_inv_1_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_1/One_Digit_xup_inv_2_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_3_1/One_Digit_xup_inv_3_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_1/One_Digit_xup_or2_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_xor2_0_1/One_Digit_xup_xor2_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_2/One_Digit_xup_and2_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_E/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_3/One_Digit_xup_inv_0_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_E/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_2/One_Digit_xup_or2_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_E/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_3/One_Digit_xup_and2_0_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_1_0/One_Digit_xup_and2_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_and2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_2_0/One_Digit_xup_and2_2_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_and2_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_4/One_Digit_xup_inv_0_4.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_2/One_Digit_xup_inv_2_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_3/One_Digit_xup_or2_0_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_1_0/One_Digit_xup_or2_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_or2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_0_2/One_Digit_xup_and3_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_1_0/One_Digit_xup_and3_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_5/One_Digit_xup_inv_0_5.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_3/One_Digit_xup_inv_1_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_3/One_Digit_xup_inv_2_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_4/One_Digit_xup_or2_0_4.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_0_0/One_Digit_xup_clk_divider_0_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_1_0/One_Digit_xup_clk_divider_1_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_10_0/One_Digit_xup_clk_divider_10_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_11_0/One_Digit_xup_clk_divider_11_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_12_0/One_Digit_xup_clk_divider_12_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_13_0/One_Digit_xup_clk_divider_13_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_14_0/One_Digit_xup_clk_divider_14_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_15_0/One_Digit_xup_clk_divider_15_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_16_0/One_Digit_xup_clk_divider_16_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_17_0/One_Digit_xup_clk_divider_17_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_17'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_18_0/One_Digit_xup_clk_divider_18_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_18'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_19_0/One_Digit_xup_clk_divider_19_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_19'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_2_0/One_Digit_xup_clk_divider_2_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_20_0/One_Digit_xup_clk_divider_20_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_20'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_21_0/One_Digit_xup_clk_divider_21_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_21'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_22_0/One_Digit_xup_clk_divider_22_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_22'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_23_0/One_Digit_xup_clk_divider_23_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_23'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_24_0/One_Digit_xup_clk_divider_24_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_24'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_25_0/One_Digit_xup_clk_divider_25_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_25'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_26_0/One_Digit_xup_clk_divider_26_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_26'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_3_0/One_Digit_xup_clk_divider_3_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_4_0/One_Digit_xup_clk_divider_4_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_5_0/One_Digit_xup_clk_divider_5_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_6_0/One_Digit_xup_clk_divider_6_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_7_0/One_Digit_xup_clk_divider_7_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_8_0/One_Digit_xup_clk_divider_8_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_9_0/One_Digit_xup_clk_divider_9_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_9'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 7 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'clkout'. [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'clkout'. [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc:4]
Finished Parsing XDC File [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/One_Digit_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1767.371 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1767.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.832 ; gain = 473.824
236 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1809.832 ; gain = 473.824
set_property IOSTANDARD LVCMOS33 [get_ports [list A]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B]]
set_property IOSTANDARD LVCMOS33 [get_ports [list C]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clkin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D]]
set_property IOSTANDARD LVCMOS33 [get_ports [list E]]
set_property IOSTANDARD LVCMOS33 [get_ports [list F]]
set_property IOSTANDARD LVCMOS33 [get_ports [list G]]
set_property package_pin "" [get_ports [list  G]]
place_ports G W7
set_property package_pin "" [get_ports [list  F]]
set_property package_pin "" [get_ports [list  A]]
set_property package_pin "" [get_ports [list  G]]
place_ports A W7
place_ports B W6
place_ports C U8
place_ports D V8
place_ports E U5
place_ports F V5
place_ports G U7
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1809.832 ; gain = 0.000
close_design
launch_runs impl_1 -jobs 4
[Thu Feb  6 18:37:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  6 18:38:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/One_Digit.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/Decade_counter.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/One_Digit.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/One_Digit.protoinst for the following reason(s):
There are no instances of module "One_Digit" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Decade_counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Decade_counter.protoinst for the following reason(s):
There are no instances of module "Decade_counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2421.828 ; gain = 488.141
set_property top One_Digit_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'One_Digit_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj One_Digit_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ipshared/4c27/xup_clk_divider.srcs/sources_1/new/xup_clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_15_0/sim/One_Digit_xup_clk_divider_15_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_15_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_2_0/sim/One_Digit_xup_clk_divider_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_16_0/sim/One_Digit_xup_clk_divider_16_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_16_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_3_0/sim/One_Digit_xup_clk_divider_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_17_0/sim/One_Digit_xup_clk_divider_17_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_17_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_4_0/sim/One_Digit_xup_clk_divider_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_18_0/sim/One_Digit_xup_clk_divider_18_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_18_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_5_0/sim/One_Digit_xup_clk_divider_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_19_0/sim/One_Digit_xup_clk_divider_19_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_19_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_6_0/sim/One_Digit_xup_clk_divider_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_7_0/sim/One_Digit_xup_clk_divider_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_20_0/sim/One_Digit_xup_clk_divider_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_8_0/sim/One_Digit_xup_clk_divider_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_21_0/sim/One_Digit_xup_clk_divider_21_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_21_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_9_0/sim/One_Digit_xup_clk_divider_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_22_0/sim/One_Digit_xup_clk_divider_22_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_22_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_10_0/sim/One_Digit_xup_clk_divider_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_23_0/sim/One_Digit_xup_clk_divider_23_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_23_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_11_0/sim/One_Digit_xup_clk_divider_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_24_0/sim/One_Digit_xup_clk_divider_24_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_24_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_12_0/sim/One_Digit_xup_clk_divider_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_25_0/sim/One_Digit_xup_clk_divider_25_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_25_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_13_0/sim/One_Digit_xup_clk_divider_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_0_0/sim/One_Digit_xup_clk_divider_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_26_0/sim/One_Digit_xup_clk_divider_26_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_26_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_14_0/sim/One_Digit_xup_clk_divider_14_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_14_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_clk_divider_1_0/sim/One_Digit_xup_clk_divider_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_clk_divider_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_c_counter_binary_0_0/One_Digit_c_counter_binary_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module One_Digit_c_counter_binary_0_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and3_0_0/sim/One_Digit_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and4_0_0/sim/One_Digit_xup_and4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_0_0/sim/One_Digit_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_1_0/sim/One_Digit_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_2_0/sim/One_Digit_xup_inv_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_3_0/sim/One_Digit_xup_inv_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_4_0/sim/One_Digit_xup_inv_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_or2_0_0/sim/One_Digit_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and2_0_0/sim/One_Digit_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_xor2_0_0/sim/One_Digit_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and3_0_1/sim/One_Digit_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_0_1/sim/One_Digit_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_1_1/sim/One_Digit_xup_inv_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and2_0_1/sim/One_Digit_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and4_0_1/sim/One_Digit_xup_and4_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and4_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_0_2/sim/One_Digit_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_1_2/sim/One_Digit_xup_inv_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_2_1/sim/One_Digit_xup_inv_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_3_1/sim/One_Digit_xup_inv_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_or2_0_1/sim/One_Digit_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_xor2_0_1/sim/One_Digit_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and2_0_2/sim/One_Digit_xup_and2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_0_3/sim/One_Digit_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_or2_0_2/sim/One_Digit_xup_or2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_or2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and2_0_3/sim/One_Digit_xup_and2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and2_1_0/sim/One_Digit_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and2_2_0/sim/One_Digit_xup_and2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_0_4/sim/One_Digit_xup_inv_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_2_2/sim/One_Digit_xup_inv_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_or2_0_3/sim/One_Digit_xup_or2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_or2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_or2_1_0/sim/One_Digit_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and3_0_2/sim/One_Digit_xup_and3_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and3_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_and3_1_0/sim/One_Digit_xup_and3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_and3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_0_5/sim/One_Digit_xup_inv_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_1_3/sim/One_Digit_xup_inv_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_inv_2_3/sim/One_Digit_xup_inv_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_inv_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xup_or2_0_4/sim/One_Digit_xup_or2_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xup_or2_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xlslice_0_1/sim/One_Digit_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xlslice_0_2/sim/One_Digit_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xlslice_0_3/sim/One_Digit_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/ip/One_Digit_xlslice_0_4/sim/One_Digit_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/One_Digit/sim/One_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit
INFO: [VRFC 10-311] analyzing module Seg_Decoder_imp_DC9LPB
INFO: [VRFC 10-311] analyzing module clk_divide_1Hz_imp_47MCH8
INFO: [VRFC 10-311] analyzing module segment_A_imp_1OLKCKE
INFO: [VRFC 10-311] analyzing module segment_B_imp_DOLBQ5
INFO: [VRFC 10-311] analyzing module segment_C_imp_1PR89LV
INFO: [VRFC 10-311] analyzing module segment_D_imp_GQEHNE
INFO: [VRFC 10-311] analyzing module segment_E_imp_1MP3OX0
INFO: [VRFC 10-311] analyzing module segment_F_imp_FQO99J
INFO: [VRFC 10-311] analyzing module segment_G_imp_1NSB461
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Digit_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2428.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot One_Digit_wrapper_behav xil_defaultlib.One_Digit_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and3(DELAY=0)
Compiling module xil_defaultlib.One_Digit_xup_and3_0_0
Compiling module xil_defaultlib.xup_and4(DELAY=0)
Compiling module xil_defaultlib.One_Digit_xup_and4_0_0
Compiling module xil_defaultlib.xup_inv(DELAY=0)
Compiling module xil_defaultlib.One_Digit_xup_inv_0_0
Compiling module xil_defaultlib.One_Digit_xup_inv_1_0
Compiling module xil_defaultlib.One_Digit_xup_inv_2_0
Compiling module xil_defaultlib.One_Digit_xup_inv_3_0
Compiling module xil_defaultlib.One_Digit_xup_inv_4_0
Compiling module xil_defaultlib.xup_or2(DELAY=0)
Compiling module xil_defaultlib.One_Digit_xup_or2_0_0
Compiling module xil_defaultlib.segment_A_imp_1OLKCKE
Compiling module xil_defaultlib.xup_and2(DELAY=0)
Compiling module xil_defaultlib.One_Digit_xup_and2_0_0
Compiling module xil_defaultlib.xup_xor2(DELAY=0)
Compiling module xil_defaultlib.One_Digit_xup_xor2_0_0
Compiling module xil_defaultlib.segment_B_imp_DOLBQ5
Compiling module xil_defaultlib.One_Digit_xup_and3_0_1
Compiling module xil_defaultlib.One_Digit_xup_inv_0_1
Compiling module xil_defaultlib.One_Digit_xup_inv_1_1
Compiling module xil_defaultlib.segment_C_imp_1PR89LV
Compiling module xil_defaultlib.One_Digit_xup_and2_0_1
Compiling module xil_defaultlib.One_Digit_xup_and4_0_1
Compiling module xil_defaultlib.One_Digit_xup_inv_0_2
Compiling module xil_defaultlib.One_Digit_xup_inv_1_2
Compiling module xil_defaultlib.One_Digit_xup_inv_2_1
Compiling module xil_defaultlib.One_Digit_xup_inv_3_1
Compiling module xil_defaultlib.One_Digit_xup_or2_0_1
Compiling module xil_defaultlib.One_Digit_xup_xor2_0_1
Compiling module xil_defaultlib.segment_D_imp_GQEHNE
Compiling module xil_defaultlib.One_Digit_xup_and2_0_2
Compiling module xil_defaultlib.One_Digit_xup_inv_0_3
Compiling module xil_defaultlib.One_Digit_xup_or2_0_2
Compiling module xil_defaultlib.segment_E_imp_1MP3OX0
Compiling module xil_defaultlib.One_Digit_xup_and2_0_3
Compiling module xil_defaultlib.One_Digit_xup_and2_1_0
Compiling module xil_defaultlib.One_Digit_xup_and2_2_0
Compiling module xil_defaultlib.One_Digit_xup_inv_0_4
Compiling module xil_defaultlib.One_Digit_xup_inv_2_2
Compiling module xil_defaultlib.One_Digit_xup_or2_0_3
Compiling module xil_defaultlib.One_Digit_xup_or2_1_0
Compiling module xil_defaultlib.segment_F_imp_FQO99J
Compiling module xil_defaultlib.One_Digit_xup_and3_0_2
Compiling module xil_defaultlib.One_Digit_xup_and3_1_0
Compiling module xil_defaultlib.One_Digit_xup_inv_0_5
Compiling module xil_defaultlib.One_Digit_xup_inv_1_3
Compiling module xil_defaultlib.One_Digit_xup_inv_2_3
Compiling module xil_defaultlib.One_Digit_xup_or2_0_4
Compiling module xil_defaultlib.segment_G_imp_1NSB461
Compiling module xil_defaultlib.Seg_Decoder_imp_DC9LPB
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0_c...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0_c...
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0_c...
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0_c...
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0_c...
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0_c...
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0_c...
Compiling module xil_defaultlib.One_Digit_c_counter_binary_0_0
Compiling module xil_defaultlib.xup_clk_divider
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_0_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_1_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_10_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_11_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_12_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_13_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_14_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_15_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_16_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_17_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_18_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_19_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_2_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_20_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_21_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_22_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_23_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_24_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_25_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_26_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_3_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_4_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_5_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_6_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_7_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_8_0
Compiling module xil_defaultlib.One_Digit_xup_clk_divider_9_0
Compiling module xil_defaultlib.clk_divide_1Hz_imp_47MCH8
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.One_Digit_xlslice_0_1
Compiling module xil_defaultlib.One_Digit_xlslice_0_2
Compiling module xil_defaultlib.One_Digit_xlslice_0_3
Compiling module xil_defaultlib.One_Digit_xlslice_0_4
Compiling module xil_defaultlib.One_Digit
Compiling module xil_defaultlib.One_Digit_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot One_Digit_wrapper_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/One_Digit_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/One_Digit_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  6 18:43:02 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  6 18:43:02 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "One_Digit_wrapper_behav -key {Behavioral:sim_1:Functional:One_Digit_wrapper} -tclbatch {One_Digit_wrapper.tcl} -protoinst "protoinst_files/One_Digit.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/Decade_counter.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/One_Digit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter_2bit.protoinst for the following reason(s):
There are no instances of module "counter_2bit" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Decade_counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Decade_counter.protoinst for the following reason(s):
There are no instances of module "Decade_counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source One_Digit_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'One_Digit_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2799.430 ; gain = 371.168
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/Seg_Decoder.bd}
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd}
make_wrapper -files [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/Seg_Decoder.bd] -top
INFO: [BD 41-1662] The design 'Seg_Decoder.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/synth/Seg_Decoder.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/sim/Seg_Decoder.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/hdl/Seg_Decoder_wrapper.v
add_files -norecurse C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Seg_Decoder/hdl/Seg_Decoder_wrapper.v
update_compile_order -fileset sources_1
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3} CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_3]
endgroup
save_bd_design
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\One_Digit\One_Digit.bd> 
Wrote  : <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ui/bd_4776f534.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1

launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\One_Digit\One_Digit.bd> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/sim/One_Digit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hdl/One_Digit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_and4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_B/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_B/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_and4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_or2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hw_handoff/One_Digit.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/hw_handoff/One_Digit_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/synth/One_Digit.hwdef
[Thu Feb  6 18:57:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  6 18:58:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  6 18:59:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 19:13:09 2020...
