(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-08-19T17:16:13Z")
 (DESIGN "lesgo_g6")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "lesgo_g6")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb p_controller_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_creg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb color_sensor_ready_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_b_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_f_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_r_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_l_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_l_posedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_r_posedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_side_posedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_0.main_7 (5.032:5.032:5.032))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_1.main_7 (5.044:5.044:5.044))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_7 (4.008:4.008:4.008))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_0.main_6 (3.430:3.430:3.430))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_1.main_6 (3.443:3.443:3.443))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_6 (2.535:2.535:2.535))
    (INTERCONNECT MODIN12_0.q MODIN12_0.main_5 (2.964:2.964:2.964))
    (INTERCONNECT MODIN12_0.q MODIN12_1.main_5 (2.969:2.969:2.969))
    (INTERCONNECT MODIN12_0.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_5 (2.855:2.855:2.855))
    (INTERCONNECT MODIN12_1.q MODIN12_0.main_4 (2.845:2.845:2.845))
    (INTERCONNECT MODIN12_1.q MODIN12_1.main_4 (2.839:2.839:2.839))
    (INTERCONNECT MODIN12_1.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_4 (2.838:2.838:2.838))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_0.main_7 (4.614:4.614:4.614))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_1.main_7 (5.141:5.141:5.141))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_7 (5.146:5.146:5.146))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_0.main_6 (5.755:5.755:5.755))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_1.main_6 (4.323:4.323:4.323))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_6 (4.324:4.324:4.324))
    (INTERCONNECT MODIN6_0.q MODIN6_0.main_5 (2.301:2.301:2.301))
    (INTERCONNECT MODIN6_0.q MODIN6_1.main_5 (4.703:4.703:4.703))
    (INTERCONNECT MODIN6_0.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_5 (4.146:4.146:4.146))
    (INTERCONNECT MODIN6_1.q MODIN6_0.main_4 (3.547:3.547:3.547))
    (INTERCONNECT MODIN6_1.q MODIN6_1.main_4 (2.912:2.912:2.912))
    (INTERCONNECT MODIN6_1.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_4 (2.917:2.917:2.917))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_0.main_7 (4.148:4.148:4.148))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_1.main_7 (7.665:7.665:7.665))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_7 (7.100:7.100:7.100))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_0.main_6 (2.627:2.627:2.627))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_1.main_6 (4.873:4.873:4.873))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_6 (4.319:4.319:4.319))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_5 (2.765:2.765:2.765))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_5 (2.777:2.777:2.777))
    (INTERCONNECT MODIN9_0.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_5 (3.662:3.662:3.662))
    (INTERCONNECT MODIN9_1.q MODIN9_0.main_4 (2.808:2.808:2.808))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_4 (2.803:2.803:2.803))
    (INTERCONNECT MODIN9_1.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_4 (3.695:3.695:3.695))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_f_isr.interrupt (7.078:7.078:7.078))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN12_0.main_0 (12.792:12.792:12.792))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN12_1.main_0 (12.929:12.929:12.929))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN6_0.main_3 (5.829:5.829:5.829))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN6_1.main_3 (7.519:7.519:7.519))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN9_0.main_0 (15.607:15.607:15.607))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN9_1.main_0 (6.701:6.701:6.701))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_3 (14.049:14.049:14.049))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.reset (6.746:6.746:6.746))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.542:8.542:8.542))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (7.584:7.584:7.584))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:timer_enable\\.main_5 (7.519:7.519:7.519))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:trig_disable\\.main_3 (14.049:14.049:14.049))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_0 (14.762:14.762:14.762))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.reset (14.727:14.727:14.727))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (5.821:5.821:5.821))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (5.817:5.817:5.817))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:timer_enable\\.main_0 (14.762:14.762:14.762))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:trig_disable\\.main_0 (15.607:15.607:15.607))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_0 (15.968:15.968:15.968))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_0 (10.739:10.739:10.739))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_0 (14.970:14.970:14.970))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.reset (15.535:15.535:15.535))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (12.697:12.697:12.697))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (13.257:13.257:13.257))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:timer_enable\\.main_0 (14.970:14.970:14.970))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:trig_disable\\.main_0 (15.968:15.968:15.968))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_0 (11.379:11.379:11.379))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.reset (12.933:12.933:12.933))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (12.265:12.265:12.265))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (12.590:12.590:12.590))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:timer_enable\\.main_0 (12.792:12.792:12.792))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:trig_disable\\.main_0 (11.379:11.379:11.379))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp us_trigger\(0\).pin_input (4.031:4.031:4.031))
    (INTERCONNECT us_f_echo\(0\).fb MODIN9_0.main_1 (12.082:12.082:12.082))
    (INTERCONNECT us_f_echo\(0\).fb MODIN9_1.main_1 (7.804:7.804:7.804))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.804:7.804:7.804))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_1 (11.234:11.234:11.234))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capture_last\\.main_0 (7.804:7.804:7.804))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:run_mode\\.main_0 (11.234:11.234:11.234))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:timer_enable\\.main_1 (11.234:11.234:11.234))
    (INTERCONNECT us_r_echo\(0\).fb MODIN12_0.main_1 (9.095:9.095:9.095))
    (INTERCONNECT us_r_echo\(0\).fb MODIN12_1.main_1 (9.530:9.530:9.530))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_0 (9.530:9.530:9.530))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_1 (10.055:10.055:10.055))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capture_last\\.main_0 (9.530:9.530:9.530))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:run_mode\\.main_0 (10.055:10.055:10.055))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:timer_enable\\.main_1 (9.095:9.095:9.095))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_35.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\).fb MODIN6_0.main_0 (8.380:8.380:8.380))
    (INTERCONNECT us_b_echo\(0\).fb MODIN6_1.main_0 (7.619:7.619:7.619))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.576:7.576:7.576))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_0 (7.576:7.576:7.576))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capture_last\\.main_0 (8.380:8.380:8.380))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:run_mode\\.main_0 (8.380:8.380:8.380))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:timer_enable\\.main_0 (7.619:7.619:7.619))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_b_isr.interrupt (5.433:5.433:5.433))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_l_isr.interrupt (5.465:5.465:5.465))
    (INTERCONNECT motor_l_phaseB\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.689:4.689:4.689))
    (INTERCONNECT motor_l_phaseA\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.570:6.570:6.570))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.interrupt color_sensor_ready_isr.interrupt (7.768:7.768:7.768))
    (INTERCONNECT motor_r_phaseA\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.085:6.085:6.085))
    (INTERCONNECT motor_r_phaseB\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.197:6.197:6.197))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_r_quaddec\:isr\\.interrupt (5.590:5.590:5.590))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_l_quaddec\:isr\\.interrupt (7.149:7.149:7.149))
    (INTERCONNECT \\motor_r_pwm\:PWMHW\\.cmp motor_r_en\(0\).pin_input (8.479:8.479:8.479))
    (INTERCONNECT \\motor_l_pwm\:PWMHW\\.cmp motor_l_en\(0\).pin_input (7.862:7.862:7.862))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_0 (4.681:4.681:4.681))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:reload\\.main_0 (4.681:4.681:4.681))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.050:4.050:4.050))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.reset (9.225:9.225:9.225))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.ar_0 (8.500:8.500:8.500))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (8.565:8.565:8.565))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (9.112:9.112:9.112))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:status_0\\.ar_0 (8.500:8.500:8.500))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.ar_0 (8.500:8.500:8.500))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_0 (6.680:6.680:6.680))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:prevCapture\\.main_0 (6.680:6.680:6.680))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:reload\\.main_1 (6.680:6.680:6.680))
    (INTERCONNECT \\p_controller_timer\:TimerHW\\.irq p_controller_isr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_enable\\.main_3 (4.583:4.583:4.583))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_stored_i\\.main_0 (4.583:4.583:4.583))
    (INTERCONNECT Net_544.q Tx_1\(0\).pin_input (6.660:6.660:6.660))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (6.220:6.220:6.220))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (6.220:6.220:6.220))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (4.610:4.610:4.610))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (6.220:6.220:6.220))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (8.602:8.602:8.602))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (8.049:8.049:8.049))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (8.602:8.602:8.602))
    (INTERCONNECT ir_l_out\(0\).fb Net_6483.main_0 (5.268:5.268:5.268))
    (INTERCONNECT Net_6464.q ir_l_posedge_isr.interrupt (7.921:7.921:7.921))
    (INTERCONNECT ir_r_out\(0\).fb Net_6510.main_0 (5.222:5.222:5.222))
    (INTERCONNECT Net_6472.q ir_r_posedge_isr.interrupt (7.786:7.786:7.786))
    (INTERCONNECT ir_side_out\(0\).fb Net_6521.main_0 (7.527:7.527:7.527))
    (INTERCONNECT Net_6478.q ir_side_posedge_isr.interrupt (7.797:7.797:7.797))
    (INTERCONNECT Net_6483.q Net_6464.main_1 (5.694:5.694:5.694))
    (INTERCONNECT Net_6483.q \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (5.694:5.694:5.694))
    (INTERCONNECT Net_6483.q \\ir_l_sreg\:sts\:sts_reg\\.status_0 (6.190:6.190:6.190))
    (INTERCONNECT Net_6510.q Net_6472.main_1 (3.781:3.781:3.781))
    (INTERCONNECT Net_6510.q \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (3.781:3.781:3.781))
    (INTERCONNECT Net_6510.q \\ir_r_sreg\:sts\:sts_reg\\.status_0 (6.067:6.067:6.067))
    (INTERCONNECT Net_6521.q Net_6478.main_1 (2.773:2.773:2.773))
    (INTERCONNECT Net_6521.q \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.773:2.773:2.773))
    (INTERCONNECT Net_6521.q \\ir_side_sreg\:sts\:sts_reg\\.status_0 (2.794:2.794:2.794))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6464.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6472.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6478.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6483.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6510.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6521.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.060:5.060:5.060))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_1 (5.991:5.991:5.991))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capture_last\\.main_0 (5.060:5.060:5.060))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_1 (5.060:5.060:5.060))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_1 (6.010:6.010:6.010))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:run_mode\\.main_0 (5.991:5.991:5.991))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:timer_enable\\.main_1 (6.010:6.010:6.010))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_r_isr.interrupt (8.648:8.648:8.648))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.613:2.613:2.613))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.613:2.613:2.613))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (2.613:2.613:2.613))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.379:3.379:3.379))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (3.379:3.379:3.379))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.641:2.641:2.641))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (2.641:2.641:2.641))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (3.391:3.391:3.391))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (3.391:3.391:3.391))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (3.556:3.556:3.556))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (3.556:3.556:3.556))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (4.604:4.604:4.604))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (3.556:3.556:3.556))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (3.556:3.556:3.556))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.055:4.055:4.055))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (3.051:3.051:3.051))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.051:3.051:3.051))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (3.068:3.068:3.068))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.051:3.051:3.051))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (3.045:3.045:3.045))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (3.045:3.045:3.045))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.062:3.062:3.062))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (3.045:3.045:3.045))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.036:3.036:3.036))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (3.036:3.036:3.036))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (3.056:3.056:3.056))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.036:3.036:3.036))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.892:2.892:2.892))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.883:2.883:2.883))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (4.344:4.344:4.344))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (3.406:3.406:3.406))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.652:2.652:2.652))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.912:2.912:2.912))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (4.028:4.028:4.028))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (4.733:4.733:4.733))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (4.733:4.733:4.733))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (4.028:4.028:4.028))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (4.733:4.733:4.733))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.028:4.028:4.028))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (4.733:4.733:4.733))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.738:4.738:4.738))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.585:2.585:2.585))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.585:2.585:2.585))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.585:2.585:2.585))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.585:2.585:2.585))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.598:2.598:2.598))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.598:2.598:2.598))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.598:2.598:2.598))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (5.235:5.235:5.235))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (4.190:4.190:4.190))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (2.637:2.637:2.637))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.931:4.931:4.931))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.931:4.931:4.931))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (4.371:4.371:4.371))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (3.099:3.099:3.099))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.123:3.123:3.123))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (3.870:3.870:3.870))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (3.870:3.870:3.870))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (3.099:3.099:3.099))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (3.099:3.099:3.099))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (3.870:3.870:3.870))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (2.601:2.601:2.601))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (4.146:4.146:4.146))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (4.836:4.836:4.836))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (4.836:4.836:4.836))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (4.146:4.146:4.146))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (4.836:4.836:4.836))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (4.146:4.146:4.146))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (4.836:4.836:4.836))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.828:4.828:4.828))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.394:4.394:4.394))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (3.822:3.822:3.822))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (3.822:3.822:3.822))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.688:4.688:4.688))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.172:4.172:4.172))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.860:4.860:4.860))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (5.752:5.752:5.752))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (5.752:5.752:5.752))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (4.172:4.172:4.172))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (4.172:4.172:4.172))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (5.752:5.752:5.752))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (4.864:4.864:4.864))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (3.707:3.707:3.707))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.707:3.707:3.707))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (3.707:3.707:3.707))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (3.488:3.488:3.488))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (3.488:3.488:3.488))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (3.488:3.488:3.488))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (2.585:2.585:2.585))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_544.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:prevCompare\\.main_0 (2.895:2.895:2.895))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:status_0\\.main_0 (2.895:2.895:2.895))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\color_sensor_counter\:CounterUDB\:count_enable\\.main_0 (2.260:2.260:2.260))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (3.475:3.475:3.475))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (3.998:3.998:3.998))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (5.087:5.087:5.087))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (5.090:5.090:5.090))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_stored_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_2 (2.231:2.231:2.231))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_1 (3.459:3.459:3.459))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_1 (4.002:4.002:4.002))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (2.704:2.704:2.704))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (2.684:2.684:2.684))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (5.277:5.277:5.277))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (4.310:4.310:4.310))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (5.238:5.238:5.238))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_3 (2.243:2.243:2.243))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_1 (2.232:2.232:2.232))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_status\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.616:3.616:3.616))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_2 (3.756:3.756:3.756))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.main_0 (4.277:4.277:4.277))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_0 (4.277:4.277:4.277))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:reload\\.main_3 (3.756:3.756:3.756))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_1 (2.227:2.227:2.227))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:reload\\.main_2 (2.227:2.227:2.227))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCompare\\.q \\color_sensor_counter\:CounterUDB\:status_0\\.main_1 (2.229:2.229:2.229))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (2.705:2.705:2.705))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (2.697:2.697:2.697))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (3.788:3.788:3.788))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (3.788:3.788:3.788))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:status_0\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (3.615:3.615:3.615))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.524:4.524:4.524))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.928:2.928:2.928))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (4.470:4.470:4.470))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_35.main_1 (2.635:2.635:2.635))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.main_0 (2.635:2.635:2.635))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:status_0\\.main_1 (3.369:3.369:3.369))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_0 (2.929:2.929:2.929))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_0 (2.929:2.929:2.929))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.q \\color_sensor_pwm\:PWMUDB\:status_0\\.main_0 (2.895:2.895:2.895))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q Net_35.main_0 (4.081:4.081:4.081))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_1 (2.623:2.623:2.623))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.478:4.478:4.478))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.021:5.021:5.021))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:status_2\\.main_0 (2.623:2.623:2.623))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_1 (2.623:2.623:2.623))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_0\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.931:2.931:2.931))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_2\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_2 (5.441:5.441:5.441))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.675:3.675:3.675))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_2 (3.487:3.487:3.487))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.602:2.602:2.602))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.603:2.603:2.603))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:status_2\\.main_1 (3.487:3.487:3.487))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_2 (3.487:3.487:3.487))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_3 (2.314:2.314:2.314))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_3 (2.314:2.314:2.314))
    (INTERCONNECT \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6464.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6472.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6478.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (6.034:6.034:6.034))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.101:3.101:3.101))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.100:3.100:3.100))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (6.699:6.699:6.699))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.811:3.811:3.811))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (3.798:3.798:3.798))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Net_1275\\.main_1 (3.798:3.798:3.798))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.614:2.614:2.614))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_530\\.main_2 (4.144:4.144:4.144))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_611\\.main_2 (4.144:4.144:4.144))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (4.584:4.584:4.584))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (5.131:5.131:5.131))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.522:4.522:4.522))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.081:6.081:6.081))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Net_1275\\.main_0 (4.522:4.522:4.522))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (7.356:7.356:7.356))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.912:2.912:2.912))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.900:2.900:2.900))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.087:4.087:4.087))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (7.463:7.463:7.463))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Net_1203_split\\.main_1 (4.124:4.124:4.124))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203_split\\.q \\motor_l_quaddec\:Net_1203\\.main_5 (2.291:2.291:2.291))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.307:4.307:4.307))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.311:4.311:4.311))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251\\.main_0 (3.229:3.229:3.229))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251_split\\.main_0 (3.523:3.523:3.523))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_530\\.main_1 (4.849:4.849:4.849))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_611\\.main_1 (4.849:4.849:4.849))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251_split\\.q \\motor_l_quaddec\:Net_1251\\.main_7 (2.295:2.295:2.295))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (5.356:5.356:5.356))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.680:3.680:3.680))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1203_split\\.main_0 (3.720:3.720:3.720))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251\\.main_1 (3.550:3.550:3.550))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251_split\\.main_1 (3.530:3.530:3.530))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1260\\.main_0 (2.626:2.626:2.626))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_2 (5.933:5.933:5.933))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_0 (3.550:3.550:3.550))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_0 (2.626:2.626:2.626))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_0 (3.734:3.734:3.734))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_530\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_611\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\motor_l_quaddec\:Net_530\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\motor_l_quaddec\:Net_611\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203\\.main_2 (5.096:5.096:5.096))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203_split\\.main_4 (5.085:5.085:5.085))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251_split\\.main_4 (2.602:2.602:2.602))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1260\\.main_1 (4.969:4.969:4.969))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_3 (5.873:5.873:5.873))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_3 (4.969:4.969:4.969))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_3 (5.096:5.096:5.096))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_0 (7.788:7.788:7.788))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_2 (7.773:7.773:7.773))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_2 (7.789:7.789:7.789))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_2 (7.771:7.771:7.771))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_1 (7.789:7.789:7.789))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (3.416:3.416:3.416))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_1 (6.701:6.701:6.701))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_1 (7.788:7.788:7.788))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_1 (3.267:3.267:3.267))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_3 (4.100:4.100:4.100))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_3 (6.780:6.780:6.780))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_3 (6.211:6.211:6.211))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_2 (6.780:6.780:6.780))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (4.645:4.645:4.645))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_2 (5.537:5.537:5.537))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_2 (3.267:3.267:3.267))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203\\.main_4 (3.590:3.590:3.590))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203_split\\.main_6 (3.579:3.579:3.579))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251\\.main_6 (4.864:4.864:4.864))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251_split\\.main_6 (4.289:4.289:4.289))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1260\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_5 (4.864:4.864:4.864))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_5 (2.618:2.618:2.618))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_5 (3.590:3.590:3.590))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203\\.main_3 (4.504:4.504:4.504))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203_split\\.main_5 (3.945:3.945:3.945))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251\\.main_5 (6.096:6.096:6.096))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251_split\\.main_5 (5.540:5.540:5.540))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1260\\.main_2 (7.012:7.012:7.012))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_4 (6.096:6.096:6.096))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_4 (7.012:7.012:7.012))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_4 (4.504:4.504:4.504))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (7.405:7.405:7.405))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (7.405:7.405:7.405))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.340:2.340:2.340))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (6.997:6.997:6.997))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (6.997:6.997:6.997))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Net_1275\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_530\\.main_2 (4.146:4.146:4.146))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_611\\.main_2 (4.146:4.146:4.146))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.767:2.767:2.767))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.795:2.795:2.795))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (7.035:7.035:7.035))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.411:4.411:4.411))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.879:5.879:5.879))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (7.784:7.784:7.784))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (7.784:7.784:7.784))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Net_1275\\.main_0 (4.411:4.411:4.411))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.326:2.326:2.326))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.134:6.134:6.134))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.599:2.599:2.599))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.599:2.599:2.599))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Net_1203_split\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203_split\\.q \\motor_r_quaddec\:Net_1203\\.main_5 (2.309:2.309:2.309))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.854:5.854:5.854))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (7.862:7.862:7.862))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251\\.main_0 (7.857:7.857:7.857))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251_split\\.main_0 (5.841:5.841:5.841))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_530\\.main_1 (9.445:9.445:9.445))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_611\\.main_1 (9.445:9.445:9.445))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251_split\\.q \\motor_r_quaddec\:Net_1251\\.main_7 (2.284:2.284:2.284))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (9.574:9.574:9.574))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.588:8.588:8.588))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1203_split\\.main_0 (5.544:5.544:5.544))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251\\.main_1 (9.143:9.143:9.143))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251_split\\.main_1 (10.128:10.128:10.128))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1260\\.main_0 (4.439:4.439:4.439))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_2 (6.613:6.613:6.613))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_0 (9.143:9.143:9.143))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_0 (4.439:4.439:4.439))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_0 (5.552:5.552:5.552))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_530\\.main_0 (6.243:6.243:6.243))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_611\\.main_0 (6.243:6.243:6.243))
    (INTERCONNECT \\motor_r_quaddec\:Net_530\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\motor_r_quaddec\:Net_611\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.907:2.907:2.907))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203\\.main_2 (9.468:9.468:9.468))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203_split\\.main_4 (10.697:10.697:10.697))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251\\.main_4 (4.084:4.084:4.084))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251_split\\.main_4 (4.078:4.078:4.078))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1260\\.main_1 (6.836:6.836:6.836))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_3 (13.528:13.528:13.528))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_3 (4.084:4.084:4.084))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_3 (6.836:6.836:6.836))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_3 (9.468:9.468:9.468))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_0 (12.161:12.161:12.161))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_2 (12.183:12.183:12.183))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_2 (11.039:11.039:11.039))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_2 (10.468:10.468:10.468))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_1 (11.039:11.039:11.039))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (3.786:3.786:3.786))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_1 (12.926:12.926:12.926))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_1 (12.161:12.161:12.161))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_1 (6.754:6.754:6.754))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_3 (6.767:6.767:6.767))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_3 (10.264:10.264:10.264))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_3 (9.700:9.700:9.700))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_2 (10.264:10.264:10.264))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (4.409:4.409:4.409))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_2 (7.671:7.671:7.671))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_2 (6.754:6.754:6.754))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203\\.main_4 (7.487:7.487:7.487))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203_split\\.main_6 (5.883:5.883:5.883))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251\\.main_6 (8.368:8.368:8.368))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251_split\\.main_6 (8.364:8.364:8.364))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1260\\.main_3 (6.239:6.239:6.239))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_5 (8.368:8.368:8.368))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_5 (6.239:6.239:6.239))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_5 (7.487:7.487:7.487))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203\\.main_3 (3.614:3.614:3.614))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203_split\\.main_5 (4.308:4.308:4.308))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251\\.main_5 (9.169:9.169:9.169))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251_split\\.main_5 (8.612:8.612:8.612))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1260\\.main_2 (4.515:4.515:4.515))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_4 (9.169:9.169:9.169))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_4 (4.515:4.515:4.515))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_4 (3.614:3.614:3.614))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.599:2.599:2.599))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.596:2.596:2.596))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_int_temp\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.327:2.327:2.327))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q MODIN6_0.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q MODIN6_1.main_1 (3.376:3.376:3.376))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.399:3.399:3.399))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_1 (3.399:3.399:3.399))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:run_mode\\.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:timer_enable\\.main_1 (3.181:3.181:3.181))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.224:3.224:3.224))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.227:3.227:3.227))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:status_tc\\.main_1 (3.243:3.243:3.243))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:timer_enable\\.main_4 (3.251:3.251:3.251))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:trig_disable\\.main_2 (3.243:3.243:3.243))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:status_tc\\.main_0 (4.115:4.115:4.115))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_3 (5.614:5.614:5.614))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_1 (4.115:4.115:4.115))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:status_tc\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q MODIN6_0.main_2 (3.994:3.994:3.994))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q MODIN6_1.main_2 (3.376:3.376:3.376))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_2 (3.082:3.082:3.082))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_2 (3.082:3.082:3.082))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.392:3.392:3.392))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.392:3.392:3.392))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_2 (3.376:3.376:3.376))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_0 (3.082:3.082:3.082))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_6 (2.762:2.762:2.762))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_4 (2.791:2.791:2.791))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.093:3.093:3.093))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.092:3.092:3.092))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_int_temp\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.250:2.250:2.250))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN9_0.main_2 (2.609:2.609:2.609))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN9_1.main_2 (2.616:2.616:2.616))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.616:2.616:2.616))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_2 (3.496:3.496:3.496))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:run_mode\\.main_1 (2.278:2.278:2.278))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:timer_enable\\.main_2 (2.278:2.278:2.278))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.111:3.111:3.111))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.125:3.125:3.125))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:status_tc\\.main_1 (3.888:3.888:3.888))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:timer_enable\\.main_5 (4.775:4.775:4.775))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:trig_disable\\.main_3 (3.888:3.888:3.888))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:status_tc\\.main_0 (3.133:3.133:3.133))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_4 (2.237:2.237:2.237))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_2 (3.133:3.133:3.133))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.615:3.615:3.615))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.613:3.613:3.613))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:status_tc\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.224:4.224:4.224))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN9_0.main_3 (5.149:5.149:5.149))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN9_1.main_3 (5.165:5.165:5.165))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_2 (5.165:5.165:5.165))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_3 (3.981:3.981:3.981))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (7.470:7.470:7.470))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (8.431:8.431:8.431))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_3 (3.981:3.981:3.981))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_1 (5.149:5.149:5.149))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_6 (3.183:3.183:3.183))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_4 (2.294:2.294:2.294))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.611:2.611:2.611))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.611:2.611:2.611))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_int_temp\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.195:3.195:3.195))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_4 (4.678:4.678:4.678))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_4 (3.195:3.195:3.195))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_4 (4.702:4.702:4.702))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_3 (2.809:2.809:2.809))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_3 (3.733:3.733:3.733))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_3 (2.788:2.788:2.788))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_2 (2.795:2.795:2.795))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_2 (3.720:3.720:3.720))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_2 (2.800:2.800:2.800))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:run_mode\\.main_1 (2.808:2.808:2.808))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:timer_enable\\.main_2 (2.796:2.796:2.796))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_7 (3.360:3.360:3.360))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_7 (2.297:2.297:2.297))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_7 (3.376:3.376:3.376))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_6 (2.811:2.811:2.811))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_6 (3.738:3.738:3.738))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_6 (2.809:2.809:2.809))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.646:3.646:3.646))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.117:3.117:3.117))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:status_tc\\.main_1 (5.108:5.108:5.108))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:timer_enable\\.main_5 (5.127:5.127:5.127))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:trig_disable\\.main_3 (5.108:5.108:5.108))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:status_tc\\.main_0 (3.764:3.764:3.764))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_4 (6.116:6.116:6.116))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_2 (3.764:3.764:3.764))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.929:2.929:2.929))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.928:2.928:2.928))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:status_tc\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.576:5.576:5.576))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_2 (4.578:4.578:4.578))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_5 (6.369:6.369:6.369))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_5 (4.578:4.578:4.578))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_5 (6.933:6.933:6.933))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.020:4.020:4.020))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.599:3.599:3.599))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_3 (6.933:6.933:6.933))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_1 (6.369:6.369:6.369))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_6 (2.591:2.591:2.591))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_4 (2.588:2.588:2.588))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (5.804:5.804:5.804))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.361:4.361:4.361))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_int_temp\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.249:2.249:2.249))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN12_0.main_2 (3.674:3.674:3.674))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN12_1.main_2 (3.642:3.642:3.642))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.642:3.642:3.642))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_2 (4.590:4.590:4.590))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:run_mode\\.main_1 (3.803:3.803:3.803))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:timer_enable\\.main_2 (4.353:4.353:4.353))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.285:3.285:3.285))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.285:3.285:3.285))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:status_tc\\.main_1 (3.299:3.299:3.299))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:timer_enable\\.main_5 (2.990:2.990:2.990))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:trig_disable\\.main_3 (3.299:3.299:3.299))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:status_tc\\.main_0 (4.265:4.265:4.265))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_4 (5.736:5.736:5.736))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_2 (4.265:4.265:4.265))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.243:2.243:2.243))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.228:2.228:2.228))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:status_tc\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.932:5.932:5.932))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN12_0.main_3 (6.007:6.007:6.007))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN12_1.main_3 (5.474:5.474:5.474))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_2 (5.474:5.474:5.474))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_3 (4.213:4.213:4.213))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (6.074:6.074:6.074))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.178:4.178:4.178))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_3 (6.007:6.007:6.007))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_1 (4.213:4.213:4.213))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_6 (2.676:2.676:2.676))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_4 (2.690:2.690:2.690))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_l_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_r_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\p_controller_timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\us_trigger_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\).pad_out us_trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_l_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_r_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\p_controller_timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\us_trigger_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\)_PAD motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\)_PAD motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in1\(0\)_PAD motor_l_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in2\(0\)_PAD motor_l_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in1\(0\)_PAD motor_r_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in2\(0\)_PAD motor_r_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseA\(0\)_PAD motor_l_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseB\(0\)_PAD motor_l_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseA\(0\)_PAD motor_r_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseB\(0\)_PAD motor_r_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_out\(0\)_PAD color_sensor_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_led\(0\)_PAD color_sensor_led\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s3\(0\)_PAD color_sensor_s3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s2\(0\)_PAD color_sensor_s2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s1\(0\)_PAD color_sensor_s1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s0\(0\)_PAD color_sensor_s0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\)_PAD us_b_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_f_echo\(0\)_PAD us_f_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_r_echo\(0\)_PAD us_r_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_l_echo\(0\)_PAD us_l_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\).pad_out us_trigger\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\)_PAD us_trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ir_l_out\(0\)_PAD ir_l_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ir_r_out\(0\)_PAD ir_r_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ir_side_out\(0\)_PAD ir_side_out\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
