
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117144                       # Number of seconds simulated
sim_ticks                                117144405154                       # Number of ticks simulated
final_tick                               1168490385146                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161072                       # Simulator instruction rate (inst/s)
host_op_rate                                   208845                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5914672                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907900                       # Number of bytes of host memory used
host_seconds                                 19805.73                       # Real time elapsed on the host
sim_insts                                  3190153762                       # Number of instructions simulated
sim_ops                                    4136329519                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       635648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1561216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1752448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3954304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1173888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1173888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4966                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13691                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30893                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9171                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9171                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5426192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13327278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14959724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33755808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15297                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10020863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10020863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10020863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5426192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13327278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14959724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43776670                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140629539                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23685577                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19404984                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2009357                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9626749                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356131                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424748                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92285                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105081780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127125886                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23685577                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11780879                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27541759                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6021430                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3499316                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12294829                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140117635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112575876     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2221467      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3772413      2.69%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194486      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718900      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1516102      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927717      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324489      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12866185      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140117635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.903977                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104418282                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4672480                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26961075                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71219                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3994571                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3882762                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153259230                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3994571                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104945316                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599172                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3172913                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26488135                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       917521                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152220720                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93608                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214908725                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708175271                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708175271                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42918350                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2668705                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14152920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7225965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70194                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1644278                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147224092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138175335                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        88643                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21977278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48776262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140117635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547263                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83743685     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21633560     15.44%     75.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11647907      8.31%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8659362      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8441776      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3122619      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2372525      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317082      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179119      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140117635                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123162     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164239     37.40%     65.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151705     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116626742     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870600      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12459893      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7201013      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138175335                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982548                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439106                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416996048                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169235832                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135223932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138614441                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       282421                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977113                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118942                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3994571                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401421                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53459                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147258320                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       766165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14152920                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7225965                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1070903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2224954                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136021573                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12146426                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2153756                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19347224                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19248828                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200798                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967233                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135223991                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135223932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79953869                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221522363                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961561                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360929                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23994439                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026288                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136123064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86270229     63.38%     63.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24028100     17.65%     81.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9397109      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4941034      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206453      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2023738      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       951240      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474498      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2830663      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136123064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2830663                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280550992                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298513500                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 511904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.406295                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.406295                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711088                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711088                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611669981                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188806148                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143057493                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140629539                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20867537                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18287686                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1627731                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10380324                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10073343                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1450916                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50923                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110053259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115984136                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20867537                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11524259                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23590908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5318623                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1788275                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12544254                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1027584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139113842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115522934     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1186276      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2167146      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1826152      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3338789      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3613433      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          786305      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          617952      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10054855      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139113842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148387                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.824749                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109202640                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2818611                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23392505                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23531                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3676553                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2238053                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4850                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     130875286                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3676553                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109639841                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1312020                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       730788                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22967727                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       786911                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129938973                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82871                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       475004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    172545609                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    589529910                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    589529910                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    139195980                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33349622                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18524                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9268                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2493010                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21663544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4193705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75185                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       932216                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128407814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120633857                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97929                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21276136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45721760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139113842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867159                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478077                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88904649     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20448425     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10261037      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6736939      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7023560      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3633282      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1626642      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       402425      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76883      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139113842                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302094     59.96%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126464     25.10%     85.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75257     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     95209098     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1009038      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9256      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20243490     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4162975      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120633857                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857813                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             503815                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380983300                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149702762                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117905143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     121137672                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       222477                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3924043                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128549                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3676553                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         856633                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48346                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    128426338                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21663544                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4193705                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9268                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          165                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          288                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       788280                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       966821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1755101                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    119336687                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19931183                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1297170                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24093971                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18385288                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4162788                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848589                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118011356                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117905143                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68105704                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        161621108                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838410                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93545383                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    106243681                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22183549                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1632156                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135437289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     95983475     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15308889     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11068266      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2471205      1.82%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2815432      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       997682      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4181604      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       841005      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1769731      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135437289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93545383                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     106243681                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21804654                       # Number of memory references committed
system.switch_cpus1.commit.loads             17739498                       # Number of loads committed
system.switch_cpus1.commit.membars               9256                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16639666                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         92738289                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1434331                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1769731                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262094788                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          260531103                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1515697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93545383                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            106243681                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93545383                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.503330                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.503330                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.665190                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.665190                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       552138358                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      154873313                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137311536                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18512                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140629539                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22814890                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18799280                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1893440                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8820144                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8496825                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2390237                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85656                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102434386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125909030                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22814890                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10887062                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26726396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6119285                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5117477                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11869809                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1542487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138475724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.550540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111749328     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2738356      1.98%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2327428      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2326689      1.68%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2224529      1.61%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1083987      0.78%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          753860      0.54%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1958953      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13312594      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138475724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162234                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895324                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101309807                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6481554                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26383166                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110085                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4191111                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3667350                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6358                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     151939781                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50301                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4191111                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101817809                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4118228                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1220389                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25970625                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1157551                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     150536073                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          429                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        408934                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       609423                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2854                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    210571557                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701536751                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    701536751                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165583794                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44987749                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31928                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16167                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3782175                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14972298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7783762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       308988                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1718693                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146693046                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31928                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136795557                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       104449                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24738623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56702983                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          404                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138475724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.585129                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82129992     59.31%     59.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23283303     16.81%     76.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11716621      8.46%     84.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7679356      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6789379      4.90%     95.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2671484      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3008113      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1102478      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        94998      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138475724                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         962134     74.48%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        158303     12.25%     86.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171348     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112962758     82.58%     82.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1970639      1.44%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15761      0.01%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14111166     10.32%     94.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7735233      5.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136795557                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.972737                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1291785                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009443                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    413463072                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171464277                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132763755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138087342                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       192299                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2925731                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          789                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       144547                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4191111                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3437995                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       268516                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146724974                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1171178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14972298                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7783762                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16166                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        219774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13136                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1118712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1071674                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2190386                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134472000                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13872898                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2323557                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21606890                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18964771                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7733992                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.956214                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132769590                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132763755                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80065433                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        217411485                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.944067                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368267                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98445597                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120510595                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26222060                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1914928                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134284613                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897427                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713774                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85981079     64.03%     64.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22137074     16.49%     80.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10621121      7.91%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4739839      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3715270      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1505624      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1540295      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1073696      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2970615      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134284613                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98445597                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120510595                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19685782                       # Number of memory references committed
system.switch_cpus2.commit.loads             12046567                       # Number of loads committed
system.switch_cpus2.commit.membars              15762                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17296307                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108425632                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2373873                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2970615                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278046653                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          297656805                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2153815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98445597                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120510595                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98445597                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.428500                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.428500                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.700035                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.700035                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       607590284                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      183147986                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143406554                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31524                       # number of misc regfile writes
system.l2.replacements                          30893                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1019173                       # Total number of references to valid blocks.
system.l2.sampled_refs                          63661                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.009378                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           717.696990                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.509971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2275.588338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.666504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5607.325502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.278485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6617.541489                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3407.703984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6485.489319                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7626.199417                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000382                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069445                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.171122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.201951                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.103995                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.197921                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.232733                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34034                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82419                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  144469                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35312                       # number of Writeback hits
system.l2.Writeback_hits::total                 35312                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28016                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34034                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82419                       # number of demand (read+write) hits
system.l2.demand_hits::total                   144469                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28016                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34034                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82419                       # number of overall hits
system.l2.overall_hits::total                  144469                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4966                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13691                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30893                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4966                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13691                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30893                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4966                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12197                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13691                       # number of overall misses
system.l2.overall_misses::total                 30893                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2519537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1027184394                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2516449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2403984876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1946030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2808482521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6246633807                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2519537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1027184394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2516449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2403984876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1946030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2808482521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6246633807                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2519537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1027184394                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2516449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2403984876                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1946030                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2808482521                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6246633807                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        46231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        96110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              175362                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35312                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35312                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        96110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               175362                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        96110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              175362                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.150567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.263827                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.142451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176167                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.150567                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.263827                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.142451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176167                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.150567                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.263827                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.142451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176167                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 167969.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206843.414015                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 179746.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 197096.406985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       194603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 205133.483383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202202.240216                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 167969.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206843.414015                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 179746.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 197096.406985                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       194603                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 205133.483383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202202.240216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 167969.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206843.414015                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 179746.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 197096.406985                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       194603                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 205133.483383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202202.240216                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9171                       # number of writebacks
system.l2.writebacks::total                      9171                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4966                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30893                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30893                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30893                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1646842                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    737939828                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1700537                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1693282046                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1363692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2011508565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4447441510                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1646842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    737939828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1700537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1693282046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1363692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2011508565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4447441510                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1646842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    737939828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1700537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1693282046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1363692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2011508565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4447441510                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.150567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263827                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.142451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176167                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.150567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.263827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.142451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.150567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.263827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.142451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176167                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109789.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148598.434958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121466.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 138827.748299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 136369.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146921.960777                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 143962.758877                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 109789.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148598.434958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 121466.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 138827.748299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 136369.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 146921.960777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143962.758877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 109789.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148598.434958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 121466.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 138827.748299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 136369.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 146921.960777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143962.758877                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997295                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012302466                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195883.874187                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997295                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12294814                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12294814                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12294814                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12294814                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12294814                       # number of overall hits
system.cpu0.icache.overall_hits::total       12294814                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2801537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2801537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2801537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2801537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2801537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2801537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12294829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12294829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12294829                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12294829                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12294829                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12294829                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186769.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186769.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186769.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186769.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186769.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186769.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2644237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2644237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2644237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2644237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2644237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2644237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176282.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176282.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32982                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162339680                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33238                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.159095                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416658                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583342                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9059072                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9059072                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16131921                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16131921                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16131921                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16131921                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84330                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84330                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84330                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84330                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84330                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84330                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8081696968                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8081696968                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8081696968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8081696968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8081696968                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8081696968                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9143402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9143402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16216251                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16216251                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16216251                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16216251                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009223                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009223                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005200                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005200                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005200                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005200                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95834.186743                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95834.186743                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95834.186743                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95834.186743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95834.186743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95834.186743                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7853                       # number of writebacks
system.cpu0.dcache.writebacks::total             7853                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51348                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51348                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51348                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51348                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32982                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32982                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2902720760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2902720760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2902720760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2902720760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2902720760                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2902720760                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88009.240192                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88009.240192                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88009.240192                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88009.240192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88009.240192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88009.240192                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.932257                       # Cycle average of tags in use
system.cpu1.icache.total_refs               917132822                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1695254.754159                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.932257                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022327                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866879                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12544240                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12544240                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12544240                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12544240                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12544240                       # number of overall hits
system.cpu1.icache.overall_hits::total       12544240                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2804623                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2804623                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2804623                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2804623                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2804623                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2804623                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12544254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12544254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12544254                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12544254                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12544254                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12544254                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200330.214286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200330.214286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200330.214286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200330.214286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200330.214286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200330.214286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2658423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2658423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2658423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2658423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2658423                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2658423                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189887.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 189887.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 189887.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 189887.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 189887.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 189887.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46231                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225772803                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46487                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4856.686880                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.587071                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.412929                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.842137                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.157863                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18041730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18041730                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4046627                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4046627                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9268                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9268                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9256                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9256                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22088357                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22088357                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22088357                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22088357                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170218                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170218                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170218                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170218                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170218                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170218                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19882079238                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19882079238                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19882079238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19882079238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19882079238                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19882079238                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18211948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18211948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4046627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4046627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22258575                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22258575                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22258575                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22258575                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009347                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007647                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007647                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007647                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007647                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116803.623812                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116803.623812                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116803.623812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116803.623812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116803.623812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116803.623812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10308                       # number of writebacks
system.cpu1.dcache.writebacks::total            10308                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123987                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123987                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46231                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46231                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46231                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46231                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4734242295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4734242295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4734242295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4734242295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4734242295                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4734242295                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102404.064264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102404.064264                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102404.064264                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102404.064264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102404.064264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102404.064264                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.578266                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005483768                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1828152.305455                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.578266                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015350                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.880734                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11869796                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11869796                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11869796                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11869796                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11869796                       # number of overall hits
system.cpu2.icache.overall_hits::total       11869796                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2511808                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2511808                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2511808                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2511808                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2511808                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2511808                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11869809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11869809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11869809                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11869809                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11869809                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11869809                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       193216                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       193216                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       193216                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       193216                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       193216                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       193216                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2029230                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2029230                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2029230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2029230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2029230                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2029230                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       202923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       202923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       202923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       202923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       202923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       202923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96110                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189904476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96366                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1970.658490                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.652614                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.347386                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916612                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083388                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10777383                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10777383                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7607497                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7607497                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16043                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16043                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18384880                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18384880                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18384880                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18384880                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       401321                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       401321                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       401411                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        401411                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       401411                       # number of overall misses
system.cpu2.dcache.overall_misses::total       401411                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38590610259                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38590610259                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8833477                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8833477                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  38599443736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  38599443736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  38599443736                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  38599443736                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11178704                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11178704                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7607587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7607587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18786291                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18786291                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18786291                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18786291                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035900                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035900                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021367                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021367                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021367                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021367                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96158.960680                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96158.960680                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 98149.744444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98149.744444                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96159.407032                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96159.407032                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96159.407032                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96159.407032                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17151                       # number of writebacks
system.cpu2.dcache.writebacks::total            17151                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       305211                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       305211                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       305301                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       305301                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       305301                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       305301                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96110                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96110                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96110                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96110                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8472368862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8472368862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8472368862                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8472368862                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8472368862                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8472368862                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008598                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008598                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88152.833857                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88152.833857                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88152.833857                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88152.833857                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88152.833857                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88152.833857                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
