INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado projects/sr ff/project_1.srcs/sources_1/new/sr_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado projects/sr ff/project_1.srcs/sim_1/new/tb_srff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr_ff
