/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/24_timer/dut_timer.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/24_timer/dut_timer.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity dut_timer
-- Compiling architecture basic of dut_timer

} {} {}} /home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/24_timer/tb_timer.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/24_timer/tb_timer.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_timer
-- Compiling architecture sim of tb_timer

} {} {}}
