Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Wed Oct 24 14:11:25 2018
| Host         : DESKTOP-TBJI03G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7k325t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2482 |
| Unused register locations in slices containing registers |  8154 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           17327 |         4659 |
| No           | No                    | Yes                    |            3825 |         1208 |
| No           | Yes                   | No                     |            9046 |         3171 |
| Yes          | No                    | No                     |           14410 |         4678 |
| Yes          | No                    | Yes                    |            5017 |         1355 |
| Yes          | Yes                   | No                     |           16693 |         4997 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                Clock Signal                                                                |                                                                                                                                                   Enable Signal                                                                                                                                                  |                                                                                                                                                               Set/Reset Signal                                                                                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[1][0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_102_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_128_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_114_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_118_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG4_BIT0_reg                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_rx_ctrl/sync_n__0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_108_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_57                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_106_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_100_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_110_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2_n_0                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2_n_0                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_rx_ctrl/sync_n__0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                                                                                               |                1 |              1 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_124_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_120_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_104_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_112_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_126_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_122_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_116_out                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_98_out                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2_n_0                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[16]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__17_n_0                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__3_n_0                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__7_n_0                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__21_n_0                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__13_n_0                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__6_n_0                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__4_n_0                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__9_n_0                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__19_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__23_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__12_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__15_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |                2 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__16_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/counter_reg[6]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__20_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__8_n_0                                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__18_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__11_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__10_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__22_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__14_n_0                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                             |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_i_1__1_n_0                                                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_3_out                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                2 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[7]_i_1_n_0                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                             |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                                                     |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                                                   |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_VLAN_reg                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                2 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG4_BIT0_reg                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                                                     |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_57                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axid_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/dest_reset_shift[2]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/ClkBAxiEthBClkCrsBusOut_reg[15][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                              |                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                                                                                                           |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/src_reset_shift[2]_i_1_n_0                                                                                                                                                                                                                                                    |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/dest_reset_shift[2]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              3 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/set_axi_flag                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/p_0_in                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon/p_0_in                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/p_0_in                                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[3].i_dsf/adc_dsf_valid_reg_0                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/BIT_COUNT                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/LOOPBACK_REG                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |                4 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_if/g_xcvr_if[0].i_xcvr_rx_if/rx_ip_sof_hold[3]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon/p_0_in                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_shift_r_reg[0][0]                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_word_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/address_filters[3].configurable_match_cap_reg[3]_0                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/address_filters[3].configurable_match_cap_reg[3]                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/reset_sync_reset_104/reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/current_tap                                                                                                                                                                                                      |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_if/g_xcvr_if[1].i_xcvr_rx_os_if/rx_ip_sof_hold[3]_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[3]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/icount_out_reg[3]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sync_block_code_error/E[0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/reset_sync_soft_rx_reset_104/SR[0]                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                            |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/cgs_enable0                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_reset                                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/stg3_init_val_reg[0]_0                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_word_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                      | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                   |                4 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/SR[0]                                                                                                                                                                                                                     |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_2_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_2_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/cgs_enable5_out                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/cgs_enable0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[100]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[122]_i_1_n_0                                                                                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[124]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[125]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[121]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[127]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[96]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[97]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[99]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[126]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[120]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[123]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[98]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_word_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_word_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                           | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/wait_cnt_reg[3]_0[0]                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out_0                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_word_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/REG_HRD_RST/GEN_ASYNC_RESET.scndry_resetn_reg                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                     |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[2]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/b_push                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axid_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/encode_8b10b/dout[5]_i_1_n_0                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                   |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CODE_GRP_reg[0]                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.TXDATA_reg[7]                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_sequential_STATE[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[514]_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/vector_decode_inst/tx_0_64_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.Using_ZPR.mem_zpr_value_reg[1][0][0]                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/SR[0]                                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[47]                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_dma_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_0                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_dest_dma_stream/i_data_mover/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/last_burst_len_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/src_reset_shift[2]                                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_dest_slice/E[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_dest_dma_stream/i_data_mover/E[0]                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg_reg[10]_0                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[3]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[0][0]                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns                                                                                                                           | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[0][0]                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[3]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                               |                1 |              4 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_0_out                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                                                   |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_rstgen/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_lanes_disable_reg[3][0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___75_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___75_n_0                                                                                                                                                                                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___74_n_0                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/p_0_in                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/p_0_in                                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_sync0_22                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[15]_0                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[15]                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[23]                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/gmii_tx_en_out_reg                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_1[0]                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[39]_0                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_rdata_reg[31]_0                                                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_data_sel_reg[3]_0[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_data_sel_reg[3]_2[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_data_sel_reg[3]_1[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_data_sel_reg[3][0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_rdata_reg[22]_0                                                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_54                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_reg                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_PREAMBLE_reg                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_DATA_VALID_reg                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                4 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_req_in_tx_reg_reg                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[40]                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[44]                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][1]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][3]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][1]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][5]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][2]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][1]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][6]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][7]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_rdata_reg[22]_0                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_0                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][3]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][1]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][2]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][4]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][4]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CR178124_FIX_reg[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][0]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][1]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][2]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][5]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][4]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][3]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][6]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][9]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][7]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[1][1]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][8]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][1]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_hdata[15]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_2_n_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_hdata[15]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon/p_0_in                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                        |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/core_reset_all                                                                                                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT[16]_i_1_n_0                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/E[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/p_3_in                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/p_3_in                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/reset_sync_soft_tx_reset_104/reset_out                                                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_ptr_reg[0][0]                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_ptr_reg[0][0]                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1]                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/reset_sync_soft_rx_reset_104/soft_rx_reset0                                                                                                                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_irq_enable_reg[4][0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/SR[0]                                                                                                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_SET119_out                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_ies_prescale_reg[4][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/reset_sync_rst_208/reset_sync1_i_1__0_n_0                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/store_hdr_length                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/SR[0]                                                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/core_reset_all                                                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/E[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/reset_sync_rst_208/SR[0]                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/E[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/reset_sync_rst_208/SR[0]                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_en_12_5_rise                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div2/reg5                                                                                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_ies_prescale_reg[4][0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/ClkARst                                                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/comma_alignment_inst/timer[4]_i_2_n_0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/timer_reg[0][0]                                                                                                                                                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Full_32_bit_reg                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[4]                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                               |                3 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/comma_alignment_inst/E[0]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/SR[0]                                                                                                                                                                                                                                               |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                5 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/Index_reg[0][0]                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[0][0]                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/core_reset_all                                                                                                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_lid_reg[1][4][0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_lid_reg[0][4][0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg5                                                                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_irq_enable_reg[4][0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[0][0]                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[4]                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/rst_125                                                                                                                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GEN_ASYNC_WRITE.axi2ip_wrce_reg[14]_0                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[4]_i_2_n_0                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[4]_i_1_n_0                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/dac_sync_count[4]_i_2_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/dac_sync_count[4]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_lid_reg[3][4][0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                                      |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[4]_i_2_n_0                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[4]_i_1_n_0                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_irq_enable_reg[4][0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_lid_reg[2][4][0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[0][0]                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[4]                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                                                   |                4 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][0][4]                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][7][4]                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][2][4]                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_all_bank_reg[1]                                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[9]_0                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                                                    |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[0][0]                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[4]                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/reset_in                                                                                                                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/rst_125                                                                                                                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/left_margin0                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/mon_idly_val                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/mon_idly_val[4]_i_1_n_0                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/mon_idly_val                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/right_margin0                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/mon_idly_val                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/current_tap[4]_i_2_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/current_tap                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/cal_state[5]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/current_tap_window0                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/cal_state[10]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/current_tap                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[0][0]                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[4]                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][5][4]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][4][4]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[1]_i_1_n_0                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                                                     |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___66_n_0                                                                                                                                                                                                                             |                3 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[0][0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_0[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/tap_ns                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___15_n_0                                                                                                                                                                                                                             |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/refresh_timer.refresh_timer_r_reg[5][0]                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/count_reg[0]_0[0]                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/tap_ns                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/sys_dma_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_dma_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/capture_address_reg[0][0]                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                4 |              6 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/next_count_read                                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_move_to_TLBSX_instr                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[5][0]                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                                                                                          |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_2[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32][0]                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]                                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_taps                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/data_count                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/SR[0]                                                                                                                                                                                                                                                          |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[517]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                           | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/zero2fuzz_ns                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/mon_idly_actual_value[5]_i_1_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/reset_sync_rst_208/SR[0]                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/data_idly_actual_value[5]_i_1_n_0                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/reset_sync_rst_208/SR[0]                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/o_txdata_6b[5]_i_1_n_0                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                      | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[11]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                   |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_cf_reg[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                      | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[53]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[59]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[23]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[35]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                                                   |                5 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[5]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[1]                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[17]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[41]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[29]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/accumulator_60b[47]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/reset_sync_reset_208/reset_out                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                                                             |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                             |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                        |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[25]                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                             |                3 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                                                                                                                                                |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                                                                              |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                                                                           |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[31]                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_2_n_0                                                                                                           | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[7]                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                           |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                                                                              |                5 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                    |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[7]_i_1_n_0                                                                                                                                                                                                             |                1 |              7 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/vector_decode_inst/tx_pause_frame_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[9]_i_1_n_0                                                                                                                                                                                                             |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                    |                4 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.mem_tlbx_reg[25][0]                                                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                3 |              7 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[7]_i_1_n_0                                                                                                                                                                                                             |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[9]_i_1_n_0                                                                                                                                                                                                             |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                                      | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                                     |                1 |              7 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/buffer_release_n                                                                                                                                                                                                                                                                     |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_ns                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                2 |              7 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/buffer_release_n                                                                                                                                                                                                                                                                        |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                                     |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                                     |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                                     |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                               |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                               |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/p_0_in                                                                                                                                                                                                                                                     |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                                                                                                                                             |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                                                                                                 |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                2 |              7 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                                                                                |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                              |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                         |                4 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                1 |              7 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.mem_pid_i_reg[24][0]                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                                                                                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                           | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_cfg_lmfc_offset_reg[7][0]                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/lmfc_edge_d1                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_reset                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                                                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[15]_i_1_n_0                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/inc_txd_wr_addr                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt0                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0[0]                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0][0]                                                                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                4 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[7]_i_1_n_0                                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg_reg[10]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                6 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                4 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/p_0_out[7]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/p_0_out[11]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/SR[0]                                                                                                                                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][7]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_data_sel_reg[3][0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_fchk_reg[2][7][0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_data_sel_reg[3]_0[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[14]                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_data_sel_reg[3]_3[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_data_sel_reg[3]_4[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_data_sel_reg[3]_2[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                   |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_data_sel_reg[3]_1[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                    |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                                      |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                                                  |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                6 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                8 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                           | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/qcntr_r_reg[0][0]                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_7[0]                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                                                          |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[58]                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/counter_reg[6]                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/counter0                                                                                                                                                                                                                                               |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/E[0]                                                                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_4[0]                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_6[0]                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_8[0]                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_3[0]                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_5[0]                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_2[0]                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                             | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                            | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                           |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__8_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__9_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_lmfc_offset_reg[7][0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_ich_sel_reg[7][0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_fchk_reg[3][7]_0[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_ies_sel_reg[7][0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                                                                                          |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                       |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i_reg[16][0]                                                                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_fchk_reg[1][7][0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_cdata[15]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_vindex[7]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_ich_sel_reg[7][0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_fchk_reg[0][7][0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_ies_sel_reg[7][0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/up_icm_sel_reg[7][0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_cdata[15]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/up_ich_sel_reg[7][0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                1 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_cfg_lmfc_offset_reg[7][0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                6 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31                                                                                   | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                7 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_vindex[7]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                5 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                6 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                         | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_cfg_buffer_delay_reg[0]_0[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_rate_reg[0][0]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                            |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/up_rate_reg[0][0]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_enb0                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_enb0_19                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_enb0_10                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[9]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt_reg[1]_0[0]                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8]_0[0]                                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                   |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][6]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_pn_sel_reg                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_enb0_12                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                    |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                              |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |                5 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                 |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                    |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                 |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                          |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                 |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                  |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                                                                                              |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_enb0_17                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                 |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_areset_r                                                                                                                                                           |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg[0]                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                            |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_rate_reg[0][0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                   |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                   |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                      |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_cfg_buffer_delay_reg[0]_0[0]                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                3 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                |                4 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                                                   |                2 |              9 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                                                                                    |                8 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                         |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                      |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                         |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean__0                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/best_tap_window0                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_cal/current_tap                                                                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_3                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                                                                                                         |                6 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                5 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                          |                5 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                             |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                             |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                          |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                5 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |                5 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_mem_ren_s                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr[9]_i_1_n_0                                                                                                                                                                                                                                                                       |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |                2 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/inc_txd_rd_addr                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                         |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                         |                2 |             10 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_lastaddr[9]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                               |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_rx_ctrl/sel                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_rx_ctrl/deglitch_counter                                                                                                                                                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0__0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/rx_gearbox_i/rxdata_10b_r[19]_i_1_n_0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/SR[0]                                                                                                                                                                                                                                               |                5 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                                                                                             |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                                                      |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_rx_ctrl/sel                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_rx_ctrl/deglitch_counter                                                                                                                                                                                                                                                              |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/zero_r_reg[9][0]                                                                                                                    | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/accumulator_60b[9]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/SR[0]                                                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/accumulator_60b[29]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/SR[0]                                                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                6 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/accumulator_60b[19]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/SR[0]                                                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/accumulator_60b[39]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/SR[0]                                                                                                                                                                                                                                                                 |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/i_mem_fifo/E[0]                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dma_waddr[9]_i_1_n_0                                                                                                                                                                                                                                                                       |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dma_lastaddr_g[9]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_dma_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                    |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/accumulator_60b[49]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/SR[0]                                                                                                                                                                                                                                                                 |                5 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/tx_gearbox_i/accumulator_60b[59]_i_1_n_0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_resets_i/SR[0]                                                                                                                                                                                                                                                                 |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                5 |             10 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                4 |             10 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr[10]_i_1_n_0                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                         |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             11 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                                                                                             |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_1[10]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                         |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/axi_str_txd_2_mem_addr_int_last_reg[10]                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                         |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                   |                6 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/axi_str_txd_2_mem_addr_int_mins1[10]_i_1_n_0                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                         |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_ipv4_hdr_addr_int[10]_i_1_n_0                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                                                                                    |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                                                                         |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                                                                      |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                   |                4 |             11 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/DATA_COUNTER_reg[10][0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_1[0]                                                                                                                                                                                                                                |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |                7 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                   |                3 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                      |                4 |             11 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[10]_i_1_n_0                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/axi_str_txd_2_mem_addr_int_reg[0][0]                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                         |                7 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.csum_strt_addr[10]_i_2_n_0                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/GEN_CSUM_SUPPORT.csum_strt_addr_reg[0][0]                                                                                                      |                2 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_addr_cntr_reg[0][0]                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                         |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_last_read_out_ptr_reg_reg[0][0]                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                4 |             11 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                   |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_ies_hoffset_step_reg[11][0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg30                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_2_reg[0]                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/do_full_csum_int1_out                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                                                                                    |                8 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1_roll                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_last_read_out_ptr_gray_d1_reg[0][0]                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                5 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_ies_hoffset_step_reg[11][0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                 |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                                                           | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                    |                3 |             12 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lane_latency_monitor/beat_counter[0]_i_1_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_rx_ctrl/SR[0]                                                                                                                                                                                                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                    |                6 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_checksum_status                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/clear                                                                                                                                                                                                            |                3 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               12 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                               | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_hindex[11]_i_1_n_0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             12 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter[0]_i_1_n_0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_rx_ctrl/SR[0]                                                                                                                                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/rx_data_stg10                                                                                                                                                                                                    |                5 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                         |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                       |                5 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                                                                         |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_hindex[11]_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_did_reg[7][0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                   |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[3][0]          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                         |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                           | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                  |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0                                                                                                                    |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                9 |             12 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                              |                6 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                              | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                   |                4 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_piperun                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                2 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                5 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                              |                7 |             13 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/E[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_rx_ctrl/SR[0]                                                                                                                                                                                                                                                                      |                3 |             13 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/E[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_rx_ctrl/SR[0]                                                                                                                                                                                                                                                                      |                4 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/E[0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_rx_ctrl/SR[0]                                                                                                                                                                                                                                                                         |                3 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_i_reg[31][0]                                                                                                                                                                                                                                          |                4 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |                3 |             13 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/E[0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_rx_ctrl/SR[0]                                                                                                                                                                                                                                                                         |                3 |             13 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                4 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][9]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                2 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                    |                8 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_reg[31][0]                                                                                                                                                                                                                                            |                3 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                                                                                           |                6 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                             |                6 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                    |                5 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                             |                6 |             13 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                                      |                8 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/reset_sync_rst_208/SR[0]                                                                                                                                                                                         |                6 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                        |                6 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                4 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                4 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                         |                6 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/up_status_latency_reg[0][0]                                                                                                                                                                                                                                             |                2 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                        |                4 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                        |                4 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/up_status_latency_reg[0][0]                                                                                                                                                                                                                                          |                5 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/up_status_latency_reg[0][0]                                                                                                                                                                                                                                             |                4 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                                      |                6 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                6 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                4 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                 |                3 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_drp_sel_int0_25                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                                                                                                 |                5 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                                      |                4 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                    |                9 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[13]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                             |                2 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_21_out                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[1]                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_n_0                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                                                   |                4 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_drp_sel_int0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               10 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |                5 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_drp_sel_int0_14                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                4 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/up_status_latency_reg[0][0]                                                                                                                                                                                                                                          |                3 |             14 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                                                  | sys_rst_IBUF                                                                                                                                                                                                                                                                                                                                 |                2 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                    |               11 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                                                                         |                3 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                                                                                                    |                2 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                   |                4 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                4 |             15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[14]                                                                                                                                                                                                                                    |                4 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt[0]_i_1_n_0                                                                                                                                                                                                                                |                4 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[30]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                                         |                6 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                                                                                               |                4 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA_0                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                8 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                7 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |                8 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                                         |                4 |             15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |             15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                         |                3 |             15 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                    |                7 |             15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/E[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                2 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                7 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FRAME_DECODER/pause_value_to_tx_reg[15][0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                    |               10 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                 |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |                7 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0]_0[0]                                                                                                                                                                            |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                 | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                 |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r                                                                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_edata[15]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_sdata[15]_i_1_n_0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_edata[15]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_sdata[15]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][8]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][2]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/calc_frm_length                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/int_rx_frame_length_reg[4]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/int_tx_frame_length_reg[4]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.int_ma_rx_data_reg[15]_0[0]                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                2 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                                                                         |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_beats_per_multiframe_reg[7][0]                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_s2mm_ld_nxt_len_reg                                                                              |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0                                                                                                                                                                                         |                2 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                                      |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_2_reg[15][0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_2_reg[15]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_2_reg[15]_1[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_1_reg[15]_1[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                5 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_cfg_beats_per_multiframe_reg[7][0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_1_reg[15]_2[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_datarate_reg[0][0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_2_reg[15]_2[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_1_reg[15][0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_scale_1_reg[15]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                    |                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                4 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                7 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                6 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_cfg_beats_per_multiframe_reg[7][0]                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                6 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |                3 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_mux[0].i_mux/adc_mux_data_0_0[15]_i_1_n_0                                                                                                                                                                                                                                              |                5 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_in[0].adc_data_d[15]_i_1_n_0                                                                                                                                                                                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_in[2].adc_data_d[47]_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_in[1].adc_data_d[31]_i_1_n_0                                                                                                                                                                                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_in[3].adc_data_d[63]_i_1_n_0                                                                                                                                                                                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_datafmt[0].i_ad_datafmt/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_datafmt[0].i_ad_datafmt/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_datafmt[0].i_ad_datafmt/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_datafmt[0].i_ad_datafmt/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                           |                9 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                3 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                                                                                            |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_1[15]_i_1_n_0                                                                                                                                                                                      |                5 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[15]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_2_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_4                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_4[15]_i_1_n_0                                                                                                                                                                                      |                7 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_1                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_1[15]_i_1_n_0                                                                                                                                                                                  |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_2                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_2[15]_i_1_n_0                                                                                                                                                                                  |                7 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_3                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_3[15]_i_1_n_0                                                                                                                                                                                  |                5 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_2                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0                                                                                                                                                                                      |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_3                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_3[15]_i_1_n_0                                                                                                                                                                                      |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_4                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_4[15]_i_1_n_0                                                                                                                                                                                  |                5 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/LEN_reg[0]_0[0]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                3 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkBAxiEthBaEClkCrsBusOut_reg[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/up_rdata_m_reg[0][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_6/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_7/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_7/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_3/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_11/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_11/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_2/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_8/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_14/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_1/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_1/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_14/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_13/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_13/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_8/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_12/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/csum_1_0[16]_i_1__0_n_0                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                                                                                          |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0[16]_i_1_n_0                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                                                                                          |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_4/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_12/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                            |                8 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_1/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_rdata_i_reg[0][0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_rdata_m_reg[0][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/E[0]                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                                                                                          |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_rdata_m_reg[0][0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/E[0]                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_3_2_reg[16][0]                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                                                                                          |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_9/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0]_4[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_3/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                            |                7 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_9/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_10/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_2/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_7/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_6/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_sync_req_response_id/burst_count                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0]_6[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_10/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_m_reg[0][0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/up_rdata_m_reg[0][0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/up_rdata_m_reg[0]_0[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_14/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_m_reg[0]_2[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_13/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_1/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                 |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_ich_rdata_reg[0][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_m_reg[0]_3[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_12/up_icm_rdata_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_ich_rdata_reg[0][0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/BUS2IP_CS_reg_reg                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                                                                               |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1_n_0                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_m_reg[0]_0[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_sync_req_response_id/burst_count                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                5 |             17 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk208                                                         |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               10 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_15/up_ich_rdata_reg[0][0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0]_1[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0]_2[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_ch_12/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                       |                8 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0]_3[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_rdata_i_reg[0][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/up_rdata_m_reg[0]_0[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_m_reg[0]_1[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                   |                7 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/up_rdata_i_reg[0][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_8/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_cntr_r[16]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                   |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0]_5[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[16]_i_1_n_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_8/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_4/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[16]_i_1_n_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_7/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_7/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_6/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_6/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[16]_i_1_n_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_11/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_10/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_10/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_9/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_9/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_13/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[16]_i_1_n_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_13/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/up_rdata_i_reg[0][0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_12/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_12/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_5/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_5/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_4/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_4/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                          |                                                                                                                                                                                                                                                                                                                                              |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_3/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_3/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_11/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_10/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_0/up_rdata_i_reg[0][0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_i_reg[0][0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_es_5/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_mdrp_ch_6/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_2/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_2/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                6 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_es_14/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_mdrp_ch_14/up_rdata_i_reg[0]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/E[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                4 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_sync_req_response_id/burst_count                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                5 |             17 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                4 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                4 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_cntr_r[16]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                    |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                5 |             18 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_d1_reg_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                8 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_2_n_0                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0                                                                                                                        |                6 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                4 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                            |                6 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                                                              |                4 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                   |                6 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                 |                6 |             18 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                                                           |                6 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                6 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/up_tx_rst_done_m2_reg_0                                                                                                                                                                                                                                                              |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/srst                                                                                                                                                      |                4 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                              |                                                                                                                                                                                                                                                                                                                                              |                5 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Full.WB_PVR_I_reg[23][0]                                                                                                                                                                                                                                     |                6 |             18 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                                                                                     |               13 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                4 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                   | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                4 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                3 |             18 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_f_reg[0]                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                4 |             19 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                   |               11 |             19 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/ABILITY_MATCH_2_reg[0]                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                             |                4 |             19 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_curr_eof_reg_reg                                                                             |                                                                                                                                                                                                                                                                                                                                              |                3 |             19 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                         |               14 |             19 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                          |                4 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                          |                4 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |               10 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                  |                5 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                4 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                8 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                9 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |               10 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                8 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                         |                5 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                    |               15 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                          |                4 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                      |                6 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                          |                4 |             20 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                                                                                                                   |                3 |             21 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                                                                                                                      |                4 |             21 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                                                                                                                      |                5 |             21 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                                           |                5 |             21 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/SS[0]                                                                                                                                                                                                                                                 |                5 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_hold_plus30__2                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                         |                8 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                                                                                          |                6 |             22 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                                                                                          |                6 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                                                                                          |                5 |             22 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                                                                                          |                6 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                4 |             22 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/p_6_out                                                                                                                                                                                                                                               |                7 |             22 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                                                                                       |                6 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |                8 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                                                                                       |                3 |             22 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/SS[0]                                                                                                                                                                                                                                                    |                6 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               13 |             22 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_reg                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                4 |             22 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               15 |             22 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/p_6_out                                                                                                                                                                                                                                                  |                6 |             22 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/reset_sync_soft_rx_reset_104/SR[0]                                                                                                                                                                                                              |               10 |             23 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                                       |                4 |             23 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                3 |             23 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_dma_x_length_reg[0][0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                6 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |                7 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_ies_hoffset_min_reg[0][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_ies_hoffset_min_reg[0][0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                6 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                                                                                                               |                6 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                7 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                |               15 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_dma_x_length_reg[0][0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                5 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                                        | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                         |               12 |             24 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_eye_mon/eye_mon_timeout_reg[0]                                                                                                                                                                                           |                6 |             24 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                       |                7 |             24 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                                                                                       |                6 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                                                                         |                7 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                   |                7 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in12_in                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |               12 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[0][21][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                5 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[2][0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[1][0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[1][21][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                                        |               13 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[0][0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                9 |             25 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                8 |             25 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/reset_wtd_timer/SR[0]                                                                                                                                                                                                                                               |               10 |             25 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                                                                                                 |                5 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/next_stream_addr_reg[24][0]                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                7 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[3][24][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |               10 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                7 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31][0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                              |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5]                                                                                                                                                                                      | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |               12 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[1][26][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                8 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[0][26][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |               11 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[2][26][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |                8 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                8 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_10_out                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                             |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                6 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                8 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6][0]                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO0_reg[25][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                8 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               16 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[7]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO1_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                9 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                                                      |               12 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6][0]                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[6]_0[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                5 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |               10 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                9 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             26 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                8 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                7 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                  |                7 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/updt_desc_reg2_reg[32]_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                              |                4 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/update_address_reg[4][0]                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                9 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                8 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                9 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                6 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                7 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               10 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/req_Addr_reg[0]_0                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                7 |             27 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_btt_cntr_dup_reg[0]                                                                                                                                            |                7 |             28 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |                6 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/ip2bus_data_reg[2]_0[0]                                                                                                                                                                                                                                |                5 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                6 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                5 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                5 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               16 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                4 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23][0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                                    |                9 |             28 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                                                                                               |                9 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0[0]                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                7 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                7 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               14 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                                                   |                6 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               12 |             28 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/p_0_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                9 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                                                                                           |                8 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                7 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/p_0_in                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                9 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/p_0_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                9 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                5 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               13 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                              |               13 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                6 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               10 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_dma_src_address_reg[3][0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                4 |             29 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                   |               11 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                6 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                9 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               10 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               12 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/p_0_in2_in                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |               15 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/src_reset_shift[2]                                                                                                                                                                                                                                                            |                8 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                                                                                        |                9 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                7 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                6 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                4 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                              |                                                                                                                                                                                                                                                                                                                                              |               10 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                                                              |                8 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               10 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |               11 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               12 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                6 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               10 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               13 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                5 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                                                              |                4 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                 |                                                                                                                                                                                                                                                                                                                                              |                5 |             29 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                   |                9 |             30 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               11 |             30 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]                                                                                                                 |                8 |             30 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                            |               10 |             30 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/sel                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                                      |                9 |             30 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                6 |             30 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                                                                         |               10 |             30 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                            |                8 |             30 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_m_reg[7][0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                8 |             31 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                                                                      |                9 |             31 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                                    |               10 |             31 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                   |                9 |             31 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                   |               14 |             31 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_addr_reg_reg[6]                                                                                                                                                                               |                7 |             31 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_drp_wdata_int_reg[0]_1[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               14 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rdata_int_reg[0]_3[0]                                                                                                                                                                                                                                                             |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rdata_int_reg[0]_5[0]                                                                                                                                                                                                                                                             |               24 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rdata_int_reg[31][0]                                                                                                                                                                                                                                                              |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[2]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][1]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_scratch_reg[31][0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                            |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/up_timer[0]_i_1__1_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rdata_int_reg[0]_4[0]                                                                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rdata_int_reg[31]_13[0]                                                                                                                                                                                                                                                           |               20 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rdata_int_reg[31]_5[0]                                                                                                                                                                                                                                                            |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rdata_int_reg[31]_6[0]                                                                                                                                                                                                                                                            |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_2_reg[15]_1[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_gpio_out_int_reg[0][0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_1_reg[15]_2[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/up_timer[0]_i_1_n_0                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_2_reg[15]_0[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               13 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_2[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][3]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_scratch_reg[31][0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_scratch_reg[0][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                           |               13 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                           |               23 |             32 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |                5 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                             | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                    |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                    |               32 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/up_rreq_d1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               15 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_1_reg[15][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_2_reg[15]_2[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_start_code_reg[0]_0[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               13 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                           |               15 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                           |               21 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]_0[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]_1[0]                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_start_code_reg[0][0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_gpio_out_int_reg[0][0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                           |               16 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_gpio_out_int_reg[0]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/SR[0]                                                                                                                                                                                                                                                                   |                5 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_2_reg[15][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               13 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_scratch_reg[0]_1[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_1[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_4[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15][0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_3[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_2[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                                                                                                  |               17 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/up_timer[0]_i_1__0_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_dmx_data_3_2_0_reg[0]_0                                                                                                                                                                                                                                               |               17 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][4]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                8 |             32 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_dmx_data_3_1_0_reg[0]_0                                                                                                                                                                                                                                               |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_1_reg[15]_0[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_dds_incr_1_reg[15]_1[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               18 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_0[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_cmd_addr_reg_reg[3]                                                                                                                                                                        |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/SR[0]                                                                                                                                                                                                                                                                |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15][0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_1[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_4[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15]_2[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15]_1[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_3[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_pat_data_2_reg[15]_1[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15][0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_pat_data_2_reg[15][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARPROT_reg[0][0]                                                                                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_data_reg[31][0]                                                                                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               14 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                            |               12 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/adc_os_valid_i0                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_in[1].adc_data_d[63]_i_1_n_0                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_scratch_reg[0][0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               14 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                7 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/adc_os_valid_i0                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_in[0].adc_data_d[31]_i_1_n_0                                                                                                                                                                                                                                                        |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                                                                                                         |               19 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                 |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                                           |                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_TLBS.Using_TLB_Register_Read.WB_MMU_Result_reg[0][0]                                                                                                                                                                                                   |               16 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_BTR_reg[31][0]                                                                                                                                                                                                                                            |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_EAR_reg[31][0]                                                                                                                                                                                                                                            |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                                                                                                                                                     |               16 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_dmx_data_2_1_0_reg[0]_0                                                                                                                                                                                                                                               |               15 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                                                                                      |                5 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                 |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_mux[0].i_mux/adc_mux_data_0_0_reg[0]_0                                                                                                                                                                                                                                              |               13 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_dac_pat_data_2_reg[15]_0[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][5]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |                6 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[0].i_dsf/dac_valid_d2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               20 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/up_rreq_d1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_drp_wdata_int_reg[0][0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               16 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_scratch_reg[31][0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                |               12 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_mux[0].i_mux/i_/adc_mux_data_1_0[31]_i_1_n_0                                                                                                                                                                                                                                           |               15 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_dmx_data_1_3_0_reg[0]_0                                                                                                                                                                                                                                               |               13 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_scratch_reg[0][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                 |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/up_scratch_reg[31]_0[0]                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |               13 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                         |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                                              |                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               15 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_scratch_reg[0][0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_drp_wdata_int_reg[0]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/up_scratch_reg[31]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               13 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_dmx_data_1_1_0_reg[0]_0                                                                                                                                                                                                                                               |               15 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_scratch_reg[31][0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |               16 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/up_ies_start_addr_reg[31]_0[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |                5 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |               11 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |               15 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_scratch_reg[31][0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |               14 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_3_0_0_reg[15]_0                                                                                                                                                                                                                                              |                6 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_2_0_0_reg[15]_0                                                                                                                                                                                                                                              |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                                           |               15 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/up_scratch_reg[31]_0[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               13 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_1_0_0_reg[15]_0                                                                                                                                                                                                                                              |               12 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                    |                6 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_0_0_reg[15]_0                                                                                                                                                                                                                                              |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_ies_start_addr_reg[31]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                      |               10 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_2_0_reg[0]_0                                                                                                                                                                                                                                               |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |               10 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/up_scratch_reg[0]_0[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_1_0_reg[0]_0                                                                                                                                                                                                                                               |                9 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/SR[0]                                                                                                                                                                                                                                                                   |                7 |             32 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |               11 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/Q[2]                                                                                                                                                                                                                                                                          |               14 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |               14 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/Q[0]                                                                                                                                                                                                                                                                          |               19 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_ut                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |               12 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                |                5 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                    |               14 |             33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                9 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0][0]                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                             |                5 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                5 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_wvalid_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_dmx_data_0_3_0_reg[15]_0                                                                                                                                                                                                                                              |               15 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren3_out                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                5 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_awvalid_i_1_n_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                6 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_ut                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |               11 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/SR[0]                                                                                                                                                                                               |                9 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                                                                                           |                9 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_es/up_wvalid_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |                6 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                7 |             33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                             |                8 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                6 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               13 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/Q[3]                                                                                                                                                                                                                                                                          |               16 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                7 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                                                                                           |                9 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                                                                                        |                9 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |                6 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_es/up_awvalid_i_1_n_0                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |                5 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |               12 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[30]_i_1_n_0                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                             |                6 |             33 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/Q[1]                                                                                                                                                                                                                                                                          |               16 |             33 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                    |               19 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts2_queue_wren                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                5 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |               13 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                7 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               12 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                    |               19 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               17 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                8 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                |                8 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |                5 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                5 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               13 |             34 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                9 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |                7 |             34 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |                9 |             34 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                   |               11 |             35 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               11 |             35 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                                                                                                      |                5 |             35 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                9 |             35 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                                        |               12 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |               11 |             36 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_samples_d1_reg[0]_0                                                                                                                                                                                                                                                   |               11 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                         |                8 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/p_15_out[0]                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_11                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_9                                                                                                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_10                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                7 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_12                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                5 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_13                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_15                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                9 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_14                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_8                                                                                                                                                                                                                                             |                7 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[35][0]                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                         |               10 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                   |               14 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/E[0]                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |                9 |             36 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |               15 |             37 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                6 |             37 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |                9 |             37 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                         |               11 |             37 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                    |               12 |             37 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                8 |             37 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                8 |             38 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/gmii_tx_en_out_reg                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rxgen/counter_reg[0]_rep__4                                                                                                                                                                                                                                          |                7 |             38 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               11 |             38 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |                6 |             38 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                                                              |               12 |             39 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                5 |             39 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                                                              |               11 |             39 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                5 |             39 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                        |               13 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I364       |                                                                                                                                                                                                                                                                                                                                              |                8 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                6 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                8 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |                6 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I324       |                                                                                                                                                                                                                                                                                                                                              |                9 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                8 |             41 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |               11 |             41 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |                9 |             41 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |               21 |             41 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |                7 |             41 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                6 |             41 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |                9 |             41 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |               14 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |               16 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |               16 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |               13 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                                                               |                6 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                           |               12 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                                                               |                6 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                   |               13 |             42 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                    |               29 |             43 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |               12 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                                                                                              |               10 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |                7 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                   |               13 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |               10 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                                                                                              |               10 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               11 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                             |               17 |             44 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                                                              |                8 |             45 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                                                                                           |               13 |             45 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |               13 |             46 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               16 |             46 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               17 |             46 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               13 |             46 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |               10 |             46 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |               12 |             47 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                                                              |               12 |             47 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |               10 |             48 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |                6 |             48 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_mux[0].i_mux/i_/adc_mux_data_2_0[47]_i_1_n_0                                                                                                                                                                                                                                           |               19 |             48 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                6 |             48 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |                6 |             48 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                6 |             48 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |               11 |             48 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                   |               16 |             48 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |                6 |             48 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |                6 |             48 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I405    |                                                                                                                                                                                                                                                                                                                                              |               13 |             49 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I360       |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I409       |                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |               13 |             49 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I411       |                                                                                                                                                                                                                                                                                                                                              |               12 |             49 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I182       |                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/gmii_tx_en_out_reg                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                                                                                |               13 |             50 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                 |               18 |             52 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |               22 |             52 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                    |               15 |             52 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk104                                                         |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               21 |             53 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_dma_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                              |               13 |             53 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                    |               21 |             54 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/src_reset_shift[2]                                                                                                                                                                                                                                                            |               11 |             55 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/src_reset_shift[2]                                                                                                                                                                                                                                                         |               13 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I322    |                                                                                                                                                                                                                                                                                                                                              |               17 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/src_reset_shift[2]                                                                                                                                                                                                                                                            |               12 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I362    |                                                                                                                                                                                                                                                                                                                                              |               19 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I403    |                                                                                                                                                                                                                                                                                                                                              |               15 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I180    |                                                                                                                                                                                                                                                                                                                                              |               17 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I358    |                                                                                                                                                                                                                                                                                                                                              |               14 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I320 |                                                                                                                                                                                                                                                                                                                                              |               20 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I407 |                                                                                                                                                                                                                                                                                                                                              |                9 |             55 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |                7 |             56 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                           |               15 |             58 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                                                                                           |               13 |             58 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/SR[0]                                                                                                                                                                                                                                                                         |               24 |             60 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               16 |             60 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                                                                                                                   |               27 |             63 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               32 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               60 |             64 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[1].i_dsf/dac_valid_d2_reg_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               29 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |               18 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               56 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               32 |             64 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[31]_0                                                                                                                                                                                                                                             |               15 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               62 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                             | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                               |               17 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               61 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                        |                                                                                                                                                                                                                                                                                                                                              |                8 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               13 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |               32 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |               37 |             64 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[2].i_dsf/dac_data_i_d3[95]_i_2_n_0                                                                                                                                                                                                                     | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[2].i_dsf/dac_data_i_d3[95]_i_1_n_0                                                                                                                                                                                                                                                 |               27 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               61 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                              |               14 |             64 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[3].i_dsf/adc_dsf_data[63]_i_1_n_0                                                                                                                                                                                                                                                  |               15 |             64 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_mux[0].i_mux/i_/adc_mux_data_3_0[63]_i_1_n_0                                                                                                                                                                                                                                           |               20 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               61 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/rd_active_r1_reg                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               18 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               32 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                                              |               60 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               33 |             64 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_datafmt[0].i_ad_datafmt/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               16 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               16 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               20 |             64 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                                  |               31 |             64 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data[63]_i_1_n_0                                                                                                                                                                                                                                               |               17 |             65 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                          | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                    |               32 |             65 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[2].i_dsf/adc_dsf_data[63]_i_1__1_n_0                                                                                                                                                                                                                                               |               18 |             66 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data[63]_i_1__0_n_0                                                                                                                                                                                                                                               |               19 |             66 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/adc_mux_enable_reg[0]_inv_n_0                                                                                                                                                                                                                                                         |               26 |             66 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data[63]_i_1_n_0                                                                                                                                                                                                                                                  |               17 |             66 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                     |               26 |             67 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                                                                                           |               17 |             67 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                                                                                        |               18 |             67 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               27 |             67 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_samples_d1_reg[1]                                                                                                                                                                                                                                                     |               18 |             67 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                        |               33 |             67 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               45 |             69 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               12 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               43 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               41 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |               24 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                           |               24 |             69 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               15 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               37 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               48 |             69 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               19 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               49 |             69 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                    |               15 |             69 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               14 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               47 |             69 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                    |               13 |             69 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               20 |             70 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               17 |             70 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                                              |               21 |             70 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                 |               17 |             70 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               18 |             70 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                 |               24 |             70 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               13 |             70 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                         |               18 |             71 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9][0]                                                                                                                                                                |               30 |             72 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                              |               24 |             72 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                                                           |               17 |             73 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_S2MM.queue_dout2_new_reg[90][0]                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                                                           |               22 |             73 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                   |               16 |             75 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                     |               21 |             76 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               26 |             77 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               24 |             77 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               20 |             77 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               21 |             77 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               27 |             77 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               20 |             77 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               22 |             77 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               12 |             79 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                  |               22 |             83 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                          |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               27 |             83 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                                                                            |               21 |             84 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               21 |             84 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                                                                            |               21 |             84 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                                                                                           |               17 |             86 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                                                                                                                                                                                                                                                                              |               11 |             88 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                                                                                                                                                                                                                                                                              |               11 |             88 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                                                                                                                                                                                                                                                                              |               11 |             88 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                                                                                                                                                                                                                                                                              |               11 |             88 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                                                                                                                                                                                                                                                                              |               11 |             88 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                                                                                                                                                                                                                                                                              |               11 |             88 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                                                                                                                                                                                                                                                                              |               11 |             88 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |               19 |             89 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |               32 |             89 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[2].i_dsf/dac_valid_d2_reg_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               56 |             96 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |               19 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                                                                                                                                                                                                                                                                              |               12 |             96 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/gmii_tx_en_out_reg                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                              |               33 |             99 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_samples_d1_reg[0]_1                                                                                                                                                                                                                                                   |               22 |            100 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               13 |            104 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                                                                              |               13 |            104 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                                                                                                              |               14 |            112 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/up_sel_int_reg[0]_0                                                                                                                                                                                                                                                                  |               23 |            122 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/up_sel_int_reg[2]_0                                                                                                                                                                                                                                                                  |               31 |            122 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/gmii_tx_en_out_reg                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |               41 |            122 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/up_sel_int_reg[2]_0                                                                                                                                                                                                                                                                  |               36 |            122 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |               51 |            125 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/tx_reset_out                                                                                                                                                                                                                                                         |               37 |            125 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg_reg[10]_0                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |               39 |            126 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                           |               71 |            127 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_dest_dma_stream/i_data_mover/fwd_data_reg[0]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |               20 |            128 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                                                            |               42 |            128 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[1].i_dmx/dac_data_d4_reg[191]                                                                                                                                                                                                                                                      |               37 |            128 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |               36 |            128 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[15]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |               16 |            128 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_1                                  | i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_dest_slice/_dest_ready                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               23 |            128 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0                                                                                                                                                                                                         |               56 |            128 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                              |               32 |            128 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               31 |            128 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_tx_ctrl/ilas_data_reset_reg_n_0                                                                                                                                                                                                                                                       |               29 |            131 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                        |               62 |            142 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[2].i_dsf/dac_dsf_req_d2                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |               32 |            160 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               42 |            165 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               40 |            165 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               45 |            165 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                       |               42 |            165 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               44 |            166 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               50 |            166 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               42 |            166 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                       |               50 |            166 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                                                                  |               37 |            174 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               70 |            185 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[1].i_dsf/dac_dsf_req_d2_reg_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               40 |            192 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dsf[0].i_dsf/dac_dsf_req_d2_reg_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                              |               38 |            224 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |               97 |            257 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                             |               53 |            288 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   | i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/adc_mux_valid                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |               72 |            291 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_out                                                                                                                                                                                                                                                         |              107 |            404 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                             |              225 |            453 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |              160 |            476 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                              |              129 |            512 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |              198 |            512 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[518]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                              |              137 |            516 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[518]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                                                              |              146 |            516 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |              177 |            516 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                              |              134 |            516 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      | i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/adc_mux_valid                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                              |              123 |            520 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |              245 |            576 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |              170 |            576 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                              |              159 |            576 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tstorage                                                                                                                            |                                                                                                                                                                                                                                                                                                                                              |              146 |            576 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/not_strict_mode.rd_buf_we                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                              |               86 |            688 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_os_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                             |              262 |            742 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_rx_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                |              264 |            742 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                              |               96 |            768 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rdata_int_reg[0]_0                                                                                                                                                                                                                                    |              252 |            894 |
|  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/o_clk125                                                         |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |              238 |            898 |
|  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk_0                                                                   |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |              371 |           1707 |
|  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |              404 |           1934 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |              789 |           2229 |
|  i_system_wrapper/system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |             1336 |           3879 |
|  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk_0                                                                      |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                              |             1610 |           7532 |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   123 |
| 2      |                    83 |
| 3      |                    80 |
| 4      |                   331 |
| 5      |                   187 |
| 6      |                   153 |
| 7      |                    36 |
| 8      |                   184 |
| 9      |                    63 |
| 10     |                   133 |
| 11     |                    33 |
| 12     |                    51 |
| 13     |                    22 |
| 14     |                    29 |
| 15     |                    18 |
| 16+    |                   956 |
+--------+-----------------------+


