// Seed: 1550624333
module module_0 (
    id_1
);
  inout wire id_1;
  if (1) begin
    wire id_2, id_3, id_4;
    wire id_5, id_6;
  end else reg id_7;
  assign id_7 = (1);
  final id_7 <= #1 id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always #id_8 id_3 <= ((id_6));
  module_0(
      id_8
  );
  wire id_9;
endmodule
