INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/Display_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Display_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/FSM_SW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_SW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
