#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11b70e580 .scope module, "uart" "uart" 2 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 1 "cs";
    .port_info 8 /INPUT 1 "rx";
    .port_info 9 /OUTPUT 1 "tx";
    .port_info 10 /OUTPUT 1 "interrupt";
    .port_info 11 /INPUT 16 "baud_div";
P_0x10c008200 .param/l "CTRL_RX_EN" 1 2 55, +C4<00000000000000000000000000000001>;
P_0x10c008240 .param/l "CTRL_RX_INT_EN" 1 2 57, +C4<00000000000000000000000000000011>;
P_0x10c008280 .param/l "CTRL_TX_EN" 1 2 54, +C4<00000000000000000000000000000000>;
P_0x10c0082c0 .param/l "CTRL_TX_INT_EN" 1 2 56, +C4<00000000000000000000000000000010>;
P_0x10c008300 .param/l "RX_DATA" 1 2 91, C4<10>;
P_0x10c008340 .param/l "RX_IDLE" 1 2 89, C4<00>;
P_0x10c008380 .param/l "RX_START" 1 2 90, C4<01>;
P_0x10c0083c0 .param/l "RX_STOP" 1 2 92, C4<11>;
P_0x10c008400 .param/l "STATUS_FRAME_ERR" 1 2 50, +C4<00000000000000000000000000000100>;
P_0x10c008440 .param/l "STATUS_OVERRUN" 1 2 51, +C4<00000000000000000000000000000101>;
P_0x10c008480 .param/l "STATUS_RX_FULL" 1 2 49, +C4<00000000000000000000000000000011>;
P_0x10c0084c0 .param/l "STATUS_RX_READY" 1 2 47, +C4<00000000000000000000000000000001>;
P_0x10c008500 .param/l "STATUS_TX_EMPTY" 1 2 48, +C4<00000000000000000000000000000010>;
P_0x10c008540 .param/l "STATUS_TX_READY" 1 2 46, +C4<00000000000000000000000000000000>;
P_0x10c008580 .param/l "TX_DATA" 1 2 79, C4<10>;
P_0x10c0085c0 .param/l "TX_IDLE" 1 2 77, C4<00>;
P_0x10c008600 .param/l "TX_START" 1 2 78, C4<01>;
P_0x10c008640 .param/l "TX_STOP" 1 2 80, C4<11>;
P_0x10c008680 .param/l "UART_BAUD_H" 1 2 43, C4<100>;
P_0x10c0086c0 .param/l "UART_BAUD_L" 1 2 42, C4<011>;
P_0x10c008700 .param/l "UART_CTRL" 1 2 41, C4<010>;
P_0x10c008740 .param/l "UART_DATA" 1 2 39, C4<000>;
P_0x10c008780 .param/l "UART_STATUS" 1 2 40, C4<001>;
L_0x11b72c090 .functor AND 1, L_0x11b72bf00, L_0x11b72bff0, C4<1>, C4<1>;
L_0x11b72c360 .functor AND 1, L_0x11b72c180, L_0x11b72c2c0, C4<1>, C4<1>;
L_0x11b72c450 .functor OR 1, L_0x11b72c090, L_0x11b72c360, C4<0>, C4<0>;
L_0x11b72c540 .functor BUFZ 1, v0x11b72b230_0, C4<0>, C4<0>, C4<0>;
v0x11b718e30_0 .net *"_ivl_0", 31 0, L_0x11b72b540;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b728df0_0 .net *"_ivl_11", 28 0, L_0x1380400a0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11b728ea0_0 .net/2u *"_ivl_12", 31 0, L_0x1380400e8;  1 drivers
v0x11b728f60_0 .net *"_ivl_16", 31 0, L_0x11b72b9d0;  1 drivers
L_0x138040130 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b729010_0 .net *"_ivl_19", 28 0, L_0x138040130;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b729100_0 .net/2u *"_ivl_20", 31 0, L_0x138040178;  1 drivers
v0x11b7291b0_0 .net *"_ivl_24", 31 0, L_0x11b72bc80;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b729260_0 .net *"_ivl_27", 28 0, L_0x1380401c0;  1 drivers
L_0x138040208 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11b729310_0 .net/2u *"_ivl_28", 31 0, L_0x138040208;  1 drivers
L_0x138040010 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b729420_0 .net *"_ivl_3", 28 0, L_0x138040010;  1 drivers
v0x11b7294d0_0 .net *"_ivl_33", 0 0, L_0x11b72bf00;  1 drivers
v0x11b729580_0 .net *"_ivl_35", 0 0, L_0x11b72bff0;  1 drivers
v0x11b729630_0 .net *"_ivl_37", 0 0, L_0x11b72c090;  1 drivers
v0x11b7296d0_0 .net *"_ivl_39", 0 0, L_0x11b72c180;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b729780_0 .net/2u *"_ivl_4", 31 0, L_0x138040058;  1 drivers
v0x11b729830_0 .net *"_ivl_41", 0 0, L_0x11b72c2c0;  1 drivers
v0x11b7298e0_0 .net *"_ivl_43", 0 0, L_0x11b72c360;  1 drivers
v0x11b729a70_0 .net *"_ivl_8", 31 0, L_0x11b72b730;  1 drivers
o0x138008370 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x11b729b00_0 .net "addr", 2 0, o0x138008370;  0 drivers
o0x1380083a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x11b729ba0_0 .net "baud_div", 15 0, o0x1380083a0;  0 drivers
v0x11b729c50_0 .var "baud_rate_div", 15 0;
o0x138008400 .functor BUFZ 1, C4<z>; HiZ drive
v0x11b729d00_0 .net "clk", 0 0, o0x138008400;  0 drivers
o0x138008430 .functor BUFZ 1, C4<z>; HiZ drive
v0x11b729da0_0 .net "cs", 0 0, o0x138008430;  0 drivers
v0x11b729e40_0 .var "ctrl_reg", 7 0;
o0x138008490 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x11b729ef0_0 .net "data_in", 7 0, o0x138008490;  0 drivers
v0x11b729fa0_0 .var "data_out", 7 0;
v0x11b72a050_0 .net "interrupt", 0 0, L_0x11b72c450;  1 drivers
o0x138008520 .functor BUFZ 1, C4<z>; HiZ drive
v0x11b72a0f0_0 .net "read", 0 0, o0x138008520;  0 drivers
o0x138008550 .functor BUFZ 1, C4<z>; HiZ drive
v0x11b72a190_0 .net "rst_n", 0 0, o0x138008550;  0 drivers
o0x138008580 .functor BUFZ 1, C4<z>; HiZ drive
v0x11b72a230_0 .net "rx", 0 0, o0x138008580;  0 drivers
v0x11b72a2d0_0 .var "rx_baud_count", 15 0;
v0x11b72a380_0 .var "rx_bit_count", 2 0;
v0x11b72a430_0 .var "rx_data", 7 0;
v0x11b729990 .array "rx_fifo", 3 0, 7 0;
v0x11b72a6e0_0 .var "rx_fifo_count", 2 0;
v0x11b72a790_0 .net "rx_fifo_empty", 0 0, L_0x11b72bb60;  1 drivers
v0x11b72a830_0 .net "rx_fifo_full", 0 0, L_0x11b72bde0;  1 drivers
v0x11b72a8d0_0 .var "rx_fifo_head", 1 0;
v0x11b72a980_0 .var "rx_fifo_tail", 1 0;
v0x11b72aa30_0 .var "rx_state", 1 0;
v0x11b72aae0_0 .var "status_reg", 7 0;
v0x11b72ab90_0 .net "tx", 0 0, L_0x11b72c540;  1 drivers
v0x11b72ac30_0 .var "tx_baud_count", 15 0;
v0x11b72ace0_0 .var "tx_bit_count", 2 0;
v0x11b72ad90_0 .var "tx_data", 7 0;
v0x11b72ae40 .array "tx_fifo", 3 0, 7 0;
v0x11b72aee0_0 .var "tx_fifo_count", 2 0;
v0x11b72af90_0 .net "tx_fifo_empty", 0 0, L_0x11b72b610;  1 drivers
v0x11b72b030_0 .net "tx_fifo_full", 0 0, L_0x11b72b890;  1 drivers
v0x11b72b0d0_0 .var "tx_fifo_head", 1 0;
v0x11b72b180_0 .var "tx_fifo_tail", 1 0;
v0x11b72b230_0 .var "tx_reg", 0 0;
v0x11b72b2d0_0 .var "tx_state", 1 0;
o0x138008a60 .functor BUFZ 1, C4<z>; HiZ drive
v0x11b72b380_0 .net "write", 0 0, o0x138008a60;  0 drivers
E_0x11b70e8d0/0 .event negedge, v0x11b72a190_0;
E_0x11b70e8d0/1 .event posedge, v0x11b729d00_0;
E_0x11b70e8d0 .event/or E_0x11b70e8d0/0, E_0x11b70e8d0/1;
v0x11b729990_0 .array/port v0x11b729990, 0;
E_0x11b70e910/0 .event anyedge, v0x11b729b00_0, v0x11b72a790_0, v0x11b72a980_0, v0x11b729990_0;
v0x11b729990_1 .array/port v0x11b729990, 1;
v0x11b729990_2 .array/port v0x11b729990, 2;
v0x11b729990_3 .array/port v0x11b729990, 3;
E_0x11b70e910/1 .event anyedge, v0x11b729990_1, v0x11b729990_2, v0x11b729990_3, v0x11b72aae0_0;
E_0x11b70e910/2 .event anyedge, v0x11b729e40_0, v0x11b729c50_0;
E_0x11b70e910 .event/or E_0x11b70e910/0, E_0x11b70e910/1, E_0x11b70e910/2;
E_0x11b70e9a0/0 .event anyedge, v0x11b72b030_0, v0x11b72a790_0, v0x11b72af90_0, v0x11b72b2d0_0;
E_0x11b70e9a0/1 .event anyedge, v0x11b72a830_0;
E_0x11b70e9a0 .event/or E_0x11b70e9a0/0, E_0x11b70e9a0/1;
L_0x11b72b540 .concat [ 3 29 0 0], v0x11b72aee0_0, L_0x138040010;
L_0x11b72b610 .cmp/eq 32, L_0x11b72b540, L_0x138040058;
L_0x11b72b730 .concat [ 3 29 0 0], v0x11b72aee0_0, L_0x1380400a0;
L_0x11b72b890 .cmp/eq 32, L_0x11b72b730, L_0x1380400e8;
L_0x11b72b9d0 .concat [ 3 29 0 0], v0x11b72a6e0_0, L_0x138040130;
L_0x11b72bb60 .cmp/eq 32, L_0x11b72b9d0, L_0x138040178;
L_0x11b72bc80 .concat [ 3 29 0 0], v0x11b72a6e0_0, L_0x1380401c0;
L_0x11b72bde0 .cmp/eq 32, L_0x11b72bc80, L_0x138040208;
L_0x11b72bf00 .part v0x11b729e40_0, 2, 1;
L_0x11b72bff0 .part v0x11b72aae0_0, 0, 1;
L_0x11b72c180 .part v0x11b729e40_0, 3, 1;
L_0x11b72c2c0 .part v0x11b72aae0_0, 1, 1;
    .scope S_0x11b70e580;
T_0 ;
    %wait E_0x11b70e9a0;
    %load/vec4 v0x11b72b030_0;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b72aae0_0, 4, 1;
    %load/vec4 v0x11b72a790_0;
    %nor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b72aae0_0, 4, 1;
    %load/vec4 v0x11b72af90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x11b72b2d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b72aae0_0, 4, 1;
    %load/vec4 v0x11b72a830_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b72aae0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b72aae0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b72aae0_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b72aae0_0, 4, 2;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11b70e580;
T_1 ;
    %wait E_0x11b70e8d0;
    %load/vec4 v0x11b72a190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x11b729e40_0, 0;
    %pushi/vec4 434, 0, 16;
    %assign/vec4 v0x11b729c50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72b0d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72b180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11b72aee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72a8d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72a980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11b72a6e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11b729da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x11b72b380_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x11b729b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x11b72b030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x11b729ef0_0;
    %load/vec4 v0x11b72b0d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11b72ae40, 0, 4;
    %load/vec4 v0x11b72b0d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x11b72b0d0_0, 0;
    %load/vec4 v0x11b72aee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11b72aee0_0, 0;
T_1.10 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x11b729ef0_0;
    %assign/vec4 v0x11b729e40_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x11b729ef0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x11b729c50_0, 4, 5;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x11b729ef0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x11b729c50_0, 4, 5;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x11b729da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0x11b72a0f0_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x11b729b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x11b72a790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x11b72a980_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x11b72a980_0, 0;
    %load/vec4 v0x11b72a6e0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x11b72a6e0_0, 0;
T_1.17 ;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
T_1.12 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x11b72aa30_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_1.22, 4;
    %load/vec4 v0x11b72a2d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.21, 9;
    %load/vec4 v0x11b72a830_0;
    %nor/r;
    %and;
T_1.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x11b72a430_0;
    %load/vec4 v0x11b72a8d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11b729990, 0, 4;
    %load/vec4 v0x11b72a8d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x11b72a8d0_0, 0;
    %load/vec4 v0x11b72a6e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11b72a6e0_0, 0;
T_1.19 ;
    %load/vec4 v0x11b72b2d0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_1.25, 4;
    %load/vec4 v0x11b72af90_0;
    %nor/r;
    %and;
T_1.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %load/vec4 v0x11b72b180_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x11b72b180_0, 0;
    %load/vec4 v0x11b72aee0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x11b72aee0_0, 0;
T_1.23 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11b70e580;
T_2 ;
    %wait E_0x11b70e910;
    %load/vec4 v0x11b729b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11b729fa0_0, 0, 8;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x11b72a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %load/vec4 v0x11b72a980_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11b729990, 4;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0x11b729fa0_0, 0, 8;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x11b72aae0_0;
    %store/vec4 v0x11b729fa0_0, 0, 8;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x11b729e40_0;
    %store/vec4 v0x11b729fa0_0, 0, 8;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x11b729c50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11b729fa0_0, 0, 8;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x11b729c50_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x11b729fa0_0, 0, 8;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x11b70e580;
T_3 ;
    %wait E_0x11b70e8d0;
    %load/vec4 v0x11b72a190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72b2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11b72ad90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11b72ace0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11b72ac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11b72b230_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11b729e40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11b72b2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11b72b230_0, 0;
    %load/vec4 v0x11b72af90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x11b72b180_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11b72ae40, 4;
    %assign/vec4 v0x11b72ad90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x11b72b2d0_0, 0;
    %load/vec4 v0x11b729c50_0;
    %assign/vec4 v0x11b72ac30_0, 0;
T_3.9 ;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11b72b230_0, 0;
    %load/vec4 v0x11b72ac30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x11b72b2d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11b72ace0_0, 0;
    %load/vec4 v0x11b729c50_0;
    %assign/vec4 v0x11b72ac30_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x11b72ac30_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x11b72ac30_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x11b72ad90_0;
    %load/vec4 v0x11b72ace0_0;
    %part/u 1;
    %assign/vec4 v0x11b72b230_0, 0;
    %load/vec4 v0x11b72ac30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %load/vec4 v0x11b72ace0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x11b72b2d0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x11b72ace0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11b72ace0_0, 0;
T_3.16 ;
    %load/vec4 v0x11b729c50_0;
    %assign/vec4 v0x11b72ac30_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x11b72ac30_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x11b72ac30_0, 0;
T_3.14 ;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11b72b230_0, 0;
    %load/vec4 v0x11b72ac30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72b2d0_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x11b72ac30_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x11b72ac30_0, 0;
T_3.18 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11b70e580;
T_4 ;
    %wait E_0x11b70e8d0;
    %load/vec4 v0x11b72a190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72aa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11b72a430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11b72a380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11b72a2d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11b729e40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x11b72aa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x11b72a230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x11b72aa30_0, 0;
    %load/vec4 v0x11b729c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x11b72a2d0_0, 0;
T_4.9 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x11b72a2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v0x11b72a230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x11b72aa30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11b72a380_0, 0;
    %load/vec4 v0x11b729c50_0;
    %assign/vec4 v0x11b72a2d0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72aa30_0, 0;
T_4.14 ;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x11b72a2d0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x11b72a2d0_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x11b72a2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.15, 4;
    %load/vec4 v0x11b72a230_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x11b72a380_0;
    %assign/vec4/off/d v0x11b72a430_0, 4, 5;
    %load/vec4 v0x11b72a380_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x11b72aa30_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x11b72a380_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11b72a380_0, 0;
T_4.18 ;
    %load/vec4 v0x11b729c50_0;
    %assign/vec4 v0x11b72a2d0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x11b72a2d0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x11b72a2d0_0, 0;
T_4.16 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x11b72a2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11b72aa30_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v0x11b72a2d0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x11b72a2d0_0, 0;
T_4.20 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "io/uart.v";
