<?xml version="1.0" encoding="UTF-8"?>
<module id="FSYNC" HW_revision="" XML_version="1" description="Frame Synchronization Peripheral">
		<register id="RP3TC0" acronym="RP3TC0" offset="0x100" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC0}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC1" acronym="RP3TC1" offset="0x104" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC1}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC2" acronym="RP3TC2" offset="0x108" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC2}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC3" acronym="RP3TC3" offset="0x10C" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC3}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC4" acronym="RP3TC4" offset="0x110" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC4}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC5" acronym="RP3TC5" offset="0x114" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC5}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC6" acronym="RP3TC6" offset="0x118" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC6}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC7" acronym="RP3TC7" offset="0x11C" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC7}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC8" acronym="RP3TC8" offset="0x120" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC8}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="RP3TC9" acronym="RP3TC9" offset="0x124" width="32" description="FSYNC RP3 Terminal Count Entry {FSYNC_RP3TC9}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC0" acronym="SYSTC0" offset="0x140" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC0}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC1" acronym="SYSTC1" offset="0x144" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC1}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC2" acronym="SYSTC2" offset="0x148" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC2}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC3" acronym="SYSTC3" offset="0x14C" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC3}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC4" acronym="SYSTC4" offset="0x150" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC4}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC5" acronym="SYSTC5" offset="0x154" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC5}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC6" acronym="SYSTC6" offset="0x158" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC6}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC7" acronym="SYSTC7" offset="0x15C" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC7}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC8" acronym="SYSTC8" offset="0x160" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC8}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="SYSTC9" acronym="SYSTC9" offset="0x164" width="32" description="FSYNC System Terminal Count Entry {FSYNC_SYSTC9}">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="12" begin="11" end="0" resetval="0" description="Terminal Count RAM for chip count" range="" rwaccess="R"/>
		</register>
		<register id="EGMOFFSET0" acronym="EGMOFFSET0" offset="0x300" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET0}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET1" acronym="EGMOFFSET1" offset="0x304" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET1}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET2" acronym="EGMOFFSET2" offset="0x308" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET2}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET3" acronym="EGMOFFSET3" offset="0x30C" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET3}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET4" acronym="EGMOFFSET4" offset="0x310" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET4}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET5" acronym="EGMOFFSET5" offset="0x314" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET5}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET6" acronym="EGMOFFSET6" offset="0x318" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET6}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET7" acronym="EGMOFFSET7" offset="0x31C" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET7}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET8" acronym="EGMOFFSET8" offset="0x320" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET8}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET9" acronym="EGMOFFSET9" offset="0x324" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET9}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET10" acronym="EGMOFFSET10" offset="0x328" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET10}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET11" acronym="EGMOFFSET11" offset="0x32C" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET11}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET12" acronym="EGMOFFSET12" offset="0x330" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET12}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET13" acronym="EGMOFFSET13" offset="0x334" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET13}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET14" acronym="EGMOFFSET14" offset="0x338" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET14}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET15" acronym="EGMOFFSET15" offset="0x33C" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET15}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET16" acronym="EGMOFFSET16" offset="0x340" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET16}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET17" acronym="EGMOFFSET17" offset="0x344" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET17}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET18" acronym="EGMOFFSET18" offset="0x348" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET18}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET19" acronym="EGMOFFSET19" offset="0x34C" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET19}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET20" acronym="EGMOFFSET20" offset="0x350" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET20}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMOFFSET21" acronym="EGMOFFSET21" offset="0x354" width="32" description="FSYNC Mask Event Generator Offset Value {FSYNC_EGMOFFSET21}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK0" acronym="EGMMASK0" offset="0x280" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK0}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK1" acronym="EGMMASK1" offset="0x284" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK1}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK2" acronym="EGMMASK2" offset="0x288" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK2}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK3" acronym="EGMMASK3" offset="0x28C" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK3}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK4" acronym="EGMMASK4" offset="0x290" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK4}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK5" acronym="EGMMASK5" offset="0x294" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK5}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK6" acronym="EGMMASK6" offset="0x298" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK6}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK7" acronym="EGMMASK7" offset="0x29C" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK7}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK8" acronym="EGMMASK8" offset="0x2A0" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK8}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK9" acronym="EGMMASK9" offset="0x2A4" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK9}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK10" acronym="EGMMASK10" offset="0x2A8" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK10}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK11" acronym="EGMMASK11" offset="0x2AC" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK11}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK12" acronym="EGMMASK12" offset="0x2B0" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK12}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK13" acronym="EGMMASK13" offset="0x2B4" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK13}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK14" acronym="EGMMASK14" offset="0x2B8" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK14}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK15" acronym="EGMMASK15" offset="0x2BC" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK15}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK16" acronym="EGMMASK16" offset="0x2C0" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK16}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK17" acronym="EGMMASK17" offset="0x2C4" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK17}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK18" acronym="EGMMASK18" offset="0x2C8" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK18}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK19" acronym="EGMMASK19" offset="0x2CC" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK19}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK20" acronym="EGMMASK20" offset="0x2D0" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK20}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMMASK21" acronym="EGMMASK21" offset="0x2D4" width="32" description="FSYNC Mask Event Generator Mask {FSYNC_EGMMASK21}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FRAME" width="2" begin="26" end="25" resetval="0" description="Frame" range="" rwaccess="R/W"/>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL0" acronym="EGMCTRL0" offset="0x200" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL0}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL1" acronym="EGMCTRL1" offset="0x204" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL1}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL2" acronym="EGMCTRL2" offset="0x208" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL2}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL3" acronym="EGMCTRL3" offset="0x20C" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL3}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL4" acronym="EGMCTRL4" offset="0x210" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL4}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL5" acronym="EGMCTRL5" offset="0x214" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL5}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL6" acronym="EGMCTRL6" offset="0x218" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL6}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL7" acronym="EGMCTRL7" offset="0x21C" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL7}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL8" acronym="EGMCTRL8" offset="0x220" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL8}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL9" acronym="EGMCTRL9" offset="0x224" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL9}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL10" acronym="EGMCTRL10" offset="0x228" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL10}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL11" acronym="EGMCTRL11" offset="0x22C" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL11}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL12" acronym="EGMCTRL12" offset="0x230" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL12}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL13" acronym="EGMCTRL13" offset="0x234" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL13}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL14" acronym="EGMCTRL14" offset="0x238" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL14}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL15" acronym="EGMCTRL15" offset="0x23C" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL15}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL16" acronym="EGMCTRL16" offset="0x240" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL16}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL17" acronym="EGMCTRL17" offset="0x244" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL17}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL18" acronym="EGMCTRL18" offset="0x248" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL18}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL19" acronym="EGMCTRL19" offset="0x24C" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL19}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL20" acronym="EGMCTRL20" offset="0x250" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL20}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGMCTRL21" acronym="EGMCTRL21" offset="0x254" width="32" description="FSYNC Mask Event Generator Control Register {FSYNC_EGMCTRL21}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT0" acronym="EGCTCOUNT0" offset="0x358" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT1" acronym="EGCTCOUNT1" offset="0x35C" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT2" acronym="EGCTCOUNT2" offset="0x360" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT3" acronym="EGCTCOUNT3" offset="0x364" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT4" acronym="EGCTCOUNT4" offset="0x368" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT5" acronym="EGCTCOUNT5" offset="0x36C" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT6" acronym="EGCTCOUNT6" offset="0x370" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCTCOUNT7" acronym="EGCTCOUNT7" offset="0x374" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGMCTCOUNT}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TCOUNT" width="27" begin="26" end="0" resetval="0" description="Terminal count" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL0" acronym="EGCCTRL0" offset="0x258" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL0}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL1" acronym="EGCCTRL1" offset="0x25C" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL1}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL2" acronym="EGCCTRL2" offset="0x260" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL2}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL3" acronym="EGCCTRL3" offset="0x264" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL3}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL4" acronym="EGCCTRL4" offset="0x268" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL4}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL5" acronym="EGCCTRL5" offset="0x26C" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL5}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL6" acronym="EGCCTRL6" offset="0x270" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL6}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
		<register id="EGCCTRL7" acronym="EGCCTRL7" offset="0x274" width="32" description="FSYNC Counter Event Generator Control Register {FSYNC_EGCCTRL7}">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SOURCE" width="1" begin="26" end="26" resetval="0" description="Event Source" range="1-0" rwaccess="R/W">
				<bitenum id="SYS" value="0" token="SYS" description="System timer with system sub-chip clock"/>
				<bitenum id="RP3" value="1" token="RP3" description="RP3 timer with RP3 sub-chip clock"/>
			</bitfield>
			<bitfield id="ENABLE" width="1" begin="25" end="25" resetval="0" description="Event Enable" range="1-0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable Event"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable Event"/>
			</bitfield>
			<bitfield id="SLOT" width="4" begin="24" end="21" resetval="0" description="Slot compare value" range="" rwaccess="R/W"/>
			<bitfield id="TCSTATE" width="4" begin="20" end="17" resetval="0" description="Chip TC state compare value" range="" rwaccess="R/W"/>
			<bitfield id="CHIP" width="12" begin="16" end="5" resetval="0" description="Chip compare value" range="" rwaccess="R/W"/>
			<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip compare value" range="" rwaccess="R/W"/>
		</register>
	<register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Identification Register{FSYNC_PID} ">
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"/>
	</register>
	<register id="SCRATCH" acronym="SCRATCH" offset="0x00B0" width="32" description="FSYNC Scratch Register {FSYNC_SCRATCH}">
		<bitfield id="SCRATCH" width="32" begin="31" end="0" resetval="0" description="Dummy location for test" range="" rwaccess="R/W"/>
	</register>
	<register id="CTL1" acronym="CTL1" offset="0x00B4" width="32" description="FSYNC Control Register 1 {FSYNC_CTL1}">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CRC_FLIP" width="1" begin="27" end="27" resetval="0" description="Timer start" range="1-0" rwaccess="R/W">
			<bitenum id="MS_1ST" value="0" token="MS_1ST" description="CRC bit 15 received first"/>
			<bitenum id="LS_1ST" value="1" token="LS_1ST" description="CRC bit 0 received first"/>
		</bitfield>
		<bitfield id="ADD_LEAPSEC" width="1" begin="26" end="26" resetval="0" description="Timer halt" range="1-0" rwaccess="R/W">
			<bitenum id="NO_ADD" value="0" token="NO_ADD" description="Do not add leapseconds to TOD"/>
			<bitenum id="ADD" value="1" token="ADD" description="Add leapseconds to TOD timer"/>
		</bitfield>
		<bitfield id="CRC_USE" width="1" begin="25" end="25" resetval="0" description="CRC use enable" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Use sync_burst message regardless of CRC pass/fail"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Discard sync_burst message on CRC fail"/>
		</bitfield>
		<bitfield id="AUTO_RESYNC" width="1" begin="24" end="24" resetval="0" description="Automatic resync enable" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable auto-resync"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable auto-resync"/>
		</bitfield>
		<bitfield id="RP1_MODE" width="1" begin="23" end="23" resetval="0" description="RP1 operation mode enable" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable RP1 synchronization"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable RP1 synchronization"/>
		</bitfield>
		<bitfield id="RP3_EQUAL_SYS" width="1" begin="22" end="22" resetval="0" description="System timer only selection" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="System timer is separate from RP3 timer"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="System timer is the same as the RP3 timer"/>
		</bitfield>
		<bitfield id="TOD_FRAME_DLY" width="4" begin="21" end="18" resetval="0" description="Time-of-Day frame syncronization delay" range="15 - 0" rwaccess="R/W"/>
		<bitfield id="SYS_FRAME_DLY" width="4" begin="17" end="14" resetval="0" description="System frame syncronization delay" range="15 - 0" rwaccess="R/W"/>
		<bitfield id="RP3_FRAME_DLY" width="4" begin="13" end="10" resetval="0" description="RP3 frame syncronization delay" range="15 - 0" rwaccess="R/W"/>
		<bitfield id="SYS_CLK_SEL" width="3" begin="9" end="7" resetval="0" description="System timer clock source selection" range="4-0" rwaccess="R/W">
			<bitenum id="MOD_CLK" value="0" token="MOD_CLK" description="Internal module clock (CPU/3)"/>
			<bitenum id="MOD_CLK3" value="1" token="MOD_CLK3" description="Module clock / 3 (CPU/9)"/>
			<bitenum id="FSYNC_CLK" value="2" token="FSYNC_CLK" description="Frame sync clock input"/>
			<bitenum id="UMTS_CLK" value="3" token="UMTS_CLK" description="UMTS clock input"/>
			<bitenum id="TRT_CLK" value="4" token="TRT_CLK" description="TRT clock input"/>
		</bitfield>
		<bitfield id="RP3_CLK_SEL" width="3" begin="6" end="4" resetval="0" description="RP3 timer clock source selection" range="4-0" rwaccess="R/W">
			<bitenum id="MOD_CLK" value="0" token="MOD_CLK" description="Internal module clock (CPU/3)"/>
			<bitenum id="MOD_CLK3" value="1" token="MOD_CLK3" description="Module clock / 3 (CPU/9)"/>
			<bitenum id="FSYNC_CLK" value="2" token="FSYNC_CLK" description="Frame sync clock input"/>
			<bitenum id="UMTS_CLK" value="3" token="UMTS_CLK" description="UMTS clock input"/>
			<bitenum id="TRT_CLK" value="4" token="TRT_CLK" description="TRT clock input"/>
		</bitfield>
		<bitfield id="SYS_SYNC_SEL" width="2" begin="3" end="2" resetval="0" description="System timer synchronization selection" range="3-0" rwaccess="R/W">
			<bitenum id="FRAME_BURST" value="0" token="FRAME_BURST" description="OBSAI RP1 differential FRAME_BURST"/>
			<bitenum id="UMTS_SYNC" value="1" token="UMTS_SYNC" description="UMTS_SYNC input"/>
			<bitenum id="TRT" value="2" token="TRT" description="TRT input"/>
			<bitenum id="SYS_TEST" value="3" token="SYS_TEST" description="System Test input"/>
		</bitfield>
		<bitfield id="RP3_SYNC_SEL" width="2" begin="1" end="0" resetval="0" description="RP3 timer synchronization selcetion" range="3-0" rwaccess="R/W">
			<bitenum id="FRAME_BURST" value="0" token="FRAME_BURST" description="OBSAI RP1 differential FRAME_BURST"/>
			<bitenum id="UMTS_SYNC" value="1" token="UMTS_SYNC" description="UMTS_SYNC input"/>
			<bitenum id="TRT" value="2" token="TRT" description="TRT input"/>
			<bitenum id="SYS_TEST" value="3" token="SYS_TEST" description="System Test input"/>
		</bitfield>
	</register>
	<register id="CTL2" acronym="CTL2" offset="0x00B8" width="32" description="FSYNC Control Register 2 {FSYNC_CTL2}">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="FS_RUN" width="1" begin="7" end="7" resetval="0" description="FS Running" range="1-0" rwaccess="R">
			<bitenum id="NO_RUN" value="0" token="NO_RUN" description="No effect"/>
			<bitenum id="RUN" value="1" token="RUN" description="FS run"/>
		</bitfield>
		<bitfield id="SYS_TEST_SYNC" width="1" begin="6" end="6" resetval="0" description="System test sync" range="1-0" rwaccess="R/W">
			<bitenum id="NO_PULSE" value="0" token="NO_PULSE" description="No effect"/>
			<bitenum id="PULSE" value="1" token="PULSE" description="Create internal sync pulse"/>
		</bitfield>
		<bitfield id="_RESV_4" width="3" begin="5" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ARM_TIMER" width="1" begin="2" end="2" resetval="0" description="Arm the RP3 timer to start when synchronization occurs" range="1-0" rwaccess="R/W">
			<bitenum id="NO_ARM" value="0" token="NO_ARM" description="No effect"/>
			<bitenum id="ARM" value="1" token="ARM" description="Arm Timers"/>
		</bitfield>
		<bitfield id="_RESV_6" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TIMER_HALT" width="1" begin="0" end="0" resetval="0" description="Timer halt" range="1-0" rwaccess="R/W">
			<bitenum id="NO_HALT" value="0" token="NO_HALT" description="No effect"/>
			<bitenum id="HALT" value="1" token="HALT" description="Halt RP3 and system timers"/>
		</bitfield>
	</register>
	<register id="SYSTC" acronym="SYSTC" offset="0x0168" width="32" description="FSYNC System Terminal Count Register {FSYNC_SYSTC}">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="WRAPADDR" width="4" begin="12" end="9" resetval="0" description="Chip TC RAM wrap address" range="" rwaccess="R/W"/>
		<bitfield id="SLOT" width="4" begin="8" end="5" resetval="0" description="Slot" range="" rwaccess="R/W"/>
		<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip (input clock divider)" range="" rwaccess="R/W"/>
	</register>
	<register id="RP3TC" acronym="RP3TC" offset="0x016C" width="32" description="FSYNC System Terminal Count Register {FSYNC_RP3TC}">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="WRAPADDR" width="4" begin="12" end="9" resetval="0" description="Chip TC RAM wrap address" range="" rwaccess="R/W"/>
		<bitfield id="SLOT" width="4" begin="8" end="5" resetval="0" description="Slot" range="" rwaccess="R/W"/>
		<bitfield id="SUBCHIP" width="5" begin="4" end="0" resetval="0" description="Sub-chip (input clock divider)" range="" rwaccess="R/W"/>
	</register>
	<register id="RP1TS" acronym="RP1TS" offset="0x00C4" width="32" description="FSYNC RP1 Type Select Register {FSYNC_RP1TS}">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RP1_TYPE" width="8" begin="7" end="0" resetval="0" description="RP1 Type" range="7-0" rwaccess="R/W">
			<bitenum id="WCDMA_FDD" value="2" token="WCDMA_FDD" description="WCDMA or FDD"/>
			<bitenum id="CDMA2000" value="7" token="CDMA2000" description="CDMA2000"/>
		</bitfield>
	</register>
	<register id="UPDATE" acronym="UPDATE" offset="0x00C8" width="32" description="FSYNC Update Register {FSYNC_UPDATE}">
		<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TOD_RATE" width="8" begin="23" end="16" resetval="0" description="System Frame Update Rate" range="" rwaccess="R/W"/>
		<bitfield id="RP3_RATE" width="8" begin="15" end="8" resetval="0" description="RP3 Frame Update Rate" range="" rwaccess="R/W"/>
		<bitfield id="SYS_RATE" width="8" begin="7" end="0" resetval="0" description="TOD Frame Update Rate" range="" rwaccess="R/W"/>
	</register>
	<register id="TYPE" acronym="TYPE" offset="0x0170" width="32" description="FSYNC Type Capture Register {FSYNC_TYPE}">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TYPE" width="8" begin="7" end="0" resetval="0" description="RP1 Type Capture" range="" rwaccess="R"/>
	</register>
	<register id="TOD1" acronym="TOD1" offset="0x0128" width="32" description="FSYNC TOD Capture Register 1 {FSYNC_TOD1}">
		<bitfield id="TOD_LS" width="32" begin="31" end="0" resetval="0" description="TOD Capture LSBs" range="" rwaccess="R"/>
	</register>
	<register id="TOD2" acronym="TOD2" offset="0x012C" width="32" description="FSYNC TOD Capture Register2 {FSYNC_TOD2}">
		<bitfield id="TOD_MS" width="32" begin="31" end="0" resetval="0" description="TOD Capture MSBs" range="" rwaccess="R"/>
	</register>
	<register id="RP31" acronym="RP31" offset="0x0130" width="32" description="FSYNC RP3 Capture Register 1 {FSYNC_RP31}">
		<bitfield id="RP3_LS" width="32" begin="31" end="0" resetval="0" description="RP3 Capture LSBs" range="" rwaccess="R"/>
	</register>
	<register id="RP32" acronym="RP32" offset="0x0134" width="32" description="FSYNC RP3 Capture Register 2 {FSYNC_RP32}">
		<bitfield id="RP3_MS" width="32" begin="31" end="0" resetval="0" description="RP3 Capture MSBs" range="" rwaccess="R"/>
	</register>
	<register id="SYS1" acronym="SYS1" offset="0x0138" width="32" description="FSYNC SYS Capture Register 1 {FSYNC_SYS1}">
		<bitfield id="SYS_LS" width="32" begin="31" end="0" resetval="0" description="SYS Capture LSBs" range="" rwaccess="R"/>
	</register>
	<register id="SYS2" acronym="SYS2" offset="0x013C" width="32" description="FSYNC SYS Capture Register 2 {FSYNC_SYS2}">
		<bitfield id="SYS_MS" width="32" begin="31" end="0" resetval="0" description="SYS Capture MSBs" range="" rwaccess="R"/>
	</register>
	<register id="TODVAL" acronym="TODVAL" offset="0x0174" width="32" description="FSYNC TOD VAL Register {FSYNC_TODVAL}">
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0" description="Read the current  value of the TOD timer in secs" range="" rwaccess="R"/>
	</register>
	<register id="RP3VAL" acronym="RP3VAL" offset="0x0178" width="32" description="FSYNC RP3 VAL Register {FSYNC_RP3VAL}">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="FRAME" width="12" begin="27" end="16" resetval="0" description="System tmer frame count" range="" rwaccess="R"/>
		<bitfield id="SLOT" width="4" begin="15" end="12" resetval="0" description="System timer slot count" range="" rwaccess="R"/>
		<bitfield id="CHIP" width="12" begin="11" end="0" resetval="0" description="System timer chip count" range="" rwaccess="R"/>
	</register>
	<register id="SYSVAL" acronym="SYSVAL" offset="0x017C" width="32" description="FSYNC System VAL Register {FSYNC_SYSVAL}">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="FRAME" width="12" begin="27" end="16" resetval="0" description="System tmer frame count" range="" rwaccess="R"/>
		<bitfield id="SLOT" width="4" begin="15" end="12" resetval="0" description="System timer slot count" range="" rwaccess="R"/>
		<bitfield id="CHIP" width="12" begin="11" end="0" resetval="0" description="System timer chip count" range="" rwaccess="R"/>
	</register>
	<register id="RP3INIT" acronym="RP3INIT" offset="0x00CC" width="32" description="FSYNC RP3 Init Register {FSYNC_RP3INIT}">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
		<bitfield id="FRAME" width="12" begin="27" end="16" resetval="0" description="System tmer frame count" range="" rwaccess="R/W"/>
		<bitfield id="SLOT" width="4" begin="15" end="12" resetval="0" description="System timer slot count" range="" rwaccess="R/W"/>
		<bitfield id="CHIP" width="12" begin="11" end="0" resetval="0" description="System timer chip count" range="" rwaccess="R/W"/>
	</register>
	<register id="SYSINIT" acronym="SYSINIT" offset="0x00D0" width="32" description="FSYNC System Init Register {FSYNC_SYSINIT}">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
		<bitfield id="FRAME" width="12" begin="27" end="16" resetval="0" description="System tmer frame count" range="" rwaccess="R/W"/>
		<bitfield id="SLOT" width="4" begin="15" end="12" resetval="0" description="System timer slot count" range="" rwaccess="R/W"/>
		<bitfield id="CHIP" width="12" begin="11" end="0" resetval="0" description="System timer chip count" range="" rwaccess="R/W"/>
	</register>
	<register id="EMUCTL" acronym="EMUCTL" offset="0x00BC" width="32" description="FSYNC Emulation Control Register {FSYNC_EMUCTL}">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="FREE" width="1" begin="1" end="1" resetval="0" description="Free run" range="1-0" rwaccess="R/W">
			<bitenum id="SUSPEND" value="0" token="SUSPEND" description="Halt on emulation halt"/>
			<bitenum id="FREERUN" value="1" token="FREERUN" description="Ignore emulation halt"/>
		</bitfield>
		<bitfield id="SOFT" width="1" begin="0" end="0" resetval="0" description="Soft halt" range="1-0" rwaccess="R/W">
			<bitenum id="SOFTHALT" value="0" token="SOFTHALT" description="Free run timers, disable some events with emu mask"/>
			<bitenum id="HARDHALT" value="1" token="HARDHALT" description="Halt all timers and events"/>
		</bitfield>
	</register>
	<register id="EMUMASK" acronym="EMUMASK" offset="0x00C0" width="32" description="FSYNC Emulation Mask Register {FSYNC_EMUMASK}">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="MASK29" width="1" begin="29" end="29" resetval="0" description="Mask for Event 29" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 29"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 29"/>
		</bitfield>
		<bitfield id="MASK28" width="1" begin="28" end="28" resetval="0" description="Mask for Event 28" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 28"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 28"/>
		</bitfield>
		<bitfield id="MASK27" width="1" begin="27" end="27" resetval="0" description="Mask for Event 27" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 27"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 27"/>
		</bitfield>
		<bitfield id="MASK26" width="1" begin="26" end="26" resetval="0" description="Mask for Event 26" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 26"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 26"/>
		</bitfield>
		<bitfield id="MASK25" width="1" begin="25" end="25" resetval="0" description="Mask for Event 25" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 25"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 25"/>
		</bitfield>
		<bitfield id="MASK24" width="1" begin="24" end="24" resetval="0" description="Mask for Event 24" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 24"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 24"/>
		</bitfield>
		<bitfield id="MASK23" width="1" begin="23" end="23" resetval="0" description="Mask for Event 23" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 23"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 23"/>
		</bitfield>
		<bitfield id="MASK22" width="1" begin="22" end="22" resetval="0" description="Mask for Event 22" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 22"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 22"/>
		</bitfield>
		<bitfield id="MASK21" width="1" begin="21" end="21" resetval="0" description="Mask for Event 21" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 21"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 21"/>
		</bitfield>
		<bitfield id="MASK20" width="1" begin="20" end="20" resetval="0" description="Mask for Event 20" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 20"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 20"/>
		</bitfield>
		<bitfield id="MASK19" width="1" begin="19" end="19" resetval="0" description="Mask for Event 19" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 19"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 19"/>
		</bitfield>
		<bitfield id="MASK18" width="1" begin="18" end="18" resetval="0" description="Mask for Event 18" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 18"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 18"/>
		</bitfield>
		<bitfield id="MASK17" width="1" begin="17" end="17" resetval="0" description="Mask for Event 17" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 17"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 17"/>
		</bitfield>
		<bitfield id="MASK16" width="1" begin="16" end="16" resetval="0" description="Mask for Event 16" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 16"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 16"/>
		</bitfield>
		<bitfield id="MASK15" width="1" begin="15" end="15" resetval="0" description="Mask for Event 15" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 15"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 15"/>
		</bitfield>
		<bitfield id="MASK14" width="1" begin="14" end="14" resetval="0" description="Mask for Event 14" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 14"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 14"/>
		</bitfield>
		<bitfield id="MASK13" width="1" begin="13" end="13" resetval="0" description="Mask for Event 13" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 13"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 13"/>
		</bitfield>
		<bitfield id="MASK12" width="1" begin="12" end="12" resetval="0" description="Mask for Event 12" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 12"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 12"/>
		</bitfield>
		<bitfield id="MASK11" width="1" begin="11" end="11" resetval="0" description="Mask for Event 11" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 11"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 11"/>
		</bitfield>
		<bitfield id="MASK10" width="1" begin="10" end="10" resetval="0" description="Mask for Event 10" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 10"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 10"/>
		</bitfield>
		<bitfield id="MASK9" width="1" begin="9" end="9" resetval="0" description="Mask for Event 9" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 9"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 9"/>
		</bitfield>
		<bitfield id="MASK8" width="1" begin="8" end="8" resetval="0" description="Mask for Event 8" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 8"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 8"/>
		</bitfield>
		<bitfield id="MASK7" width="1" begin="7" end="7" resetval="0" description="Mask for Event 7" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 7"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 7"/>
		</bitfield>
		<bitfield id="MASK6" width="1" begin="6" end="6" resetval="0" description="Mask for Event 6" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 6"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 6"/>
		</bitfield>
		<bitfield id="MASK5" width="1" begin="5" end="5" resetval="0" description="Mask for Event 5" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 5"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 5"/>
		</bitfield>
		<bitfield id="MASK4" width="1" begin="4" end="4" resetval="0" description="Mask for Event 4" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 4"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 4"/>
		</bitfield>
		<bitfield id="MASK3" width="1" begin="3" end="3" resetval="0" description="Mask for Event 3" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 3"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 3"/>
		</bitfield>
		<bitfield id="MASK2" width="1" begin="2" end="2" resetval="0" description="Mask for Event 2" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 2"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 2"/>
		</bitfield>
		<bitfield id="MASK1" width="1" begin="1" end="1" resetval="0" description="Mask for Event 1" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 1"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 1"/>
		</bitfield>
		<bitfield id="MASK0" width="1" begin="0" end="0" resetval="0" description="Mask for Event 0" range="1-0" rwaccess="R/W">
			<bitenum id="FALSE" value="0" token="FALSE" description="Do not mask event 0"/>
			<bitenum id="TRUE" value="1" token="TRUE" description="Mask event 0"/>
		</bitfield>
	</register>
	<register id="EVTFORCE" acronym="EVTFORCE" offset="0x0380" width="32" description="FSYNC Event Force Register {FSYNC_EVTFORCE}">
		<bitfield id="Reserved" width="2" begin="31" end="30" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="EVT29" width="1" begin="29" end="29" resetval="0" description="Force Event 29" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT28" width="1" begin="28" end="28" resetval="0" description="Force Event 28" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT27" width="1" begin="27" end="27" resetval="0" description="Force Event 27" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT26" width="1" begin="26" end="26" resetval="0" description="Force Event 26" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT25" width="1" begin="25" end="25" resetval="0" description="Force Event 25" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT24" width="1" begin="24" end="24" resetval="0" description="Force Event 24" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT23" width="1" begin="23" end="23" resetval="0" description="Force Event 23" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT22" width="1" begin="22" end="22" resetval="0" description="Force Event 22" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT21" width="1" begin="21" end="21" resetval="0" description="Force Event 21" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT20" width="1" begin="20" end="20" resetval="0" description="Force Event 20" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT19" width="1" begin="19" end="19" resetval="0" description="Force Event 19" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT18" width="1" begin="18" end="18" resetval="0" description="Force Event 18" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT17" width="1" begin="17" end="17" resetval="0" description="Force Event 17" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT16" width="1" begin="16" end="16" resetval="0" description="Force Event 16" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT15" width="1" begin="15" end="15" resetval="0" description="Force Event 15" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT14" width="1" begin="14" end="14" resetval="0" description="Force Event 14" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT13" width="1" begin="13" end="13" resetval="0" description="Force Event 13" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT12" width="1" begin="12" end="12" resetval="0" description="Force Event 12" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT11" width="1" begin="11" end="11" resetval="0" description="Force Event 11" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT10" width="1" begin="10" end="10" resetval="0" description="Force Event 10" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT9" width="1" begin="9" end="9" resetval="0" description="Force Event 9" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT8" width="1" begin="8" end="8" resetval="0" description="Force Event 8" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT7" width="1" begin="7" end="7" resetval="0" description="Force Event 7" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT6" width="1" begin="6" end="6" resetval="0" description="Force Event 6" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT5" width="1" begin="5" end="5" resetval="0" description="Force Event 5" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT4" width="1" begin="4" end="4" resetval="0" description="Force Event 4" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT3" width="1" begin="3" end="3" resetval="0" description="Force Event 3" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT2" width="1" begin="2" end="2" resetval="0" description="Force Event 2" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT1" width="1" begin="1" end="1" resetval="0" description="Force Event 1" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
		<bitfield id="EVT0" width="1" begin="0" end="0" resetval="0" description="Force Event 0" range="1-0" rwaccess="W">
			<bitenum id="NO_FORCE" value="0" token="NO_FORCE" description="No effect"/>
			<bitenum id="FORCE" value="1" token="FORCE" description="Force event"/>
		</bitfield>
	</register>

	<register id="ERR_INT_SRC_RAW" acronym="ERR_INT_SRC_RAW" offset="0x080" width="32" description="FSYNC ERR INT SRC RAW Register {FSYNC_ERR_INT_SRC_RAW}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Shows unmasked source state of interrupts  " range="" rwaccess="R"/>
	</register>
	<register id="ERR_MASK_STAT_0" acronym="ERR_MASK_STAT_0" offset="0x084" width="32" description="FSYNC ERR MASK STATUS 0 Register {FSYNC_ERR_MASK_STAT_0}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Shows masked source state of interrupts" range="" rwaccess="R"/>
	</register>
	<register id="ERR_MASK_STAT_1" acronym="ERR_MASK_STAT_1" offset="0x088" width="32" description="FSYNC ERR MASK STATUS 1 Register {FSYNC_ERR_MASK_STAT_1}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Shows masked source state of interrupts" range="" rwaccess="R"/>
	</register>
	<register id="ERR_SET_MASK_0" acronym="ERR_SET_MASK_0" offset="0x08C" width="32" description="FSYNC ERR SET MASK 0 Register {FSYNC_ERR_SET_MASK_0}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error set mask 0" range="" rwaccess="W"/>
	</register>
	<register id="ERR_SET_MASK_1" acronym="ERR_SET_MASK_1" offset="0x90" width="32" description="FSYNC ERR SET MASK 1 Register {FSYNC_ERR_SET_MASK_1}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error set mask 1" range="" rwaccess="W"/>
	</register>
	<register id="ERR_CLEAR_MASK_0" acronym="ERR_CLEAR_MASK_0" offset="0x094" width="32" description="FSYNC ERR CLEAR MASK 0 Register {FSYNC_ERR_CLEAR_MASK_0}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error clear mask 0" range="" rwaccess="W"/>
	</register>
	<register id="ERR_CLEAR_MASK_1" acronym="ERR_CLEAR_MASK_1" offset="0x98" width="32" description="FSYNC ERR CLEAR MASK 1 Register {FSYNC_ERR_SET_MASK_1}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error clear mask 1" range="" rwaccess="W"/>
	</register>
	<register id="ERR_INT_MASK_0" acronym="ERR_INT_MASK_0" offset="0x9C" width="32" description="FSYNC ERR INT MASK 0 Register {FSYNC_ERR_INT_MASK_0}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error interrupt mask 0" range="" rwaccess="R"/>
	</register>
	<register id="ERR_INT_MASK_1" acronym="ERR_INT_MASK_1" offset="0xA0" width="32" description="FSYNC ERR INT MASK 1 Register {FSYNC_ERR_INT_MASK_1}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error interrupt mask 1" range="" rwaccess="R"/>
	</register>
	<register id="ERR_INT_SET" acronym="ERR_INT_SET" offset="0xA4" width="32" description="FSYNC ERR INT SET  Register {FSYNC_ERR_INT_SET}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error interrupt set" range="" rwaccess="W"/>
	</register>
	<register id="ERR_INT_CLEAR" acronym="ERR_INT_CLEAR" offset="0xA8" width="32" description="FSYNC ERR INT CLEAR Register {FSYNC_ERR_INT_CLEAR}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error interrupt clear" range="" rwaccess="W"/>
	</register>
	<register id="ERR_END_OF_INT" acronym="ERR_END_OF_INT" offset="0xAC" width="32" description="FSYNC ERR END 0F INT Register {FSYNC_ERR_END_OF_INT}">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ERR" width="15" begin="14" end="0" resetval="0" description="Error end of interrupt " range="" rwaccess="R/W"/>
	</register>
</module>
