<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_lvb_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__lvb__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_lvb_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__lvb__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_LVB_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_LVB_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structLVB__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structLVB__Type.html#adbd218ba7f6f505a158ccddd0030f7e4">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structLVB__Type.html#adbd218ba7f6f505a158ccddd0030f7e4">CTRL</a>;                        <span class="comment">/* 0x0: control register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structLVB__Type.html#a6235ee228d049e15302fbf97d4d480e9">   14</a></span>    __R  uint8_t  RESERVED0[12];               <span class="comment">/* 0x4 - 0xF: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structLVB__Type.html#a68a537b3f72c77a007cb4a73b424a110">   15</a></span>    __R  uint32_t <a class="code hl_variable" href="structLVB__Type.html#a68a537b3f72c77a007cb4a73b424a110">PHY_STAT</a>;                    <span class="comment">/* 0x10: LVDS TX PHY Status register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structLVB__Type.html#adb134e600444a8e2fa734ba7367f362d">   16</a></span>    __RW uint32_t PHY_POW_CTRL[2];             <span class="comment">/* 0x14 - 0x18: LVDS0 PHY power control register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structLVB__Type.html#ac1f989d25c5ce0d700d4bb67979069a5">   18</a></span>        __RW uint32_t <a class="code hl_variable" href="structLVB__Type.html#ac1f989d25c5ce0d700d4bb67979069a5">CTL0</a>;                    <span class="comment">/* 0x1C: TX PHY Setting */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structLVB__Type.html#a0da9b67b4b70bb3ebef903b3135d8b7c">   19</a></span>        __RW uint32_t <a class="code hl_variable" href="structLVB__Type.html#a0da9b67b4b70bb3ebef903b3135d8b7c">CTL1</a>;                    <span class="comment">/* 0x20: TX_PHY Setting */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structLVB__Type.html#a6e70b077374f79d16e860afc81a745c1">   20</a></span>    } TX_PHY[10];</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>} <a class="code hl_struct" href="structLVB__Type.html">LVB_Type</a>;</div>
</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/*</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * SPLIT_CH_REVERSE (RW)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> *</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * Just for split mode, reverse two channel data</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aa1e9f86d27a73eede962e5c6b9ddc6c3">   30</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_REVERSE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a77bfff1448ae3ff3d73be9c652c4a067">   31</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_REVERSE_SHIFT (27U)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#acf595fbed5dc161ca7c232767d87d903">   32</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_REVERSE_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_SPLIT_CH_REVERSE_SHIFT) &amp; LVB_CTRL_SPLIT_CH_REVERSE_MASK)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a83831c5c1c7778ece9472c26b8074818">   33</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_REVERSE_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_SPLIT_CH_REVERSE_MASK) &gt;&gt; LVB_CTRL_SPLIT_CH_REVERSE_SHIFT)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/*</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * SPLIT_CH_MODE (RW)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> *</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * Just for split mode</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * 1: two channel pixel data are not aligned</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * 0: two channel pixel data are  aligned</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ac2eb0f4263ccc21d7671340db37579de">   42</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_MODE_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a7867c12736b0de102b62597db9091ae9">   43</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_MODE_SHIFT (26U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a3131e899da1f39964db6ff5e630e7de5">   44</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_MODE_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_SPLIT_CH_MODE_SHIFT) &amp; LVB_CTRL_SPLIT_CH_MODE_MASK)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a0d3601c8a3acf70ad8ffbfb2f727fac2">   45</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_CH_MODE_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_SPLIT_CH_MODE_MASK) &gt;&gt; LVB_CTRL_SPLIT_CH_MODE_SHIFT)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/*</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * SPLIT_HSWHBP_WIDTH (RW)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> *</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * Just for split mode, the sum of HSW and HBP width is even</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * 1: yes</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * 0: no</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a1b192ef28600d22d21c37469683784f3">   54</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_HSWHBP_WIDTH_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a128b85e27e846de72c2136992a82fa8f">   55</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_HSWHBP_WIDTH_SHIFT (25U)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a4505eff6b12f929052836b09d9d50988">   56</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_HSWHBP_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_SPLIT_HSWHBP_WIDTH_SHIFT) &amp; LVB_CTRL_SPLIT_HSWHBP_WIDTH_MASK)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a29108a84219d1fc5eb204b7dfd16f805">   57</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_HSWHBP_WIDTH_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_SPLIT_HSWHBP_WIDTH_MASK) &gt;&gt; LVB_CTRL_SPLIT_HSWHBP_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/*</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * SPLIT_MODE_EN (RW)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> *</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * Split mode enable:</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * Note: when using split mode, ch0/1 should be enabled, and should select same DI</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a966ab49a293b89525aa7041740263211">   67</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_MODE_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a89fd29e702a8e1fc3c5952a33d77b15b">   68</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_MODE_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a22330f4e8215599f33b43c3990f3d163">   69</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_MODE_EN_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_SPLIT_MODE_EN_SHIFT) &amp; LVB_CTRL_SPLIT_MODE_EN_MASK)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a931372bf99e4c8dbc8a067dd842cf253">   70</a></span><span class="preprocessor">#define LVB_CTRL_SPLIT_MODE_EN_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_SPLIT_MODE_EN_MASK) &gt;&gt; LVB_CTRL_SPLIT_MODE_EN_SHIFT)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/*</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * DI1_VSYNC_POLARITY (RW)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> *</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * DI 1 vsync polarity:</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * 1: active low</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * 0: active high</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a7c6951b50f0087f740dd0c942370efbd">   79</a></span><span class="preprocessor">#define LVB_CTRL_DI1_VSYNC_POLARITY_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a0fe24d87e0177b3431e5f9d405c76eb3">   80</a></span><span class="preprocessor">#define LVB_CTRL_DI1_VSYNC_POLARITY_SHIFT (17U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ab9667380e0a06efb28c28d3adb50c5b3">   81</a></span><span class="preprocessor">#define LVB_CTRL_DI1_VSYNC_POLARITY_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_DI1_VSYNC_POLARITY_SHIFT) &amp; LVB_CTRL_DI1_VSYNC_POLARITY_MASK)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ad006f1bdc90a18468b38bac45eed5ada">   82</a></span><span class="preprocessor">#define LVB_CTRL_DI1_VSYNC_POLARITY_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_DI1_VSYNC_POLARITY_MASK) &gt;&gt; LVB_CTRL_DI1_VSYNC_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/*</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * DI0_VSYNC_POLARITY (RW)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> *</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * DI 0 vsync polarity:</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * 1: active low</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * 0: active high</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a819c81246d6e8251797bffa0f88efaa2">   91</a></span><span class="preprocessor">#define LVB_CTRL_DI0_VSYNC_POLARITY_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ab9c1227e6c9bc4b9390a97f69125ddff">   92</a></span><span class="preprocessor">#define LVB_CTRL_DI0_VSYNC_POLARITY_SHIFT (16U)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a4480000a7b489349fa53423f07ddd75a">   93</a></span><span class="preprocessor">#define LVB_CTRL_DI0_VSYNC_POLARITY_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_DI0_VSYNC_POLARITY_SHIFT) &amp; LVB_CTRL_DI0_VSYNC_POLARITY_MASK)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a94855d5758e4111ade12fbd20f543db5">   94</a></span><span class="preprocessor">#define LVB_CTRL_DI0_VSYNC_POLARITY_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_DI0_VSYNC_POLARITY_MASK) &gt;&gt; LVB_CTRL_DI0_VSYNC_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/*</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * LVDS_TXCLK_SHIFT (RW)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> *</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * Shift the LVDS TX PHY clock  in relation to the data.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * 000: txck is 7&#39;b1100011</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * 001: txck is 7‘b1110001</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * 010: txck is 7‘b1111000</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * 011: txck is 7‘b1000111</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * 100: txck is 7‘b0001111</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * 101: txck is 7‘b0011110</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * 110: txck is 7‘b0111100</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * 111: txck is 7‘b1100011</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a07987b0a028485e46e6836abc6bc0b6f">  109</a></span><span class="preprocessor">#define LVB_CTRL_LVDS_TXCLK_SHIFT_MASK (0x700U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a6739aa3a659d2152cb056f97f4e38ea2">  110</a></span><span class="preprocessor">#define LVB_CTRL_LVDS_TXCLK_SHIFT_SHIFT (8U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a4e0650da903885ee5582ccd85c23fb01">  111</a></span><span class="preprocessor">#define LVB_CTRL_LVDS_TXCLK_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_LVDS_TXCLK_SHIFT_SHIFT) &amp; LVB_CTRL_LVDS_TXCLK_SHIFT_MASK)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#adf091658e900da684ff0bebc2d6ded53">  112</a></span><span class="preprocessor">#define LVB_CTRL_LVDS_TXCLK_SHIFT_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_LVDS_TXCLK_SHIFT_MASK) &gt;&gt; LVB_CTRL_LVDS_TXCLK_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/*</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * CH1_BIT_MAPPING (RW)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> *</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * Channel 1 data protocol:</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * 1: JEIDA standard</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * 0: SPWG standard</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#acecdbed1b896ae2052615b2591bbbd29">  121</a></span><span class="preprocessor">#define LVB_CTRL_CH1_BIT_MAPPING_MASK (0x80U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ad15fba7bbfdf920f6cf22463583b8192">  122</a></span><span class="preprocessor">#define LVB_CTRL_CH1_BIT_MAPPING_SHIFT (7U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a66520b70dfa17a0218555011159709b7">  123</a></span><span class="preprocessor">#define LVB_CTRL_CH1_BIT_MAPPING_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_CH1_BIT_MAPPING_SHIFT) &amp; LVB_CTRL_CH1_BIT_MAPPING_MASK)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#abf38bb4d46220652446778a89829fbcd">  124</a></span><span class="preprocessor">#define LVB_CTRL_CH1_BIT_MAPPING_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_CH1_BIT_MAPPING_MASK) &gt;&gt; LVB_CTRL_CH1_BIT_MAPPING_SHIFT)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/*</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * CH0_BIT_MAPPING (RW)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> *</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * Channel 0 data protocol:</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * 1: JEIDA standard</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * 0: SPWG standard</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aedc948d140c1869bf147bcf98f4fac91">  133</a></span><span class="preprocessor">#define LVB_CTRL_CH0_BIT_MAPPING_MASK (0x20U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ad7cff488af883bbb4b0120c85582c970">  134</a></span><span class="preprocessor">#define LVB_CTRL_CH0_BIT_MAPPING_SHIFT (5U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a1743d16f6edbfc56affc59f4b117df00">  135</a></span><span class="preprocessor">#define LVB_CTRL_CH0_BIT_MAPPING_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_CH0_BIT_MAPPING_SHIFT) &amp; LVB_CTRL_CH0_BIT_MAPPING_MASK)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#acc26958f810f7afae6ba3b5b1c6fd71f">  136</a></span><span class="preprocessor">#define LVB_CTRL_CH0_BIT_MAPPING_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_CH0_BIT_MAPPING_MASK) &gt;&gt; LVB_CTRL_CH0_BIT_MAPPING_SHIFT)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/*</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * CH1_SEL (RW)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> *</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * Channel 1 select:</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * 1: select DI 1</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * 0: select DI 0</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a37d6a9ef58f720fbf77577a622214f59">  145</a></span><span class="preprocessor">#define LVB_CTRL_CH1_SEL_MASK (0x8U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a0a03313a9661c13082e34bff6622a16a">  146</a></span><span class="preprocessor">#define LVB_CTRL_CH1_SEL_SHIFT (3U)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a18445ac0747ec09c084543ca995a46e2">  147</a></span><span class="preprocessor">#define LVB_CTRL_CH1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_CH1_SEL_SHIFT) &amp; LVB_CTRL_CH1_SEL_MASK)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a60f1ea313cdd33c8c652a5fb1523d319">  148</a></span><span class="preprocessor">#define LVB_CTRL_CH1_SEL_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_CH1_SEL_MASK) &gt;&gt; LVB_CTRL_CH1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/*</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * CH1_EN (RW)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> *</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * Channel 1 enable:</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#af575b689536890f4d1375514743f69cf">  157</a></span><span class="preprocessor">#define LVB_CTRL_CH1_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a2a608570bd527734fea5f6e15dd82fe5">  158</a></span><span class="preprocessor">#define LVB_CTRL_CH1_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a4bb0fb368d6e6543482c39bc2d723e9e">  159</a></span><span class="preprocessor">#define LVB_CTRL_CH1_EN_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_CH1_EN_SHIFT) &amp; LVB_CTRL_CH1_EN_MASK)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a86b3eac29de7ac0df439e8dcb40fab20">  160</a></span><span class="preprocessor">#define LVB_CTRL_CH1_EN_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_CH1_EN_MASK) &gt;&gt; LVB_CTRL_CH1_EN_SHIFT)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/*</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * CH0_SEL (RW)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> *</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * Channel 0 select:</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * 1: select DI 1</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * 0: select DI 0</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ab9d7a8907fafc33f5a93cd55accf5530">  169</a></span><span class="preprocessor">#define LVB_CTRL_CH0_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a1e309ccd15c5449c23d2767c29a558fc">  170</a></span><span class="preprocessor">#define LVB_CTRL_CH0_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a1ab8e597572a235986c16f71292d84b7">  171</a></span><span class="preprocessor">#define LVB_CTRL_CH0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_CH0_SEL_SHIFT) &amp; LVB_CTRL_CH0_SEL_MASK)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a0270eb5fbd480943ded02d92aee04d71">  172</a></span><span class="preprocessor">#define LVB_CTRL_CH0_SEL_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_CH0_SEL_MASK) &gt;&gt; LVB_CTRL_CH0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/*</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * CH0_EN (RW)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> *</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * Channel 0 enable:</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ab1c29a4ace32ebcaba4a9dc2c46f92bd">  181</a></span><span class="preprocessor">#define LVB_CTRL_CH0_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aa194ed78062e352ab687488326215c32">  182</a></span><span class="preprocessor">#define LVB_CTRL_CH0_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a31b341b90114d3910cbd4fec52d2a4c9">  183</a></span><span class="preprocessor">#define LVB_CTRL_CH0_EN_SET(x) (((uint32_t)(x) &lt;&lt; LVB_CTRL_CH0_EN_SHIFT) &amp; LVB_CTRL_CH0_EN_MASK)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aa7d8b4e0d7b8e7587686b5b42b352239">  184</a></span><span class="preprocessor">#define LVB_CTRL_CH0_EN_GET(x) (((uint32_t)(x) &amp; LVB_CTRL_CH0_EN_MASK) &gt;&gt; LVB_CTRL_CH0_EN_SHIFT)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* Bitfield definition for register: PHY_STAT */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/*</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * LVDS1_TX_PHY_PLL_LOCK (RO)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * LVDS1 TX PHY PLL Lock indication Signal, 1 means pll already locked</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ac11f8498278326515faaf56feb560664">  192</a></span><span class="preprocessor">#define LVB_PHY_STAT_LVDS1_TX_PHY_PLL_LOCK_MASK (0x2U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aaea145d777a03fda00c6665fe48b2555">  193</a></span><span class="preprocessor">#define LVB_PHY_STAT_LVDS1_TX_PHY_PLL_LOCK_SHIFT (1U)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#add81ddc9224a934fc39349ce146685ba">  194</a></span><span class="preprocessor">#define LVB_PHY_STAT_LVDS1_TX_PHY_PLL_LOCK_GET(x) (((uint32_t)(x) &amp; LVB_PHY_STAT_LVDS1_TX_PHY_PLL_LOCK_MASK) &gt;&gt; LVB_PHY_STAT_LVDS1_TX_PHY_PLL_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * LVDS0_TX_PHY_PLL_LOCK (RO)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * LVDS0 TX PHY PLL Lock indication Signal, 1 means pll already locked</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#af62ca440fcc459a8860078b2bca9c2e4">  201</a></span><span class="preprocessor">#define LVB_PHY_STAT_LVDS0_TX_PHY_PLL_LOCK_MASK (0x1U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ad097feac81553d59a5a22dadedabb3e5">  202</a></span><span class="preprocessor">#define LVB_PHY_STAT_LVDS0_TX_PHY_PLL_LOCK_SHIFT (0U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a8d9ad3cbd7b3ffc43ef5872fcdeefc06">  203</a></span><span class="preprocessor">#define LVB_PHY_STAT_LVDS0_TX_PHY_PLL_LOCK_GET(x) (((uint32_t)(x) &amp; LVB_PHY_STAT_LVDS0_TX_PHY_PLL_LOCK_MASK) &gt;&gt; LVB_PHY_STAT_LVDS0_TX_PHY_PLL_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/* Bitfield definition for register array: PHY_POW_CTRL */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * PWON_PLL (RW)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> *</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * pll power on</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a984b40667ab3ace43d53af47682d3278">  211</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_PWON_PLL_MASK (0x20U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ad0ef52f511f947176df138dae6526525">  212</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_PWON_PLL_SHIFT (5U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a584f1ba8c5e1ac8914f0a23f15752f75">  213</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_PWON_PLL_SET(x) (((uint32_t)(x) &lt;&lt; LVB_PHY_POW_CTRL_PWON_PLL_SHIFT) &amp; LVB_PHY_POW_CTRL_PWON_PLL_MASK)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a979cc76c92e377c59a7e2236fbe14840">  214</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_PWON_PLL_GET(x) (((uint32_t)(x) &amp; LVB_PHY_POW_CTRL_PWON_PLL_MASK) &gt;&gt; LVB_PHY_POW_CTRL_PWON_PLL_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/*</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * TXCK_PD (RW)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> *</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * Power down control signal of channel txck</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ac527dc3304c40f6c86fcf176db32bbe8">  223</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TXCK_PD_MASK (0x10U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#adb60a201b85672fe435102df4780050f">  224</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TXCK_PD_SHIFT (4U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ae742fcd747c84c4e535769003657560f">  225</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TXCK_PD_SET(x) (((uint32_t)(x) &lt;&lt; LVB_PHY_POW_CTRL_TXCK_PD_SHIFT) &amp; LVB_PHY_POW_CTRL_TXCK_PD_MASK)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#abdae8a7692cb74592641789e551e436c">  226</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TXCK_PD_GET(x) (((uint32_t)(x) &amp; LVB_PHY_POW_CTRL_TXCK_PD_MASK) &gt;&gt; LVB_PHY_POW_CTRL_TXCK_PD_SHIFT)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/*</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * TX3_PD (RW)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> *</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * Power down control signal of channel tx3</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ace51905ccb0f25b6479b404b9df78d72">  235</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX3_PD_MASK (0x8U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#afa46f10bd81925f2ba8b4b37ddda18ac">  236</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX3_PD_SHIFT (3U)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a53a38b7d81301e53e4e9567e0d585a2e">  237</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX3_PD_SET(x) (((uint32_t)(x) &lt;&lt; LVB_PHY_POW_CTRL_TX3_PD_SHIFT) &amp; LVB_PHY_POW_CTRL_TX3_PD_MASK)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a88bedf218c9adae06903a38c9974dde3">  238</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX3_PD_GET(x) (((uint32_t)(x) &amp; LVB_PHY_POW_CTRL_TX3_PD_MASK) &gt;&gt; LVB_PHY_POW_CTRL_TX3_PD_SHIFT)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/*</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * TX2_PD (RW)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> *</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * Power down control signal of channel tx2</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a9fa5e8791e4de7edd3e46ba07c512c6f">  247</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX2_PD_MASK (0x4U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a356ede5a61e725cebf2d9406da8a90d4">  248</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX2_PD_SHIFT (2U)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a7d6dcf919faee09d900e6222923eafab">  249</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX2_PD_SET(x) (((uint32_t)(x) &lt;&lt; LVB_PHY_POW_CTRL_TX2_PD_SHIFT) &amp; LVB_PHY_POW_CTRL_TX2_PD_MASK)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ab1f71dc0ab917698535703ebcaea71fa">  250</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX2_PD_GET(x) (((uint32_t)(x) &amp; LVB_PHY_POW_CTRL_TX2_PD_MASK) &gt;&gt; LVB_PHY_POW_CTRL_TX2_PD_SHIFT)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/*</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * TX1_PD (RW)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> *</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * Power down control signal of channel tx1</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a9e48671b9f0c4b891f257cff1d6cb24a">  259</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX1_PD_MASK (0x2U)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a3a14273fadc8f0eb5341319714401a9c">  260</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX1_PD_SHIFT (1U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a3d817c576aa8cfc62f78de54147214e5">  261</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX1_PD_SET(x) (((uint32_t)(x) &lt;&lt; LVB_PHY_POW_CTRL_TX1_PD_SHIFT) &amp; LVB_PHY_POW_CTRL_TX1_PD_MASK)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a8df6a15ffb7ab0b78b01882810cd3058">  262</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX1_PD_GET(x) (((uint32_t)(x) &amp; LVB_PHY_POW_CTRL_TX1_PD_MASK) &gt;&gt; LVB_PHY_POW_CTRL_TX1_PD_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/*</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * TX0_PD (RW)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> *</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * Power down control signal of channel tx0</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a568cf7d16bfe85667412bb8295d77c08">  271</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX0_PD_MASK (0x1U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aecbfa57e8d017874f948a6098358035d">  272</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX0_PD_SHIFT (0U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a906f2c21eb916388c92765ded14dae44">  273</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX0_PD_SET(x) (((uint32_t)(x) &lt;&lt; LVB_PHY_POW_CTRL_TX0_PD_SHIFT) &amp; LVB_PHY_POW_CTRL_TX0_PD_MASK)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a12b97c209d0c3a8e8d27d7425b148ba7">  274</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_TX0_PD_GET(x) (((uint32_t)(x) &amp; LVB_PHY_POW_CTRL_TX0_PD_MASK) &gt;&gt; LVB_PHY_POW_CTRL_TX0_PD_SHIFT)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/* Bitfield definition for register of struct array TX_PHY: CTL0 */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/*</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * TX_IDLE (RW)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> *</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * Force the high-speed differential signal to common mode.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * This signal can be set during IP power up stage to prevent unexpected leakage current in TXP/TXN</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 1: Force TXPN /TXMN to common mode</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a2d41da9a640ca57eb43970ed74f26f6d">  285</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_IDLE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#adb8a540dcd612087f42771fedce5c304">  286</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_IDLE_SHIFT (20U)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a603363f95b76016c27a7eb58882e3831">  287</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_IDLE_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_IDLE_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_IDLE_MASK)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a565a1603a9d1508e9435aa411724e2e7">  288</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_IDLE_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_IDLE_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/*</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * TX_RTERM_EN (RW)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> *</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * Inner Terminal Resistance enable</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * 0: Disable rterm 2000ohm</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * 1: Enable rterm 100ohm</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a554c48d641d0e05e691e8d912acd249d">  297</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_RTERM_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ae150354ac8e4f0abc74a6daca3fbd5dd">  298</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_RTERM_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a2c020f83f1ff602dc20d732fcc142bb1">  299</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_RTERM_EN_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_RTERM_EN_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_RTERM_EN_MASK)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a935c724e2c1438cc60f296bff5815ee1">  300</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_RTERM_EN_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_RTERM_EN_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_RTERM_EN_SHIFT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/*</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * TX_BUS_WIDTH (RW)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> *</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * Parallel data bus width select：</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * 000: 4-bit mode, txN_data[3:0] are valid, txN_data[11:4] can be arbitrary state.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * 001: 6-bit mode, txN_data[5:0] are valid, txN_data[11:6] can be arbitrary state.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * 010: 7-bit mode. txN_data[6:0] are valid, txN_data[11:7] can be arbitrary state.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * 011: 8-bit mode. txN_data[7:0] are valid, txN_data[11:8] can be arbitrary state.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * 100: 9-bit mode. txN_data[8:0] are valid, txN_data[11:9] can be arbitrary state.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * 101: 10-bit mode. txN_data[9:0] are valid, txN_data[11:10] can be arbitrary state.</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * 110: 11-bit mode. txN_data[10:0] are valid, txN_data[11] can be arbitrary state.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * 111: 12-bit mode. txN_data[11:0] are valid</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#adad8920b82e028fd3e1970b7de2b0e47">  315</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_BUS_WIDTH_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a86d43c75acd79bb1a13b872abeaeabaa">  316</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_BUS_WIDTH_SHIFT (16U)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a1b5a09d8ef093f2a9ee20516aca2e2cf">  317</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_BUS_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_BUS_WIDTH_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_BUS_WIDTH_MASK)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aa6756a434827086be89e090fe40fd7d8">  318</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_BUS_WIDTH_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_BUS_WIDTH_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_BUS_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/*</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * TX_PHASE_SEL (RW)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> *</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * data/clock lane output phase adjustment:</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * 0000: 0</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * 0001: data lane is 1/32, clock lane is 1/16</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * 0010: data lane is 2/32, clock lane is 2/16</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * 0011: data lane is 3/32, clock lane is 3/16</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * 0100: data lane is 4/32, clock lane is 4/16</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * 0101: data lane is 5/32, clock lane is 5/16</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * 0110: data lane is 6/32, clock lane is 6/16</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * 0111: data lane is 7/32, clock lane is 7/16</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * 1000: data lane is 8/32, clock lane is 8/16</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * 1001: data lane is 9/32, clock lane is 9/16</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * 1010: data lane is 10/32, clock lane is 10/16</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * 1011: data lane is 11/32, clock lane is 11/16</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * 1100: data lane is 12/32, clock lane is 12/16</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * 1101: data lane is 13/32, clock lane is 13/16</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * 1110: data lane is 14/32, clock lane is 14/16</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * 1111: data lane is 15/32, clock lane is 15/16</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a03aedd4fb5cbe3314d996d30e49fa198">  341</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_PHASE_SEL_MASK (0xF000U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a7df828c32a62fbaffb759188ac1a96f2">  342</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_PHASE_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a9141ead474637b7f32b8c6c802f472b5">  343</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_PHASE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_PHASE_SEL_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_PHASE_SEL_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a70b3910f98446f7e376acafde16fc045">  344</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_PHASE_SEL_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_PHASE_SEL_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_PHASE_SEL_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * TX_VCOM (RW)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> *</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * output Common Mode Voltage adjustment(Unit: V).</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * 0000: 0.7</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * 0001: 0.8</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * 0010: 0.9</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * 0011: 1.0</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * 0100: 1.1</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * 0101: 1.2</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * 0110: 1.3</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * 0111: 1.4</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * 1000~1111: 1.5</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a172864c594e03064b792ede31c947a6c">  360</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_VCOM_MASK (0xF00U)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ac851bb1ff2221701ddcaefab3ed560c6">  361</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_VCOM_SHIFT (8U)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a586fa7dfde41d142c602925baa389497">  362</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_VCOM_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_VCOM_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_VCOM_MASK)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#af5dd449ed509c7c699e144a0be3911e2">  363</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_VCOM_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_VCOM_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_VCOM_SHIFT)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * TX_AMP (RW)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> *</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * Output voltage Adjustment(Unit: mV).</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * 0000 : 50</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * 0001: 100</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * 0010: 150</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * 0011: 200</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * 0100: 250</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> * 0101: 300</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * 0110: 350</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * 0111: 400</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * 1000: 450</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * 1001: 500</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * 1010: 550</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * 1011~1111: 600</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a070cd71101edf7075bb54a6c7437431c">  382</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_AMP_MASK (0xF0U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a05dbd805eaa2349a5ea8adbb587b2b5b">  383</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_AMP_SHIFT (4U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a53c8a255f713edd7ccc80ce721b5014a">  384</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_AMP_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_AMP_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_AMP_MASK)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a029b033a6342afe452c5ea5e091772d9">  385</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_AMP_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_AMP_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_AMP_SHIFT)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/*</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * TX_SR (RW)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * output slew-rate trimming</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * 00: slowest slew-rate;</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * 11: fastest slew-rate</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a88415003124f443a542cf32da381484e">  394</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_SR_MASK (0xCU)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a0d16793f5dce817143beea6a79a7ab83">  395</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_SR_SHIFT (2U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a232285a9c3d8adb367630c9d301afda3">  396</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_SR_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_SR_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_SR_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a3caa7bd2dfe6b05ac9a30159cae7bc9c">  397</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_SR_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_SR_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_SR_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * TX_DEEMP (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * output de-emphasis level trimming(Unit: dB)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * 00: 0</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * 01: 2.5</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * 10: 6.0</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * 11: 6.0</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aa6e016f3049d86a2024230d8a59e7722">  408</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_DEEMP_MASK (0x3U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a3b046d7c7a466fce2feb8ddec87959b0">  409</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_DEEMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a5b02646f1eddfd2149cb5be575e699ca">  410</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_DEEMP_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL0_TX_DEEMP_SHIFT) &amp; LVB_TX_PHY_CTL0_TX_DEEMP_MASK)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a4ddaf96fe1b839a610858c3b1469cef1">  411</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL0_TX_DEEMP_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL0_TX_DEEMP_MASK) &gt;&gt; LVB_TX_PHY_CTL0_TX_DEEMP_SHIFT)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/* Bitfield definition for register of struct array TX_PHY: CTL1 */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/*</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * TX_CTL (RW)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#adbee19e55de28bc86ed75934a8dca2ab">  418</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL1_TX_CTL_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a99027fe899b71164e3ecf7b663af8145">  419</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL1_TX_CTL_SHIFT (0U)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a928709a653df5f35de22beed22ca7ec5">  420</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL1_TX_CTL_SET(x) (((uint32_t)(x) &lt;&lt; LVB_TX_PHY_CTL1_TX_CTL_SHIFT) &amp; LVB_TX_PHY_CTL1_TX_CTL_MASK)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a18e9c54266e1f468cf628cee4aa04a36">  421</a></span><span class="preprocessor">#define LVB_TX_PHY_CTL1_TX_CTL_GET(x) (((uint32_t)(x) &amp; LVB_TX_PHY_CTL1_TX_CTL_MASK) &gt;&gt; LVB_TX_PHY_CTL1_TX_CTL_SHIFT)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/* PHY_POW_CTRL register group index macro definition */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a7a5eba941e08cb864fc47e3310b3d357">  426</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_LVDS0 (0UL)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#aaae0cd818044c6ea3e7aba2514817e8f">  427</a></span><span class="preprocessor">#define LVB_PHY_POW_CTRL_LVDS1 (1UL)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">/* TX_PHY register group index macro definition */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#abfe02fd0b276dc1dd61dd15d6235cc3b">  430</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS0_TX0 (0UL)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a357e01c5b6b9ef1be57cbd209cd6437e">  431</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS0_TX1 (1UL)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a5ef84283ef73e935e90ce029bf3961e8">  432</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS0_TX2 (1UL)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a6d617545ed5508232f9cf66ee74e2676">  433</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS0_TX3 (3UL)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ab2f1d33788e48f400a03e2aa445c2dc9">  434</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS0_TXCK (4UL)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#abe76a6e992c72892659507b5fa560fad">  435</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS1_TX0 (5UL)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a102b65618edc3fcb7cbd5fa1ba2c76c3">  436</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS1_TX1 (6UL)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#ac183f5376ca7d0e1e2db5263e14e203f">  437</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS1_TX2 (7UL)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a67a204305d166819f52dc22d6ce4b55a">  438</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS1_TX3 (8UL)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hpm__lvb__regs_8h.html#a6f6b35d4ac5a477d6623e31bc10453cc">  439</a></span><span class="preprocessor">#define LVB_TX_PHY_LVDS1_TXCK (9UL)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_LVB_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructLVB__Type_html"><div class="ttname"><a href="structLVB__Type.html">LVB_Type</a></div><div class="ttdef"><b>Definition</b> hpm_lvb_regs.h:12</div></div>
<div class="ttc" id="astructLVB__Type_html_a0da9b67b4b70bb3ebef903b3135d8b7c"><div class="ttname"><a href="structLVB__Type.html#a0da9b67b4b70bb3ebef903b3135d8b7c">LVB_Type::CTL1</a></div><div class="ttdeci">__RW uint32_t CTL1</div><div class="ttdef"><b>Definition</b> hpm_lvb_regs.h:19</div></div>
<div class="ttc" id="astructLVB__Type_html_a68a537b3f72c77a007cb4a73b424a110"><div class="ttname"><a href="structLVB__Type.html#a68a537b3f72c77a007cb4a73b424a110">LVB_Type::PHY_STAT</a></div><div class="ttdeci">__R uint32_t PHY_STAT</div><div class="ttdef"><b>Definition</b> hpm_lvb_regs.h:15</div></div>
<div class="ttc" id="astructLVB__Type_html_ac1f989d25c5ce0d700d4bb67979069a5"><div class="ttname"><a href="structLVB__Type.html#ac1f989d25c5ce0d700d4bb67979069a5">LVB_Type::CTL0</a></div><div class="ttdeci">__RW uint32_t CTL0</div><div class="ttdef"><b>Definition</b> hpm_lvb_regs.h:18</div></div>
<div class="ttc" id="astructLVB__Type_html_adbd218ba7f6f505a158ccddd0030f7e4"><div class="ttname"><a href="structLVB__Type.html#adbd218ba7f6f505a158ccddd0030f7e4">LVB_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_lvb_regs.h:13</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__lvb__regs_8h.html">hpm_lvb_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:51:58 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
