/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_7z | celloutsig_1_5z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_2z | celloutsig_0_15z);
  assign celloutsig_0_18z = ~(celloutsig_0_2z | celloutsig_0_11z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_0z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 25'h0000000;
    else _00_ <= { in_data[58:35], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_5z[11:1] > { in_data[182:173], celloutsig_1_12z };
  assign celloutsig_0_5z = in_data[64:54] > { celloutsig_0_0z[9:4], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[21:18] > { celloutsig_0_1z[3:1], celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z } > { _00_[3:2], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[158:152] > in_data[176:170];
  assign celloutsig_1_8z = { in_data[108:104], celloutsig_1_3z } > { in_data[184:179], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[109:106], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z } > { in_data[171:168], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_4z = ! { in_data[23:21], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = ! { in_data[88:83], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = ! { in_data[28:27], celloutsig_0_7z };
  assign celloutsig_0_11z = ! { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = ! in_data[176:171];
  assign celloutsig_0_3z = ! celloutsig_0_0z[7:4];
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_1z[4]);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(in_data[131]);
  assign celloutsig_1_4z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_1_11z = celloutsig_1_1z & ~(celloutsig_1_2z);
  assign celloutsig_1_19z = { celloutsig_1_14z[13:11], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_11z } % { 1'h1, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_9z = celloutsig_0_0z[13:10] % { 1'h1, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:8] % { 1'h1, celloutsig_0_0z[8:5] };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[111:102], celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_15z = celloutsig_1_5z[12:6] != { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_0z[14], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z } != { celloutsig_0_0z[6:2], celloutsig_0_7z };
  assign celloutsig_0_15z = { _00_[13:0], celloutsig_0_10z } != { _00_[1:0], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[22:20], celloutsig_0_1z } != in_data[8:1];
  assign celloutsig_1_6z = { in_data[109:105], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } != { celloutsig_1_5z[11:4], celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[129:128], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_10z } != { celloutsig_1_5z[10:7], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~ in_data[35:21];
  assign celloutsig_1_14z = ~ { in_data[191:182], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_6z) | (in_data[166] & celloutsig_1_5z[4]));
  assign { out_data[128], out_data[117:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
