$date
	Tue Dec 16 00:20:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux1to8_tb $end
$var wire 1 ! Y7 $end
$var wire 1 " Y6 $end
$var wire 1 # Y5 $end
$var wire 1 $ Y4 $end
$var wire 1 % Y3 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y1 $end
$var wire 1 ( Y0 $end
$var reg 1 ) D $end
$var reg 3 * S [2:0] $end
$scope module DUT $end
$var wire 1 ) D $end
$var wire 3 + S [2:0] $end
$var wire 1 ( Y0 $end
$var wire 1 ' Y1 $end
$var wire 1 & Y2 $end
$var wire 1 % Y3 $end
$var wire 1 $ Y4 $end
$var wire 1 # Y5 $end
$var wire 1 " Y6 $end
$var wire 1 ! Y7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1(
1)
#20
0(
b1 *
b1 +
0)
#30
1'
1)
#40
0'
b10 *
b10 +
0)
#50
1&
1)
#60
0&
b11 *
b11 +
0)
#70
1%
1)
#80
0%
b100 *
b100 +
0)
#90
1$
1)
#100
0$
b101 *
b101 +
0)
#110
1#
1)
#120
0#
b110 *
b110 +
0)
#130
1"
1)
#140
0"
b111 *
b111 +
0)
#150
1!
1)
#160
