
tanwaR4S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013d4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080014e0  080014e0  000114e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800150c  0800150c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800150c  0800150c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800150c  0800150c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800150c  0800150c  0001150c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001510  08001510  00011510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001514  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  2000000c  08001520  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000039c  08001520  0002039c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cedb  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024cc  00000000  00000000  0002cf10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  0002f3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b10  00000000  00000000  0002fbe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000443f  00000000  00000000  000306f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d17b  00000000  00000000  00034b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086329  00000000  00000000  00041caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c7fd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000012e8  00000000  00000000  000c8028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00006383  00000000  00000000  000c9310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080014c8 	.word	0x080014c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080014c8 	.word	0x080014c8

0800014c <_ZN7IgniterC1EP12GPIO_TypeDeftS1_t>:
#include <Igniter.hh>

//(names of args start with '_' sign)
Igniter::Igniter(GPIO_TypeDef* _GPIO_PORT_IGNITER, uint16_t _PIN_IGNITER, GPIO_TypeDef* _IGN_GPIO_PORT_TEST_CON, uint16_t _IGN_PIN_TEST_CON){
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	603b      	str	r3, [r7, #0]
 8000158:	4613      	mov	r3, r2
 800015a:	80fb      	strh	r3, [r7, #6]
	GPIO_PORT_IGNITER = _GPIO_PORT_IGNITER;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	68ba      	ldr	r2, [r7, #8]
 8000160:	601a      	str	r2, [r3, #0]
	PIN_IGNITER = _PIN_IGNITER;
 8000162:	68fb      	ldr	r3, [r7, #12]
 8000164:	88fa      	ldrh	r2, [r7, #6]
 8000166:	809a      	strh	r2, [r3, #4]
	GPIO_PORT_TEST_CON = _IGN_GPIO_PORT_TEST_CON;
 8000168:	68fb      	ldr	r3, [r7, #12]
 800016a:	683a      	ldr	r2, [r7, #0]
 800016c:	609a      	str	r2, [r3, #8]
	PIN_TEST_CON = _IGN_PIN_TEST_CON;
 800016e:	68fb      	ldr	r3, [r7, #12]
 8000170:	8b3a      	ldrh	r2, [r7, #24]
 8000172:	819a      	strh	r2, [r3, #12]
}
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	4618      	mov	r0, r3
 8000178:	3714      	adds	r7, #20
 800017a:	46bd      	mov	sp, r7
 800017c:	bc80      	pop	{r7}
 800017e:	4770      	bx	lr

08000180 <_ZNK7Igniter12is_connectedEv>:

bool Igniter::is_connected() const{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIO_PORT_TEST_CON, PIN_TEST_CON) == GPIO_PIN_SET)
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	689a      	ldr	r2, [r3, #8]
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	899b      	ldrh	r3, [r3, #12]
 8000190:	4619      	mov	r1, r3
 8000192:	4610      	mov	r0, r2
 8000194:	f000 fc8a 	bl	8000aac <HAL_GPIO_ReadPin>
 8000198:	4603      	mov	r3, r0
 800019a:	2b01      	cmp	r3, #1
 800019c:	bf0c      	ite	eq
 800019e:	2301      	moveq	r3, #1
 80001a0:	2300      	movne	r3, #0
 80001a2:	b2db      	uxtb	r3, r3
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d001      	beq.n	80001ac <_ZNK7Igniter12is_connectedEv+0x2c>
		return 1;
 80001a8:	2301      	movs	r3, #1
 80001aa:	e000      	b.n	80001ae <_ZNK7Igniter12is_connectedEv+0x2e>
	else
		return 0;
 80001ac:	2300      	movs	r3, #0
}
 80001ae:	4618      	mov	r0, r3
 80001b0:	3708      	adds	r7, #8
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bd80      	pop	{r7, pc}

080001b6 <_ZN7Igniter4FIREEv>:

void Igniter::FIRE(){
 80001b6:	b580      	push	{r7, lr}
 80001b8:	b082      	sub	sp, #8
 80001ba:	af00      	add	r7, sp, #0
 80001bc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIO_PORT_IGNITER, PIN_IGNITER, GPIO_PIN_SET);
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	6818      	ldr	r0, [r3, #0]
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	889b      	ldrh	r3, [r3, #4]
 80001c6:	2201      	movs	r2, #1
 80001c8:	4619      	mov	r1, r3
 80001ca:	f000 fc75 	bl	8000ab8 <HAL_GPIO_WritePin>
}
 80001ce:	bf00      	nop
 80001d0:	3708      	adds	r7, #8
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
	...

080001d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80001dc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001de:	2400      	movs	r4, #0
 80001e0:	9404      	str	r4, [sp, #16]
 80001e2:	9405      	str	r4, [sp, #20]
 80001e4:	9406      	str	r4, [sp, #24]
 80001e6:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001e8:	4b2b      	ldr	r3, [pc, #172]	; (8000298 <MX_GPIO_Init+0xc0>)
 80001ea:	699a      	ldr	r2, [r3, #24]
 80001ec:	f042 0210 	orr.w	r2, r2, #16
 80001f0:	619a      	str	r2, [r3, #24]
 80001f2:	699a      	ldr	r2, [r3, #24]
 80001f4:	f002 0210 	and.w	r2, r2, #16
 80001f8:	9200      	str	r2, [sp, #0]
 80001fa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001fc:	699a      	ldr	r2, [r3, #24]
 80001fe:	f042 0220 	orr.w	r2, r2, #32
 8000202:	619a      	str	r2, [r3, #24]
 8000204:	699a      	ldr	r2, [r3, #24]
 8000206:	f002 0220 	and.w	r2, r2, #32
 800020a:	9201      	str	r2, [sp, #4]
 800020c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	699a      	ldr	r2, [r3, #24]
 8000210:	f042 0204 	orr.w	r2, r2, #4
 8000214:	619a      	str	r2, [r3, #24]
 8000216:	699a      	ldr	r2, [r3, #24]
 8000218:	f002 0204 	and.w	r2, r2, #4
 800021c:	9202      	str	r2, [sp, #8]
 800021e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000220:	699a      	ldr	r2, [r3, #24]
 8000222:	f042 0208 	orr.w	r2, r2, #8
 8000226:	619a      	str	r2, [r3, #24]
 8000228:	699b      	ldr	r3, [r3, #24]
 800022a:	f003 0308 	and.w	r3, r3, #8
 800022e:	9303      	str	r3, [sp, #12]
 8000230:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUILD_IN_LED_GPIO_Port, BUILD_IN_LED_Pin, GPIO_PIN_RESET);
 8000232:	4d1a      	ldr	r5, [pc, #104]	; (800029c <MX_GPIO_Init+0xc4>)
 8000234:	4622      	mov	r2, r4
 8000236:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800023a:	4628      	mov	r0, r5
 800023c:	f000 fc3c 	bl	8000ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IGN_FIRE_GPIO_Port, IGN_FIRE_Pin, GPIO_PIN_RESET);
 8000240:	4e17      	ldr	r6, [pc, #92]	; (80002a0 <MX_GPIO_Init+0xc8>)
 8000242:	4622      	mov	r2, r4
 8000244:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000248:	4630      	mov	r0, r6
 800024a:	f000 fc35 	bl	8000ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUILD_IN_LED_Pin;
 800024e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000252:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000254:	f04f 0801 	mov.w	r8, #1
 8000258:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800025c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800025e:	2702      	movs	r7, #2
 8000260:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(BUILD_IN_LED_GPIO_Port, &GPIO_InitStruct);
 8000262:	a904      	add	r1, sp, #16
 8000264:	4628      	mov	r0, r5
 8000266:	f000 fb11 	bl	800088c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IGN_TEST_CON_Pin;
 800026a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800026e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000270:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000272:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(IGN_TEST_CON_GPIO_Port, &GPIO_InitStruct);
 8000274:	a904      	add	r1, sp, #16
 8000276:	4628      	mov	r0, r5
 8000278:	f000 fb08 	bl	800088c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IGN_FIRE_Pin;
 800027c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000280:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000282:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000286:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000288:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(IGN_FIRE_GPIO_Port, &GPIO_InitStruct);
 800028a:	a904      	add	r1, sp, #16
 800028c:	4630      	mov	r0, r6
 800028e:	f000 fafd 	bl	800088c <HAL_GPIO_Init>

}
 8000292:	b008      	add	sp, #32
 8000294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000298:	40021000 	.word	0x40021000
 800029c:	40011000 	.word	0x40011000
 80002a0:	40010800 	.word	0x40010800

080002a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b088      	sub	sp, #32
 80002a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002aa:	f000 fa5d 	bl	8000768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ae:	f000 f8a1 	bl	80003f4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b2:	f7ff ff91 	bl	80001d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002b6:	f000 f93d 	bl	8000534 <MX_USART2_UART_Init>
  MX_USB_PCD_Init();
 80002ba:	f000 f9db 	bl	8000674 <MX_USB_PCD_Init>
  MX_USART3_UART_Init();
 80002be:	f000 f953 	bl	8000568 <MX_USART3_UART_Init>
  /* USER CODE BEGIN WHILE */


///ADDED FOR BLUETOOTH///
 // HAL_GPIO_WritePin(Bluetooth_reset_GPIO_Port, Bluetooth_reset_Pin, SET);//ADDITIONAL PIN PC14 FOR RESET //
  HAL_Delay(1000);
 80002c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002c6:	f000 fa73 	bl	80007b0 <HAL_Delay>

  char* buff;
  //memset(buff ,0,sizeof(buff));
  // HAL_TIM_Base_Start_IT(&htim2);
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80002ca:	4b45      	ldr	r3, [pc, #276]	; (80003e0 <main+0x13c>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	68da      	ldr	r2, [r3, #12]
 80002d0:	4b43      	ldr	r3, [pc, #268]	; (80003e0 <main+0x13c>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f042 0220 	orr.w	r2, r2, #32
 80002d8:	60da      	str	r2, [r3, #12]
  /* USER CODE END 2 */

  /* USER CODE BEGIN WHILE */

  // INIT
  Igniter igniter(IGN_FIRE_GPIO_Port, IGN_FIRE_Pin, IGN_TEST_CON_GPIO_Port, IGN_TEST_CON_Pin);
 80002da:	1d38      	adds	r0, r7, #4
 80002dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002e0:	9300      	str	r3, [sp, #0]
 80002e2:	4b40      	ldr	r3, [pc, #256]	; (80003e4 <main+0x140>)
 80002e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80002e8:	493f      	ldr	r1, [pc, #252]	; (80003e8 <main+0x144>)
 80002ea:	f7ff ff2f 	bl	800014c <_ZN7IgniterC1EP12GPIO_TypeDeftS1_t>

  uint16_t signal = 999; //placeholder, we need to do some signal managing with Michał
 80002ee:	f240 33e7 	movw	r3, #999	; 0x3e7
 80002f2:	82fb      	strh	r3, [r7, #22]
  state = 0; //touch only for tests
 80002f4:	4b3d      	ldr	r3, [pc, #244]	; (80003ec <main+0x148>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  switch(state){
 80002fa:	4b3c      	ldr	r3, [pc, #240]	; (80003ec <main+0x148>)
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b06      	cmp	r3, #6
 8000300:	d8fb      	bhi.n	80002fa <main+0x56>
 8000302:	a201      	add	r2, pc, #4	; (adr r2, 8000308 <main+0x64>)
 8000304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000308:	08000325 	.word	0x08000325
 800030c:	08000347 	.word	0x08000347
 8000310:	08000355 	.word	0x08000355
 8000314:	0800037b 	.word	0x0800037b
 8000318:	080003a3 	.word	0x080003a3
 800031c:	080003ab 	.word	0x080003ab
 8000320:	080003c7 	.word	0x080003c7
		  case 0: //test state
			  if(igniter.is_connected()){
 8000324:	1d3b      	adds	r3, r7, #4
 8000326:	4618      	mov	r0, r3
 8000328:	f7ff ff2a 	bl	8000180 <_ZNK7Igniter12is_connectedEv>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d004      	beq.n	800033c <main+0x98>
				  HAL_GPIO_TogglePin(BUILD_IN_LED_GPIO_Port, BUILD_IN_LED_Pin);
 8000332:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000336:	482b      	ldr	r0, [pc, #172]	; (80003e4 <main+0x140>)
 8000338:	f000 fbc4 	bl	8000ac4 <HAL_GPIO_TogglePin>
			  }
			  HAL_Delay(1000);
 800033c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000340:	f000 fa36 	bl	80007b0 <HAL_Delay>

			  //place for random tests

			  break;
 8000344:	e04a      	b.n	80003dc <main+0x138>
		  case 1:	//IDLE
			  if(signal == 23){  //signal == ready
 8000346:	8afb      	ldrh	r3, [r7, #22]
 8000348:	2b17      	cmp	r3, #23
 800034a:	d140      	bne.n	80003ce <main+0x12a>
				  //TODO: send ready
				  state = 2;
 800034c:	4b27      	ldr	r3, [pc, #156]	; (80003ec <main+0x148>)
 800034e:	2202      	movs	r2, #2
 8000350:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8000352:	e03c      	b.n	80003ce <main+0x12a>
		  case 2:	//ARMED(hard)
			  if(igniter.is_connected() && signal == 'h'){
 8000354:	1d3b      	adds	r3, r7, #4
 8000356:	4618      	mov	r0, r3
 8000358:	f7ff ff12 	bl	8000180 <_ZNK7Igniter12is_connectedEv>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d004      	beq.n	800036c <main+0xc8>
 8000362:	8afb      	ldrh	r3, [r7, #22]
 8000364:	2b68      	cmp	r3, #104	; 0x68
 8000366:	d101      	bne.n	800036c <main+0xc8>
 8000368:	2301      	movs	r3, #1
 800036a:	e000      	b.n	800036e <main+0xca>
 800036c:	2300      	movs	r3, #0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d02f      	beq.n	80003d2 <main+0x12e>
			  	  state = 3;
 8000372:	4b1e      	ldr	r3, [pc, #120]	; (80003ec <main+0x148>)
 8000374:	2203      	movs	r2, #3
 8000376:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8000378:	e02b      	b.n	80003d2 <main+0x12e>
		  case 3:	//ARMED(soft)
			  	  if(signal == 666){		//signal == fire
 800037a:	8afb      	ldrh	r3, [r7, #22]
 800037c:	f240 229a 	movw	r2, #666	; 0x29a
 8000380:	4293      	cmp	r3, r2
 8000382:	d107      	bne.n	8000394 <main+0xf0>
			  		  igniter.FIRE();
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	4618      	mov	r0, r3
 8000388:	f7ff ff15 	bl	80001b6 <_ZN7Igniter4FIREEv>
			  		  state = 5;
 800038c:	4b17      	ldr	r3, [pc, #92]	; (80003ec <main+0x148>)
 800038e:	2205      	movs	r2, #5
 8000390:	701a      	strb	r2, [r3, #0]
			  	  }
			  	  else if(signal == 89){	//signal == arm
			  		  state = 4;
			  	  }
			  break;
 8000392:	e020      	b.n	80003d6 <main+0x132>
			  	  else if(signal == 89){	//signal == arm
 8000394:	8afb      	ldrh	r3, [r7, #22]
 8000396:	2b59      	cmp	r3, #89	; 0x59
 8000398:	d11d      	bne.n	80003d6 <main+0x132>
			  		  state = 4;
 800039a:	4b14      	ldr	r3, [pc, #80]	; (80003ec <main+0x148>)
 800039c:	2204      	movs	r2, #4
 800039e:	701a      	strb	r2, [r3, #0]
			  break;
 80003a0:	e019      	b.n	80003d6 <main+0x132>
		  case 4:	//ABORT
			  state = 2;
 80003a2:	4b12      	ldr	r3, [pc, #72]	; (80003ec <main+0x148>)
 80003a4:	2202      	movs	r2, #2
 80003a6:	701a      	strb	r2, [r3, #0]
			  break;
 80003a8:	e018      	b.n	80003dc <main+0x138>
		  case 5:	//FLIGHT
			  //TODO: Send "fired" 	//n - times
			  if( ! igniter.is_connected()){
 80003aa:	1d3b      	adds	r3, r7, #4
 80003ac:	4618      	mov	r0, r3
 80003ae:	f7ff fee7 	bl	8000180 <_ZNK7Igniter12is_connectedEv>
 80003b2:	4603      	mov	r3, r0
 80003b4:	f083 0301 	eor.w	r3, r3, #1
 80003b8:	b2db      	uxtb	r3, r3
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d00d      	beq.n	80003da <main+0x136>
				  state = 6;
 80003be:	4b0b      	ldr	r3, [pc, #44]	; (80003ec <main+0x148>)
 80003c0:	2206      	movs	r2, #6
 80003c2:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 80003c4:	e009      	b.n	80003da <main+0x136>
		  case 6:	//END
			  HAL_Delay(1000000);
 80003c6:	480a      	ldr	r0, [pc, #40]	; (80003f0 <main+0x14c>)
 80003c8:	f000 f9f2 	bl	80007b0 <HAL_Delay>
			  break;
 80003cc:	e006      	b.n	80003dc <main+0x138>
			  break;
 80003ce:	bf00      	nop
 80003d0:	e793      	b.n	80002fa <main+0x56>
			  break;
 80003d2:	bf00      	nop
 80003d4:	e791      	b.n	80002fa <main+0x56>
			  break;
 80003d6:	bf00      	nop
 80003d8:	e78f      	b.n	80002fa <main+0x56>
			  break;
 80003da:	bf00      	nop
	  switch(state){
 80003dc:	e78d      	b.n	80002fa <main+0x56>
 80003de:	bf00      	nop
 80003e0:	2000006c 	.word	0x2000006c
 80003e4:	40011000 	.word	0x40011000
 80003e8:	40010800 	.word	0x40010800
 80003ec:	20000028 	.word	0x20000028
 80003f0:	000f4240 	.word	0x000f4240

080003f4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b094      	sub	sp, #80	; 0x50
 80003f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003fe:	2228      	movs	r2, #40	; 0x28
 8000400:	2100      	movs	r1, #0
 8000402:	4618      	mov	r0, r3
 8000404:	f001 f858 	bl	80014b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000408:	f107 0314 	add.w	r3, r7, #20
 800040c:	2200      	movs	r2, #0
 800040e:	601a      	str	r2, [r3, #0]
 8000410:	605a      	str	r2, [r3, #4]
 8000412:	609a      	str	r2, [r3, #8]
 8000414:	60da      	str	r2, [r3, #12]
 8000416:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000418:	1d3b      	adds	r3, r7, #4
 800041a:	2200      	movs	r2, #0
 800041c:	601a      	str	r2, [r3, #0]
 800041e:	605a      	str	r2, [r3, #4]
 8000420:	609a      	str	r2, [r3, #8]
 8000422:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000424:	2301      	movs	r3, #1
 8000426:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000428:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800042c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800042e:	2300      	movs	r3, #0
 8000430:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000432:	2301      	movs	r3, #1
 8000434:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000436:	2302      	movs	r3, #2
 8000438:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800043a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800043e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000440:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000444:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000446:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800044a:	4618      	mov	r0, r3
 800044c:	f000 fbc4 	bl	8000bd8 <HAL_RCC_OscConfig>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	bf14      	ite	ne
 8000456:	2301      	movne	r3, #1
 8000458:	2300      	moveq	r3, #0
 800045a:	b2db      	uxtb	r3, r3
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8000460:	f000 f833 	bl	80004ca <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000464:	230f      	movs	r3, #15
 8000466:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000468:	2302      	movs	r3, #2
 800046a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800046c:	2300      	movs	r3, #0
 800046e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000474:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800047a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800047c:	f107 0314 	add.w	r3, r7, #20
 8000480:	2101      	movs	r1, #1
 8000482:	4618      	mov	r0, r3
 8000484:	f000 fdf4 	bl	8001070 <HAL_RCC_ClockConfig>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	bf14      	ite	ne
 800048e:	2301      	movne	r3, #1
 8000490:	2300      	moveq	r3, #0
 8000492:	b2db      	uxtb	r3, r3
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <_Z18SystemClock_Configv+0xa8>
  {
    Error_Handler();
 8000498:	f000 f817 	bl	80004ca <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800049c:	2310      	movs	r3, #16
 800049e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80004a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80004a4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	4618      	mov	r0, r3
 80004aa:	f000 feb9 	bl	8001220 <HAL_RCCEx_PeriphCLKConfig>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	bf14      	ite	ne
 80004b4:	2301      	movne	r3, #1
 80004b6:	2300      	moveq	r3, #0
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <_Z18SystemClock_Configv+0xce>
  {
    Error_Handler();
 80004be:	f000 f804 	bl	80004ca <Error_Handler>
  }
}
 80004c2:	bf00      	nop
 80004c4:	3750      	adds	r7, #80	; 0x50
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}

080004ca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ca:	b480      	push	{r7}
 80004cc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ce:	b672      	cpsid	i
}
 80004d0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d2:	e7fe      	b.n	80004d2 <Error_Handler+0x8>

080004d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <HAL_MspInit+0x3c>)
 80004d8:	699a      	ldr	r2, [r3, #24]
 80004da:	f042 0201 	orr.w	r2, r2, #1
 80004de:	619a      	str	r2, [r3, #24]
 80004e0:	699a      	ldr	r2, [r3, #24]
 80004e2:	f002 0201 	and.w	r2, r2, #1
 80004e6:	9200      	str	r2, [sp, #0]
 80004e8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ea:	69da      	ldr	r2, [r3, #28]
 80004ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80004f0:	61da      	str	r2, [r3, #28]
 80004f2:	69db      	ldr	r3, [r3, #28]
 80004f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004fc:	4a05      	ldr	r2, [pc, #20]	; (8000514 <HAL_MspInit+0x40>)
 80004fe:	6853      	ldr	r3, [r2, #4]
 8000500:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000504:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000508:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050a:	b002      	add	sp, #8
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40021000 	.word	0x40021000
 8000514:	40010000 	.word	0x40010000

08000518 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000518:	e7fe      	b.n	8000518 <NMI_Handler>

0800051a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800051a:	e7fe      	b.n	800051a <HardFault_Handler>

0800051c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800051c:	e7fe      	b.n	800051c <MemManage_Handler>

0800051e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800051e:	e7fe      	b.n	800051e <BusFault_Handler>

08000520 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000520:	e7fe      	b.n	8000520 <UsageFault_Handler>

08000522 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000522:	4770      	bx	lr

08000524 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000524:	4770      	bx	lr

08000526 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000526:	4770      	bx	lr

08000528 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000528:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800052a:	f000 f92f 	bl	800078c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800052e:	bd08      	pop	{r3, pc}

08000530 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000530:	4770      	bx	lr
	...

08000534 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000534:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000536:	480a      	ldr	r0, [pc, #40]	; (8000560 <MX_USART2_UART_Init+0x2c>)
 8000538:	4b0a      	ldr	r3, [pc, #40]	; (8000564 <MX_USART2_UART_Init+0x30>)
 800053a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800053c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000540:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000542:	2300      	movs	r3, #0
 8000544:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000546:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000548:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800054a:	220c      	movs	r2, #12
 800054c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800054e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000550:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000552:	f000 ff35 	bl	80013c0 <HAL_UART_Init>
 8000556:	b900      	cbnz	r0, 800055a <MX_USART2_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000558:	bd08      	pop	{r3, pc}
    Error_Handler();
 800055a:	f7ff ffb6 	bl	80004ca <Error_Handler>
}
 800055e:	e7fb      	b.n	8000558 <MX_USART2_UART_Init+0x24>
 8000560:	2000006c 	.word	0x2000006c
 8000564:	40004400 	.word	0x40004400

08000568 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000568:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800056a:	480a      	ldr	r0, [pc, #40]	; (8000594 <MX_USART3_UART_Init+0x2c>)
 800056c:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <MX_USART3_UART_Init+0x30>)
 800056e:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8000570:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000574:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000576:	2300      	movs	r3, #0
 8000578:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800057a:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800057c:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800057e:	220c      	movs	r2, #12
 8000580:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000582:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000584:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000586:	f000 ff1b 	bl	80013c0 <HAL_UART_Init>
 800058a:	b900      	cbnz	r0, 800058e <MX_USART3_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800058c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800058e:	f7ff ff9c 	bl	80004ca <Error_Handler>
}
 8000592:	e7fb      	b.n	800058c <MX_USART3_UART_Init+0x24>
 8000594:	2000002c 	.word	0x2000002c
 8000598:	40004800 	.word	0x40004800

0800059c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800059c:	b510      	push	{r4, lr}
 800059e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a0:	2300      	movs	r3, #0
 80005a2:	9304      	str	r3, [sp, #16]
 80005a4:	9305      	str	r3, [sp, #20]
 80005a6:	9306      	str	r3, [sp, #24]
 80005a8:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 80005aa:	6803      	ldr	r3, [r0, #0]
 80005ac:	4a2c      	ldr	r2, [pc, #176]	; (8000660 <HAL_UART_MspInit+0xc4>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d004      	beq.n	80005bc <HAL_UART_MspInit+0x20>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 80005b2:	4a2c      	ldr	r2, [pc, #176]	; (8000664 <HAL_UART_MspInit+0xc8>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d029      	beq.n	800060c <HAL_UART_MspInit+0x70>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80005b8:	b008      	add	sp, #32
 80005ba:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80005bc:	4b2a      	ldr	r3, [pc, #168]	; (8000668 <HAL_UART_MspInit+0xcc>)
 80005be:	69da      	ldr	r2, [r3, #28]
 80005c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80005c4:	61da      	str	r2, [r3, #28]
 80005c6:	69da      	ldr	r2, [r3, #28]
 80005c8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80005cc:	9200      	str	r2, [sp, #0]
 80005ce:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d0:	699a      	ldr	r2, [r3, #24]
 80005d2:	f042 0204 	orr.w	r2, r2, #4
 80005d6:	619a      	str	r2, [r3, #24]
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	f003 0304 	and.w	r3, r3, #4
 80005de:	9301      	str	r3, [sp, #4]
 80005e0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005e2:	2304      	movs	r3, #4
 80005e4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e6:	2302      	movs	r3, #2
 80005e8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ea:	2303      	movs	r3, #3
 80005ec:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ee:	4c1f      	ldr	r4, [pc, #124]	; (800066c <HAL_UART_MspInit+0xd0>)
 80005f0:	a904      	add	r1, sp, #16
 80005f2:	4620      	mov	r0, r4
 80005f4:	f000 f94a 	bl	800088c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005f8:	2308      	movs	r3, #8
 80005fa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005fc:	2300      	movs	r3, #0
 80005fe:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000602:	a904      	add	r1, sp, #16
 8000604:	4620      	mov	r0, r4
 8000606:	f000 f941 	bl	800088c <HAL_GPIO_Init>
 800060a:	e7d5      	b.n	80005b8 <HAL_UART_MspInit+0x1c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800060c:	4b16      	ldr	r3, [pc, #88]	; (8000668 <HAL_UART_MspInit+0xcc>)
 800060e:	69da      	ldr	r2, [r3, #28]
 8000610:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000614:	61da      	str	r2, [r3, #28]
 8000616:	69da      	ldr	r2, [r3, #28]
 8000618:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800061c:	9202      	str	r2, [sp, #8]
 800061e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000620:	699a      	ldr	r2, [r3, #24]
 8000622:	f042 0208 	orr.w	r2, r2, #8
 8000626:	619a      	str	r2, [r3, #24]
 8000628:	699b      	ldr	r3, [r3, #24]
 800062a:	f003 0308 	and.w	r3, r3, #8
 800062e:	9303      	str	r3, [sp, #12]
 8000630:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000636:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000638:	2302      	movs	r3, #2
 800063a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800063c:	2303      	movs	r3, #3
 800063e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000640:	4c0b      	ldr	r4, [pc, #44]	; (8000670 <HAL_UART_MspInit+0xd4>)
 8000642:	a904      	add	r1, sp, #16
 8000644:	4620      	mov	r0, r4
 8000646:	f000 f921 	bl	800088c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800064a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800064e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000650:	2300      	movs	r3, #0
 8000652:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000656:	a904      	add	r1, sp, #16
 8000658:	4620      	mov	r0, r4
 800065a:	f000 f917 	bl	800088c <HAL_GPIO_Init>
}
 800065e:	e7ab      	b.n	80005b8 <HAL_UART_MspInit+0x1c>
 8000660:	40004400 	.word	0x40004400
 8000664:	40004800 	.word	0x40004800
 8000668:	40021000 	.word	0x40021000
 800066c:	40010800 	.word	0x40010800
 8000670:	40010c00 	.word	0x40010c00

08000674 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8000674:	b508      	push	{r3, lr}
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000676:	4809      	ldr	r0, [pc, #36]	; (800069c <MX_USB_PCD_Init+0x28>)
 8000678:	4b09      	ldr	r3, [pc, #36]	; (80006a0 <MX_USB_PCD_Init+0x2c>)
 800067a:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800067c:	2308      	movs	r3, #8
 800067e:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000680:	2302      	movs	r3, #2
 8000682:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000684:	2300      	movs	r3, #0
 8000686:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000688:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800068a:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800068c:	f000 fa23 	bl	8000ad6 <HAL_PCD_Init>
 8000690:	b900      	cbnz	r0, 8000694 <MX_USB_PCD_Init+0x20>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000692:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000694:	f7ff ff19 	bl	80004ca <Error_Handler>
}
 8000698:	e7fb      	b.n	8000692 <MX_USB_PCD_Init+0x1e>
 800069a:	bf00      	nop
 800069c:	200000ac 	.word	0x200000ac
 80006a0:	40005c00 	.word	0x40005c00

080006a4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{

  if(pcdHandle->Instance==USB)
 80006a4:	6802      	ldr	r2, [r0, #0]
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <HAL_PCD_MspInit+0x28>)
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d000      	beq.n	80006ae <HAL_PCD_MspInit+0xa>
 80006ac:	4770      	bx	lr
{
 80006ae:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80006b0:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 80006b4:	69da      	ldr	r2, [r3, #28]
 80006b6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80006ba:	61da      	str	r2, [r3, #28]
 80006bc:	69db      	ldr	r3, [r3, #28]
 80006be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006c2:	9301      	str	r3, [sp, #4]
 80006c4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80006c6:	b002      	add	sp, #8
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	40005c00 	.word	0x40005c00

080006d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80006d0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006d2:	e003      	b.n	80006dc <LoopCopyDataInit>

080006d4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006d4:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80006d6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006d8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80006da:	3104      	adds	r1, #4

080006dc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006dc:	480a      	ldr	r0, [pc, #40]	; (8000708 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80006de:	4b0b      	ldr	r3, [pc, #44]	; (800070c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80006e0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80006e2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80006e4:	d3f6      	bcc.n	80006d4 <CopyDataInit>
  ldr r2, =_sbss
 80006e6:	4a0a      	ldr	r2, [pc, #40]	; (8000710 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80006e8:	e002      	b.n	80006f0 <LoopFillZerobss>

080006ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80006ea:	2300      	movs	r3, #0
  str r3, [r2], #4
 80006ec:	f842 3b04 	str.w	r3, [r2], #4

080006f0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80006f0:	4b08      	ldr	r3, [pc, #32]	; (8000714 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80006f2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80006f4:	d3f9      	bcc.n	80006ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006f6:	f7ff ff1b 	bl	8000530 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006fa:	f000 feb9 	bl	8001470 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006fe:	f7ff fdd1 	bl	80002a4 <main>
  bx lr
 8000702:	4770      	bx	lr
  ldr r3, =_sidata
 8000704:	08001514 	.word	0x08001514
  ldr r0, =_sdata
 8000708:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800070c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000710:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000714:	2000039c 	.word	0x2000039c

08000718 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000718:	e7fe      	b.n	8000718 <ADC1_2_IRQHandler>
	...

0800071c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800071c:	b510      	push	{r4, lr}
 800071e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000720:	4b0e      	ldr	r3, [pc, #56]	; (800075c <HAL_InitTick+0x40>)
 8000722:	7818      	ldrb	r0, [r3, #0]
 8000724:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000728:	fbb3 f3f0 	udiv	r3, r3, r0
 800072c:	4a0c      	ldr	r2, [pc, #48]	; (8000760 <HAL_InitTick+0x44>)
 800072e:	6810      	ldr	r0, [r2, #0]
 8000730:	fbb0 f0f3 	udiv	r0, r0, r3
 8000734:	f000 f894 	bl	8000860 <HAL_SYSTICK_Config>
 8000738:	b968      	cbnz	r0, 8000756 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800073a:	2c0f      	cmp	r4, #15
 800073c:	d901      	bls.n	8000742 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800073e:	2001      	movs	r0, #1
 8000740:	e00a      	b.n	8000758 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000742:	2200      	movs	r2, #0
 8000744:	4621      	mov	r1, r4
 8000746:	f04f 30ff 	mov.w	r0, #4294967295
 800074a:	f000 f857 	bl	80007fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800074e:	4b05      	ldr	r3, [pc, #20]	; (8000764 <HAL_InitTick+0x48>)
 8000750:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000752:	2000      	movs	r0, #0
 8000754:	e000      	b.n	8000758 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000756:	2001      	movs	r0, #1
}
 8000758:	bd10      	pop	{r4, pc}
 800075a:	bf00      	nop
 800075c:	20000004 	.word	0x20000004
 8000760:	20000000 	.word	0x20000000
 8000764:	20000008 	.word	0x20000008

08000768 <HAL_Init>:
{
 8000768:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076a:	4a07      	ldr	r2, [pc, #28]	; (8000788 <HAL_Init+0x20>)
 800076c:	6813      	ldr	r3, [r2, #0]
 800076e:	f043 0310 	orr.w	r3, r3, #16
 8000772:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000774:	2003      	movs	r0, #3
 8000776:	f000 f82f 	bl	80007d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800077a:	2000      	movs	r0, #0
 800077c:	f7ff ffce 	bl	800071c <HAL_InitTick>
  HAL_MspInit();
 8000780:	f7ff fea8 	bl	80004d4 <HAL_MspInit>
}
 8000784:	2000      	movs	r0, #0
 8000786:	bd08      	pop	{r3, pc}
 8000788:	40022000 	.word	0x40022000

0800078c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800078c:	4a03      	ldr	r2, [pc, #12]	; (800079c <HAL_IncTick+0x10>)
 800078e:	6811      	ldr	r1, [r2, #0]
 8000790:	4b03      	ldr	r3, [pc, #12]	; (80007a0 <HAL_IncTick+0x14>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	440b      	add	r3, r1
 8000796:	6013      	str	r3, [r2, #0]
}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	20000398 	.word	0x20000398
 80007a0:	20000004 	.word	0x20000004

080007a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007a4:	4b01      	ldr	r3, [pc, #4]	; (80007ac <HAL_GetTick+0x8>)
 80007a6:	6818      	ldr	r0, [r3, #0]
}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20000398 	.word	0x20000398

080007b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007b0:	b538      	push	{r3, r4, r5, lr}
 80007b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80007b4:	f7ff fff6 	bl	80007a4 <HAL_GetTick>
 80007b8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007ba:	f1b4 3fff 	cmp.w	r4, #4294967295
 80007be:	d002      	beq.n	80007c6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80007c0:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <HAL_Delay+0x24>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007c6:	f7ff ffed 	bl	80007a4 <HAL_GetTick>
 80007ca:	1b40      	subs	r0, r0, r5
 80007cc:	42a0      	cmp	r0, r4
 80007ce:	d3fa      	bcc.n	80007c6 <HAL_Delay+0x16>
  {
  }
}
 80007d0:	bd38      	pop	{r3, r4, r5, pc}
 80007d2:	bf00      	nop
 80007d4:	20000004 	.word	0x20000004

080007d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007d8:	4907      	ldr	r1, [pc, #28]	; (80007f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80007da:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007dc:	0203      	lsls	r3, r0, #8
 80007de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80007e6:	0412      	lsls	r2, r2, #16
 80007e8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80007f4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80007f6:	4770      	bx	lr
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007fc:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007fe:	4b16      	ldr	r3, [pc, #88]	; (8000858 <HAL_NVIC_SetPriority+0x5c>)
 8000800:	68db      	ldr	r3, [r3, #12]
 8000802:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000806:	f1c3 0407 	rsb	r4, r3, #7
 800080a:	2c04      	cmp	r4, #4
 800080c:	bf28      	it	cs
 800080e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000810:	1d1d      	adds	r5, r3, #4
 8000812:	2d06      	cmp	r5, #6
 8000814:	bf8c      	ite	hi
 8000816:	3b03      	subhi	r3, #3
 8000818:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800081a:	f04f 35ff 	mov.w	r5, #4294967295
 800081e:	fa05 f404 	lsl.w	r4, r5, r4
 8000822:	ea21 0104 	bic.w	r1, r1, r4
 8000826:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000828:	fa05 f303 	lsl.w	r3, r5, r3
 800082c:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000832:	2800      	cmp	r0, #0
 8000834:	db09      	blt.n	800084a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000836:	0109      	lsls	r1, r1, #4
 8000838:	b2c9      	uxtb	r1, r1
 800083a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800083e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000842:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000846:	bc30      	pop	{r4, r5}
 8000848:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800084a:	f000 000f 	and.w	r0, r0, #15
 800084e:	0109      	lsls	r1, r1, #4
 8000850:	b2c9      	uxtb	r1, r1
 8000852:	4b02      	ldr	r3, [pc, #8]	; (800085c <HAL_NVIC_SetPriority+0x60>)
 8000854:	5419      	strb	r1, [r3, r0]
 8000856:	e7f6      	b.n	8000846 <HAL_NVIC_SetPriority+0x4a>
 8000858:	e000ed00 	.word	0xe000ed00
 800085c:	e000ed14 	.word	0xe000ed14

08000860 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000860:	3801      	subs	r0, #1
 8000862:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000866:	d20a      	bcs.n	800087e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000868:	4b06      	ldr	r3, [pc, #24]	; (8000884 <HAL_SYSTICK_Config+0x24>)
 800086a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086c:	4a06      	ldr	r2, [pc, #24]	; (8000888 <HAL_SYSTICK_Config+0x28>)
 800086e:	21f0      	movs	r1, #240	; 0xf0
 8000870:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000874:	2000      	movs	r0, #0
 8000876:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000878:	2207      	movs	r2, #7
 800087a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800087c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800087e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	e000e010 	.word	0xe000e010
 8000888:	e000ed00 	.word	0xe000ed00

0800088c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800088c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000890:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000892:	680f      	ldr	r7, [r1, #0]
 8000894:	2f00      	cmp	r7, #0
 8000896:	f000 80f8 	beq.w	8000a8a <HAL_GPIO_Init+0x1fe>
  uint32_t config = 0x00u;
 800089a:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 800089c:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800089e:	f8df c200 	ldr.w	ip, [pc, #512]	; 8000aa0 <HAL_GPIO_Init+0x214>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80008a2:	4d7b      	ldr	r5, [pc, #492]	; (8000a90 <HAL_GPIO_Init+0x204>)
      switch (GPIO_Init->Mode)
 80008a4:	4e7b      	ldr	r6, [pc, #492]	; (8000a94 <HAL_GPIO_Init+0x208>)
 80008a6:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8000aa4 <HAL_GPIO_Init+0x218>
 80008aa:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8000aa8 <HAL_GPIO_Init+0x21c>
 80008ae:	e09a      	b.n	80009e6 <HAL_GPIO_Init+0x15a>
 80008b0:	2200      	movs	r2, #0
 80008b2:	e01e      	b.n	80008f2 <HAL_GPIO_Init+0x66>
 80008b4:	42b4      	cmp	r4, r6
 80008b6:	d00c      	beq.n	80008d2 <HAL_GPIO_Init+0x46>
 80008b8:	d904      	bls.n	80008c4 <HAL_GPIO_Init+0x38>
 80008ba:	4574      	cmp	r4, lr
 80008bc:	d009      	beq.n	80008d2 <HAL_GPIO_Init+0x46>
 80008be:	4544      	cmp	r4, r8
 80008c0:	d007      	beq.n	80008d2 <HAL_GPIO_Init+0x46>
 80008c2:	e016      	b.n	80008f2 <HAL_GPIO_Init+0x66>
 80008c4:	4f74      	ldr	r7, [pc, #464]	; (8000a98 <HAL_GPIO_Init+0x20c>)
 80008c6:	42bc      	cmp	r4, r7
 80008c8:	d003      	beq.n	80008d2 <HAL_GPIO_Init+0x46>
 80008ca:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 80008ce:	42bc      	cmp	r4, r7
 80008d0:	d10b      	bne.n	80008ea <HAL_GPIO_Init+0x5e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008d2:	688a      	ldr	r2, [r1, #8]
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	f000 80ca 	beq.w	8000a6e <HAL_GPIO_Init+0x1e2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008da:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80008dc:	bf0c      	ite	eq
 80008de:	f8c0 9010 	streq.w	r9, [r0, #16]
            GPIOx->BRR = ioposition;
 80008e2:	f8c0 9014 	strne.w	r9, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008e6:	2208      	movs	r2, #8
 80008e8:	e003      	b.n	80008f2 <HAL_GPIO_Init+0x66>
      switch (GPIO_Init->Mode)
 80008ea:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 80008ee:	42bc      	cmp	r4, r7
 80008f0:	d0ef      	beq.n	80008d2 <HAL_GPIO_Init+0x46>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008f2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80008f6:	f200 80bc 	bhi.w	8000a72 <HAL_GPIO_Init+0x1e6>
 80008fa:	4607      	mov	r7, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008fc:	ea4f 0983 	mov.w	r9, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000900:	683c      	ldr	r4, [r7, #0]
 8000902:	f04f 0b0f 	mov.w	fp, #15
 8000906:	fa0b fb09 	lsl.w	fp, fp, r9
 800090a:	ea24 040b 	bic.w	r4, r4, fp
 800090e:	fa02 f909 	lsl.w	r9, r2, r9
 8000912:	ea44 0409 	orr.w	r4, r4, r9
 8000916:	603c      	str	r4, [r7, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000918:	684c      	ldr	r4, [r1, #4]
 800091a:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 800091e:	d05d      	beq.n	80009dc <HAL_GPIO_Init+0x150>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000920:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8000924:	f044 0401 	orr.w	r4, r4, #1
 8000928:	f8cc 4018 	str.w	r4, [ip, #24]
 800092c:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8000930:	f004 0401 	and.w	r4, r4, #1
 8000934:	9401      	str	r4, [sp, #4]
 8000936:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8000938:	f023 0403 	bic.w	r4, r3, #3
 800093c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8000940:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8000944:	f8d4 9008 	ldr.w	r9, [r4, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000948:	f003 0703 	and.w	r7, r3, #3
 800094c:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8000950:	270f      	movs	r7, #15
 8000952:	fa07 f70b 	lsl.w	r7, r7, fp
 8000956:	ea29 0907 	bic.w	r9, r9, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800095a:	4f50      	ldr	r7, [pc, #320]	; (8000a9c <HAL_GPIO_Init+0x210>)
 800095c:	42b8      	cmp	r0, r7
 800095e:	f000 808e 	beq.w	8000a7e <HAL_GPIO_Init+0x1f2>
 8000962:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000966:	42b8      	cmp	r0, r7
 8000968:	f000 808b 	beq.w	8000a82 <HAL_GPIO_Init+0x1f6>
 800096c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000970:	42b8      	cmp	r0, r7
 8000972:	f000 8088 	beq.w	8000a86 <HAL_GPIO_Init+0x1fa>
 8000976:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800097a:	42b8      	cmp	r0, r7
 800097c:	bf0c      	ite	eq
 800097e:	2703      	moveq	r7, #3
 8000980:	2704      	movne	r7, #4
 8000982:	fa07 f70b 	lsl.w	r7, r7, fp
 8000986:	ea47 0709 	orr.w	r7, r7, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800098a:	60a7      	str	r7, [r4, #8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800098c:	684c      	ldr	r4, [r1, #4]
 800098e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000992:	682c      	ldr	r4, [r5, #0]
 8000994:	bf14      	ite	ne
 8000996:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800099a:	ea24 040a 	biceq.w	r4, r4, sl
 800099e:	602c      	str	r4, [r5, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009a0:	684c      	ldr	r4, [r1, #4]
 80009a2:	f414 3f00 	tst.w	r4, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80009a6:	686c      	ldr	r4, [r5, #4]
 80009a8:	bf14      	ite	ne
 80009aa:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009ae:	ea24 040a 	biceq.w	r4, r4, sl
 80009b2:	606c      	str	r4, [r5, #4]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009b4:	684c      	ldr	r4, [r1, #4]
 80009b6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80009ba:	68ac      	ldr	r4, [r5, #8]
 80009bc:	bf14      	ite	ne
 80009be:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009c2:	ea24 040a 	biceq.w	r4, r4, sl
 80009c6:	60ac      	str	r4, [r5, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009c8:	684c      	ldr	r4, [r1, #4]
 80009ca:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80009ce:	68ec      	ldr	r4, [r5, #12]
 80009d0:	bf14      	ite	ne
 80009d2:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009d6:	ea24 040a 	biceq.w	r4, r4, sl
 80009da:	60ec      	str	r4, [r5, #12]
        }
      }
    }

	position++;
 80009dc:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009de:	680f      	ldr	r7, [r1, #0]
 80009e0:	fa37 f403 	lsrs.w	r4, r7, r3
 80009e4:	d051      	beq.n	8000a8a <HAL_GPIO_Init+0x1fe>
    ioposition = (0x01uL << position);
 80009e6:	f04f 0901 	mov.w	r9, #1
 80009ea:	fa09 f903 	lsl.w	r9, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ee:	ea09 0a07 	and.w	sl, r9, r7
    if (iocurrent == ioposition)
 80009f2:	ea39 0407 	bics.w	r4, r9, r7
 80009f6:	d1f1      	bne.n	80009dc <HAL_GPIO_Init+0x150>
      switch (GPIO_Init->Mode)
 80009f8:	684c      	ldr	r4, [r1, #4]
 80009fa:	2c12      	cmp	r4, #18
 80009fc:	f63f af5a 	bhi.w	80008b4 <HAL_GPIO_Init+0x28>
 8000a00:	2c12      	cmp	r4, #18
 8000a02:	f63f af76 	bhi.w	80008f2 <HAL_GPIO_Init+0x66>
 8000a06:	a701      	add	r7, pc, #4	; (adr r7, 8000a0c <HAL_GPIO_Init+0x180>)
 8000a08:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8000a0c:	080008d3 	.word	0x080008d3
 8000a10:	08000a59 	.word	0x08000a59
 8000a14:	08000a63 	.word	0x08000a63
 8000a18:	080008b1 	.word	0x080008b1
 8000a1c:	080008f3 	.word	0x080008f3
 8000a20:	080008f3 	.word	0x080008f3
 8000a24:	080008f3 	.word	0x080008f3
 8000a28:	080008f3 	.word	0x080008f3
 8000a2c:	080008f3 	.word	0x080008f3
 8000a30:	080008f3 	.word	0x080008f3
 8000a34:	080008f3 	.word	0x080008f3
 8000a38:	080008f3 	.word	0x080008f3
 8000a3c:	080008f3 	.word	0x080008f3
 8000a40:	080008f3 	.word	0x080008f3
 8000a44:	080008f3 	.word	0x080008f3
 8000a48:	080008f3 	.word	0x080008f3
 8000a4c:	080008f3 	.word	0x080008f3
 8000a50:	08000a5d 	.word	0x08000a5d
 8000a54:	08000a69 	.word	0x08000a69
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a58:	68ca      	ldr	r2, [r1, #12]
          break;
 8000a5a:	e74a      	b.n	80008f2 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a5c:	68ca      	ldr	r2, [r1, #12]
 8000a5e:	3204      	adds	r2, #4
          break;
 8000a60:	e747      	b.n	80008f2 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a62:	68ca      	ldr	r2, [r1, #12]
 8000a64:	3208      	adds	r2, #8
          break;
 8000a66:	e744      	b.n	80008f2 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a68:	68ca      	ldr	r2, [r1, #12]
 8000a6a:	320c      	adds	r2, #12
          break;
 8000a6c:	e741      	b.n	80008f2 <HAL_GPIO_Init+0x66>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a6e:	2204      	movs	r2, #4
 8000a70:	e73f      	b.n	80008f2 <HAL_GPIO_Init+0x66>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a72:	1d07      	adds	r7, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a74:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8000a78:	f1a9 0920 	sub.w	r9, r9, #32
 8000a7c:	e740      	b.n	8000900 <HAL_GPIO_Init+0x74>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a7e:	2700      	movs	r7, #0
 8000a80:	e77f      	b.n	8000982 <HAL_GPIO_Init+0xf6>
 8000a82:	2701      	movs	r7, #1
 8000a84:	e77d      	b.n	8000982 <HAL_GPIO_Init+0xf6>
 8000a86:	2702      	movs	r7, #2
 8000a88:	e77b      	b.n	8000982 <HAL_GPIO_Init+0xf6>
  }
}
 8000a8a:	b003      	add	sp, #12
 8000a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a90:	40010400 	.word	0x40010400
 8000a94:	10220000 	.word	0x10220000
 8000a98:	10120000 	.word	0x10120000
 8000a9c:	40010800 	.word	0x40010800
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	10310000 	.word	0x10310000
 8000aa8:	10320000 	.word	0x10320000

08000aac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000aac:	6883      	ldr	r3, [r0, #8]
 8000aae:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000ab0:	bf14      	ite	ne
 8000ab2:	2001      	movne	r0, #1
 8000ab4:	2000      	moveq	r0, #0
 8000ab6:	4770      	bx	lr

08000ab8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ab8:	b10a      	cbz	r2, 8000abe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000aba:	6101      	str	r1, [r0, #16]
 8000abc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000abe:	0409      	lsls	r1, r1, #16
 8000ac0:	6101      	str	r1, [r0, #16]
  }
}
 8000ac2:	4770      	bx	lr

08000ac4 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ac4:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ac6:	ea01 0203 	and.w	r2, r1, r3
 8000aca:	ea21 0103 	bic.w	r1, r1, r3
 8000ace:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000ad2:	6101      	str	r1, [r0, #16]
}
 8000ad4:	4770      	bx	lr

08000ad6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000ad6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ad8:	b087      	sub	sp, #28
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000ada:	2800      	cmp	r0, #0
 8000adc:	d07a      	beq.n	8000bd4 <HAL_PCD_Init+0xfe>
 8000ade:	4605      	mov	r5, r0

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000ae0:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 8000ae4:	b1db      	cbz	r3, 8000b1e <HAL_PCD_Init+0x48>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000aec:	6828      	ldr	r0, [r5, #0]
 8000aee:	f000 fc9d 	bl	800142c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000af2:	462c      	mov	r4, r5
 8000af4:	f854 7b10 	ldr.w	r7, [r4], #16
 8000af8:	466e      	mov	r6, sp
 8000afa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000afc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000afe:	6823      	ldr	r3, [r4, #0]
 8000b00:	6033      	str	r3, [r6, #0]
 8000b02:	1d2b      	adds	r3, r5, #4
 8000b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b06:	4638      	mov	r0, r7
 8000b08:	f000 fc89 	bl	800141e <USB_CoreInit>
 8000b0c:	4604      	mov	r4, r0
 8000b0e:	b158      	cbz	r0, 8000b28 <HAL_PCD_Init+0x52>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000b10:	2302      	movs	r3, #2
 8000b12:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 8000b16:	2401      	movs	r4, #1
  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8000b18:	4620      	mov	r0, r4
 8000b1a:	b007      	add	sp, #28
 8000b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8000b1e:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 8000b22:	f7ff fdbf 	bl	80006a4 <HAL_PCD_MspInit>
 8000b26:	e7de      	b.n	8000ae6 <HAL_PCD_Init+0x10>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000b28:	2100      	movs	r1, #0
 8000b2a:	6828      	ldr	r0, [r5, #0]
 8000b2c:	f000 fc88 	bl	8001440 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b30:	6868      	ldr	r0, [r5, #4]
 8000b32:	b388      	cbz	r0, 8000b98 <HAL_PCD_Init+0xc2>
 8000b34:	4623      	mov	r3, r4
    hpcd->IN_ep[i].is_in = 1U;
 8000b36:	2601      	movs	r6, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000b38:	2100      	movs	r1, #0
    hpcd->IN_ep[i].is_in = 1U;
 8000b3a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000b3e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8000b42:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 8000b46:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000b4a:	86d3      	strh	r3, [r2, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000b4c:	f882 102b 	strb.w	r1, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 8000b50:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000b52:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8000b54:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000b58:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8000b5c:	6411      	str	r1, [r2, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b5e:	3301      	adds	r3, #1
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	4283      	cmp	r3, r0
 8000b64:	d3e9      	bcc.n	8000b3a <HAL_PCD_Init+0x64>
    hpcd->OUT_ep[i].is_in = 0U;
 8000b66:	2200      	movs	r2, #0
 8000b68:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8000b6c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8000b70:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 8000b74:	f883 4168 	strb.w	r4, [r3, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000b78:	f883 216b 	strb.w	r2, [r3, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000b7c:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000b80:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000b84:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8000b88:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8000b8c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b90:	3401      	adds	r4, #1
 8000b92:	b2e4      	uxtb	r4, r4
 8000b94:	4284      	cmp	r4, r0
 8000b96:	d3e7      	bcc.n	8000b68 <HAL_PCD_Init+0x92>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000b98:	462c      	mov	r4, r5
 8000b9a:	f854 7b10 	ldr.w	r7, [r4], #16
 8000b9e:	466e      	mov	r6, sp
 8000ba0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ba2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000ba4:	6823      	ldr	r3, [r4, #0]
 8000ba6:	6033      	str	r3, [r6, #0]
 8000ba8:	1d2b      	adds	r3, r5, #4
 8000baa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bac:	4638      	mov	r0, r7
 8000bae:	f000 fc49 	bl	8001444 <USB_DevInit>
 8000bb2:	4604      	mov	r4, r0
 8000bb4:	b120      	cbz	r0, 8000bc0 <HAL_PCD_Init+0xea>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 8000bbc:	2401      	movs	r4, #1
 8000bbe:	e7ab      	b.n	8000b18 <HAL_PCD_Init+0x42>
  hpcd->USB_Address = 0U;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8000bcc:	6828      	ldr	r0, [r5, #0]
 8000bce:	f000 fc4c 	bl	800146a <USB_DevDisconnect>
  return HAL_OK;
 8000bd2:	e7a1      	b.n	8000b18 <HAL_PCD_Init+0x42>
    return HAL_ERROR;
 8000bd4:	2401      	movs	r4, #1
 8000bd6:	e79f      	b.n	8000b18 <HAL_PCD_Init+0x42>

08000bd8 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bd8:	2800      	cmp	r0, #0
 8000bda:	f000 8201 	beq.w	8000fe0 <HAL_RCC_OscConfig+0x408>
{
 8000bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000be6:	6803      	ldr	r3, [r0, #0]
 8000be8:	f013 0f01 	tst.w	r3, #1
 8000bec:	d02c      	beq.n	8000c48 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bee:	4baa      	ldr	r3, [pc, #680]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f003 030c 	and.w	r3, r3, #12
 8000bf6:	2b04      	cmp	r3, #4
 8000bf8:	d01d      	beq.n	8000c36 <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bfa:	4ba7      	ldr	r3, [pc, #668]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	f003 030c 	and.w	r3, r3, #12
 8000c02:	2b08      	cmp	r3, #8
 8000c04:	d012      	beq.n	8000c2c <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c06:	6863      	ldr	r3, [r4, #4]
 8000c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c0c:	d041      	beq.n	8000c92 <HAL_RCC_OscConfig+0xba>
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d155      	bne.n	8000cbe <HAL_RCC_OscConfig+0xe6>
 8000c12:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c16:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	e037      	b.n	8000c9c <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c2c:	4b9a      	ldr	r3, [pc, #616]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000c34:	d0e7      	beq.n	8000c06 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c36:	4b98      	ldr	r3, [pc, #608]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000c3e:	d003      	beq.n	8000c48 <HAL_RCC_OscConfig+0x70>
 8000c40:	6863      	ldr	r3, [r4, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 81ce 	beq.w	8000fe4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c48:	6823      	ldr	r3, [r4, #0]
 8000c4a:	f013 0f02 	tst.w	r3, #2
 8000c4e:	d075      	beq.n	8000d3c <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c50:	4b91      	ldr	r3, [pc, #580]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f013 0f0c 	tst.w	r3, #12
 8000c58:	d05f      	beq.n	8000d1a <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c5a:	4b8f      	ldr	r3, [pc, #572]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f003 030c 	and.w	r3, r3, #12
 8000c62:	2b08      	cmp	r3, #8
 8000c64:	d054      	beq.n	8000d10 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c66:	6923      	ldr	r3, [r4, #16]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	f000 8089 	beq.w	8000d80 <HAL_RCC_OscConfig+0x1a8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c6e:	4b8b      	ldr	r3, [pc, #556]	; (8000e9c <HAL_RCC_OscConfig+0x2c4>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c74:	f7ff fd96 	bl	80007a4 <HAL_GetTick>
 8000c78:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c7a:	4e87      	ldr	r6, [pc, #540]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000c7c:	6833      	ldr	r3, [r6, #0]
 8000c7e:	f013 0f02 	tst.w	r3, #2
 8000c82:	d174      	bne.n	8000d6e <HAL_RCC_OscConfig+0x196>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c84:	f7ff fd8e 	bl	80007a4 <HAL_GetTick>
 8000c88:	1b40      	subs	r0, r0, r5
 8000c8a:	2802      	cmp	r0, #2
 8000c8c:	d9f6      	bls.n	8000c7c <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 8000c8e:	2003      	movs	r0, #3
 8000c90:	e1ad      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c92:	4a81      	ldr	r2, [pc, #516]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000c94:	6813      	ldr	r3, [r2, #0]
 8000c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c9a:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c9c:	6863      	ldr	r3, [r4, #4]
 8000c9e:	b343      	cbz	r3, 8000cf2 <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 8000ca0:	f7ff fd80 	bl	80007a4 <HAL_GetTick>
 8000ca4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca6:	4e7c      	ldr	r6, [pc, #496]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000ca8:	6833      	ldr	r3, [r6, #0]
 8000caa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000cae:	d1cb      	bne.n	8000c48 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb0:	f7ff fd78 	bl	80007a4 <HAL_GetTick>
 8000cb4:	1b40      	subs	r0, r0, r5
 8000cb6:	2864      	cmp	r0, #100	; 0x64
 8000cb8:	d9f6      	bls.n	8000ca8 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8000cba:	2003      	movs	r0, #3
 8000cbc:	e197      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cbe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cc2:	d009      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x100>
 8000cc4:	4b74      	ldr	r3, [pc, #464]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	e7e1      	b.n	8000c9c <HAL_RCC_OscConfig+0xc4>
 8000cd8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cdc:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	e7d4      	b.n	8000c9c <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8000cf2:	f7ff fd57 	bl	80007a4 <HAL_GetTick>
 8000cf6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf8:	4e67      	ldr	r6, [pc, #412]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000cfa:	6833      	ldr	r3, [r6, #0]
 8000cfc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000d00:	d0a2      	beq.n	8000c48 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d02:	f7ff fd4f 	bl	80007a4 <HAL_GetTick>
 8000d06:	1b40      	subs	r0, r0, r5
 8000d08:	2864      	cmp	r0, #100	; 0x64
 8000d0a:	d9f6      	bls.n	8000cfa <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8000d0c:	2003      	movs	r0, #3
 8000d0e:	e16e      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d10:	4b61      	ldr	r3, [pc, #388]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000d18:	d1a5      	bne.n	8000c66 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d1a:	4b5f      	ldr	r3, [pc, #380]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f013 0f02 	tst.w	r3, #2
 8000d22:	d003      	beq.n	8000d2c <HAL_RCC_OscConfig+0x154>
 8000d24:	6923      	ldr	r3, [r4, #16]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	f040 815e 	bne.w	8000fe8 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d2c:	4a5a      	ldr	r2, [pc, #360]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000d2e:	6813      	ldr	r3, [r2, #0]
 8000d30:	6961      	ldr	r1, [r4, #20]
 8000d32:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000d36:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000d3a:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d3c:	6823      	ldr	r3, [r4, #0]
 8000d3e:	f013 0f08 	tst.w	r3, #8
 8000d42:	d03c      	beq.n	8000dbe <HAL_RCC_OscConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d44:	69a3      	ldr	r3, [r4, #24]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d04f      	beq.n	8000dea <HAL_RCC_OscConfig+0x212>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d4a:	4b55      	ldr	r3, [pc, #340]	; (8000ea0 <HAL_RCC_OscConfig+0x2c8>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d50:	f7ff fd28 	bl	80007a4 <HAL_GetTick>
 8000d54:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d56:	4e50      	ldr	r6, [pc, #320]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000d58:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8000d5a:	f013 0f02 	tst.w	r3, #2
 8000d5e:	d121      	bne.n	8000da4 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d60:	f7ff fd20 	bl	80007a4 <HAL_GetTick>
 8000d64:	1b40      	subs	r0, r0, r5
 8000d66:	2802      	cmp	r0, #2
 8000d68:	d9f6      	bls.n	8000d58 <HAL_RCC_OscConfig+0x180>
        {
          return HAL_TIMEOUT;
 8000d6a:	2003      	movs	r0, #3
 8000d6c:	e13f      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d6e:	4a4a      	ldr	r2, [pc, #296]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000d70:	6813      	ldr	r3, [r2, #0]
 8000d72:	6961      	ldr	r1, [r4, #20]
 8000d74:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000d78:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	e7dd      	b.n	8000d3c <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8000d80:	4b46      	ldr	r3, [pc, #280]	; (8000e9c <HAL_RCC_OscConfig+0x2c4>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d86:	f7ff fd0d 	bl	80007a4 <HAL_GetTick>
 8000d8a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d8c:	4e42      	ldr	r6, [pc, #264]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000d8e:	6833      	ldr	r3, [r6, #0]
 8000d90:	f013 0f02 	tst.w	r3, #2
 8000d94:	d0d2      	beq.n	8000d3c <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d96:	f7ff fd05 	bl	80007a4 <HAL_GetTick>
 8000d9a:	1b40      	subs	r0, r0, r5
 8000d9c:	2802      	cmp	r0, #2
 8000d9e:	d9f6      	bls.n	8000d8e <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 8000da0:	2003      	movs	r0, #3
 8000da2:	e124      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000da4:	4b3f      	ldr	r3, [pc, #252]	; (8000ea4 <HAL_RCC_OscConfig+0x2cc>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a3f      	ldr	r2, [pc, #252]	; (8000ea8 <HAL_RCC_OscConfig+0x2d0>)
 8000daa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dae:	0a5b      	lsrs	r3, r3, #9
 8000db0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000db2:	bf00      	nop
  }
  while (Delay --);
 8000db4:	9b01      	ldr	r3, [sp, #4]
 8000db6:	1e5a      	subs	r2, r3, #1
 8000db8:	9201      	str	r2, [sp, #4]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f9      	bne.n	8000db2 <HAL_RCC_OscConfig+0x1da>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dbe:	6823      	ldr	r3, [r4, #0]
 8000dc0:	f013 0f04 	tst.w	r3, #4
 8000dc4:	f000 809c 	beq.w	8000f00 <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dc8:	4b33      	ldr	r3, [pc, #204]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000dca:	69db      	ldr	r3, [r3, #28]
 8000dcc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000dd0:	d11d      	bne.n	8000e0e <HAL_RCC_OscConfig+0x236>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dd2:	4b31      	ldr	r3, [pc, #196]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000dd4:	69da      	ldr	r2, [r3, #28]
 8000dd6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000dda:	61da      	str	r2, [r3, #28]
 8000ddc:	69db      	ldr	r3, [r3, #28]
 8000dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8000de6:	2501      	movs	r5, #1
 8000de8:	e012      	b.n	8000e10 <HAL_RCC_OscConfig+0x238>
      __HAL_RCC_LSI_DISABLE();
 8000dea:	4b2d      	ldr	r3, [pc, #180]	; (8000ea0 <HAL_RCC_OscConfig+0x2c8>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000df0:	f7ff fcd8 	bl	80007a4 <HAL_GetTick>
 8000df4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000df6:	4e28      	ldr	r6, [pc, #160]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000df8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8000dfa:	f013 0f02 	tst.w	r3, #2
 8000dfe:	d0de      	beq.n	8000dbe <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e00:	f7ff fcd0 	bl	80007a4 <HAL_GetTick>
 8000e04:	1b40      	subs	r0, r0, r5
 8000e06:	2802      	cmp	r0, #2
 8000e08:	d9f6      	bls.n	8000df8 <HAL_RCC_OscConfig+0x220>
          return HAL_TIMEOUT;
 8000e0a:	2003      	movs	r0, #3
 8000e0c:	e0ef      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8000e0e:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e10:	4b26      	ldr	r3, [pc, #152]	; (8000eac <HAL_RCC_OscConfig+0x2d4>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000e18:	d011      	beq.n	8000e3e <HAL_RCC_OscConfig+0x266>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e1a:	68e3      	ldr	r3, [r4, #12]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d022      	beq.n	8000e66 <HAL_RCC_OscConfig+0x28e>
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d145      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x2d8>
 8000e24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e28:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000e2c:	6a1a      	ldr	r2, [r3, #32]
 8000e2e:	f022 0201 	bic.w	r2, r2, #1
 8000e32:	621a      	str	r2, [r3, #32]
 8000e34:	6a1a      	ldr	r2, [r3, #32]
 8000e36:	f022 0204 	bic.w	r2, r2, #4
 8000e3a:	621a      	str	r2, [r3, #32]
 8000e3c:	e018      	b.n	8000e70 <HAL_RCC_OscConfig+0x298>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e3e:	4a1b      	ldr	r2, [pc, #108]	; (8000eac <HAL_RCC_OscConfig+0x2d4>)
 8000e40:	6813      	ldr	r3, [r2, #0]
 8000e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e46:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000e48:	f7ff fcac 	bl	80007a4 <HAL_GetTick>
 8000e4c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e4e:	4f17      	ldr	r7, [pc, #92]	; (8000eac <HAL_RCC_OscConfig+0x2d4>)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000e56:	d1e0      	bne.n	8000e1a <HAL_RCC_OscConfig+0x242>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e58:	f7ff fca4 	bl	80007a4 <HAL_GetTick>
 8000e5c:	1b80      	subs	r0, r0, r6
 8000e5e:	2864      	cmp	r0, #100	; 0x64
 8000e60:	d9f6      	bls.n	8000e50 <HAL_RCC_OscConfig+0x278>
          return HAL_TIMEOUT;
 8000e62:	2003      	movs	r0, #3
 8000e64:	e0c3      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e66:	4a0c      	ldr	r2, [pc, #48]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
 8000e68:	6a13      	ldr	r3, [r2, #32]
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e70:	68e3      	ldr	r3, [r4, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d032      	beq.n	8000edc <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 8000e76:	f7ff fc95 	bl	80007a4 <HAL_GetTick>
 8000e7a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e7c:	4f06      	ldr	r7, [pc, #24]	; (8000e98 <HAL_RCC_OscConfig+0x2c0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e7e:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e82:	6a3b      	ldr	r3, [r7, #32]
 8000e84:	f013 0f02 	tst.w	r3, #2
 8000e88:	d139      	bne.n	8000efe <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e8a:	f7ff fc8b 	bl	80007a4 <HAL_GetTick>
 8000e8e:	1b80      	subs	r0, r0, r6
 8000e90:	4540      	cmp	r0, r8
 8000e92:	d9f6      	bls.n	8000e82 <HAL_RCC_OscConfig+0x2aa>
          return HAL_TIMEOUT;
 8000e94:	2003      	movs	r0, #3
 8000e96:	e0aa      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	42420000 	.word	0x42420000
 8000ea0:	42420480 	.word	0x42420480
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	10624dd3 	.word	0x10624dd3
 8000eac:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eb0:	2b05      	cmp	r3, #5
 8000eb2:	d009      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x2f0>
 8000eb4:	4b51      	ldr	r3, [pc, #324]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000eb6:	6a1a      	ldr	r2, [r3, #32]
 8000eb8:	f022 0201 	bic.w	r2, r2, #1
 8000ebc:	621a      	str	r2, [r3, #32]
 8000ebe:	6a1a      	ldr	r2, [r3, #32]
 8000ec0:	f022 0204 	bic.w	r2, r2, #4
 8000ec4:	621a      	str	r2, [r3, #32]
 8000ec6:	e7d3      	b.n	8000e70 <HAL_RCC_OscConfig+0x298>
 8000ec8:	4b4c      	ldr	r3, [pc, #304]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000eca:	6a1a      	ldr	r2, [r3, #32]
 8000ecc:	f042 0204 	orr.w	r2, r2, #4
 8000ed0:	621a      	str	r2, [r3, #32]
 8000ed2:	6a1a      	ldr	r2, [r3, #32]
 8000ed4:	f042 0201 	orr.w	r2, r2, #1
 8000ed8:	621a      	str	r2, [r3, #32]
 8000eda:	e7c9      	b.n	8000e70 <HAL_RCC_OscConfig+0x298>
      tickstart = HAL_GetTick();
 8000edc:	f7ff fc62 	bl	80007a4 <HAL_GetTick>
 8000ee0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ee2:	4f46      	ldr	r7, [pc, #280]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ee4:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ee8:	6a3b      	ldr	r3, [r7, #32]
 8000eea:	f013 0f02 	tst.w	r3, #2
 8000eee:	d006      	beq.n	8000efe <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ef0:	f7ff fc58 	bl	80007a4 <HAL_GetTick>
 8000ef4:	1b80      	subs	r0, r0, r6
 8000ef6:	4540      	cmp	r0, r8
 8000ef8:	d9f6      	bls.n	8000ee8 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 8000efa:	2003      	movs	r0, #3
 8000efc:	e077      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 8000efe:	b9e5      	cbnz	r5, 8000f3a <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f00:	69e3      	ldr	r3, [r4, #28]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d072      	beq.n	8000fec <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f06:	4a3d      	ldr	r2, [pc, #244]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000f08:	6852      	ldr	r2, [r2, #4]
 8000f0a:	f002 020c 	and.w	r2, r2, #12
 8000f0e:	2a08      	cmp	r2, #8
 8000f10:	d056      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d017      	beq.n	8000f46 <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 8000f16:	4b3a      	ldr	r3, [pc, #232]	; (8001000 <HAL_RCC_OscConfig+0x428>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f1c:	f7ff fc42 	bl	80007a4 <HAL_GetTick>
 8000f20:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f22:	4d36      	ldr	r5, [pc, #216]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000f24:	682b      	ldr	r3, [r5, #0]
 8000f26:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f2a:	d047      	beq.n	8000fbc <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f2c:	f7ff fc3a 	bl	80007a4 <HAL_GetTick>
 8000f30:	1b00      	subs	r0, r0, r4
 8000f32:	2802      	cmp	r0, #2
 8000f34:	d9f6      	bls.n	8000f24 <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 8000f36:	2003      	movs	r0, #3
 8000f38:	e059      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f3a:	4a30      	ldr	r2, [pc, #192]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000f3c:	69d3      	ldr	r3, [r2, #28]
 8000f3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f42:	61d3      	str	r3, [r2, #28]
 8000f44:	e7dc      	b.n	8000f00 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 8000f46:	4b2e      	ldr	r3, [pc, #184]	; (8001000 <HAL_RCC_OscConfig+0x428>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fc2a 	bl	80007a4 <HAL_GetTick>
 8000f50:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f52:	4e2a      	ldr	r6, [pc, #168]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000f54:	6833      	ldr	r3, [r6, #0]
 8000f56:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f5a:	d006      	beq.n	8000f6a <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f5c:	f7ff fc22 	bl	80007a4 <HAL_GetTick>
 8000f60:	1b40      	subs	r0, r0, r5
 8000f62:	2802      	cmp	r0, #2
 8000f64:	d9f6      	bls.n	8000f54 <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 8000f66:	2003      	movs	r0, #3
 8000f68:	e041      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f6a:	6a23      	ldr	r3, [r4, #32]
 8000f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f70:	d01a      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f72:	4922      	ldr	r1, [pc, #136]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000f74:	684a      	ldr	r2, [r1, #4]
 8000f76:	6a23      	ldr	r3, [r4, #32]
 8000f78:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000f7a:	4303      	orrs	r3, r0
 8000f7c:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000f80:	4313      	orrs	r3, r2
 8000f82:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8000f84:	4b1e      	ldr	r3, [pc, #120]	; (8001000 <HAL_RCC_OscConfig+0x428>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f8a:	f7ff fc0b 	bl	80007a4 <HAL_GetTick>
 8000f8e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f90:	4d1a      	ldr	r5, [pc, #104]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000f92:	682b      	ldr	r3, [r5, #0]
 8000f94:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f98:	d10e      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f9a:	f7ff fc03 	bl	80007a4 <HAL_GetTick>
 8000f9e:	1b00      	subs	r0, r0, r4
 8000fa0:	2802      	cmp	r0, #2
 8000fa2:	d9f6      	bls.n	8000f92 <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8000fa4:	2003      	movs	r0, #3
 8000fa6:	e022      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fa8:	4a14      	ldr	r2, [pc, #80]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000faa:	6853      	ldr	r3, [r2, #4]
 8000fac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000fb0:	68a1      	ldr	r1, [r4, #8]
 8000fb2:	430b      	orrs	r3, r1
 8000fb4:	6053      	str	r3, [r2, #4]
 8000fb6:	e7dc      	b.n	8000f72 <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8000fb8:	2000      	movs	r0, #0
 8000fba:	e018      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	e016      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d017      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <HAL_RCC_OscConfig+0x424>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fc8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8000fcc:	6a22      	ldr	r2, [r4, #32]
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d112      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000fd2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fd6:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 8000fd8:	1a18      	subs	r0, r3, r0
 8000fda:	bf18      	it	ne
 8000fdc:	2001      	movne	r0, #1
 8000fde:	e006      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8000fe0:	2001      	movs	r0, #1
}
 8000fe2:	4770      	bx	lr
        return HAL_ERROR;
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	e002      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8000fe8:	2001      	movs	r0, #1
 8000fea:	e000      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8000fec:	2000      	movs	r0, #0
}
 8000fee:	b002      	add	sp, #8
 8000ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	e7fa      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	e7f8      	b.n	8000fee <HAL_RCC_OscConfig+0x416>
 8000ffc:	40021000 	.word	0x40021000
 8001000:	42420060 	.word	0x42420060

08001004 <HAL_RCC_GetSysClockFreq>:
{
 8001004:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001008:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800100a:	f10d 0c18 	add.w	ip, sp, #24
 800100e:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001012:	f240 2301 	movw	r3, #513	; 0x201
 8001016:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800101a:	4b12      	ldr	r3, [pc, #72]	; (8001064 <HAL_RCC_GetSysClockFreq+0x60>)
 800101c:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800101e:	f003 020c 	and.w	r2, r3, #12
 8001022:	2a08      	cmp	r2, #8
 8001024:	d002      	beq.n	800102c <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8001026:	4810      	ldr	r0, [pc, #64]	; (8001068 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001028:	b006      	add	sp, #24
 800102a:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800102c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001030:	4462      	add	r2, ip
 8001032:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001036:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800103a:	d00c      	beq.n	8001056 <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800103c:	4b09      	ldr	r3, [pc, #36]	; (8001064 <HAL_RCC_GetSysClockFreq+0x60>)
 800103e:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001040:	4809      	ldr	r0, [pc, #36]	; (8001068 <HAL_RCC_GetSysClockFreq+0x64>)
 8001042:	fb00 f002 	mul.w	r0, r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001046:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800104a:	4463      	add	r3, ip
 800104c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001050:	fbb0 f0f3 	udiv	r0, r0, r3
 8001054:	e7e8      	b.n	8001028 <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <HAL_RCC_GetSysClockFreq+0x68>)
 8001058:	fb00 f002 	mul.w	r0, r0, r2
 800105c:	e7e4      	b.n	8001028 <HAL_RCC_GetSysClockFreq+0x24>
 800105e:	bf00      	nop
 8001060:	080014f8 	.word	0x080014f8
 8001064:	40021000 	.word	0x40021000
 8001068:	007a1200 	.word	0x007a1200
 800106c:	003d0900 	.word	0x003d0900

08001070 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001070:	2800      	cmp	r0, #0
 8001072:	f000 80a2 	beq.w	80011ba <HAL_RCC_ClockConfig+0x14a>
{
 8001076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800107a:	460d      	mov	r5, r1
 800107c:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800107e:	4b53      	ldr	r3, [pc, #332]	; (80011cc <HAL_RCC_ClockConfig+0x15c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	428b      	cmp	r3, r1
 8001088:	d20b      	bcs.n	80010a2 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800108a:	4a50      	ldr	r2, [pc, #320]	; (80011cc <HAL_RCC_ClockConfig+0x15c>)
 800108c:	6813      	ldr	r3, [r2, #0]
 800108e:	f023 0307 	bic.w	r3, r3, #7
 8001092:	430b      	orrs	r3, r1
 8001094:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001096:	6813      	ldr	r3, [r2, #0]
 8001098:	f003 0307 	and.w	r3, r3, #7
 800109c:	428b      	cmp	r3, r1
 800109e:	f040 808e 	bne.w	80011be <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010a2:	6823      	ldr	r3, [r4, #0]
 80010a4:	f013 0f02 	tst.w	r3, #2
 80010a8:	d017      	beq.n	80010da <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010aa:	f013 0f04 	tst.w	r3, #4
 80010ae:	d004      	beq.n	80010ba <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010b0:	4a47      	ldr	r2, [pc, #284]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 80010b2:	6853      	ldr	r3, [r2, #4]
 80010b4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010b8:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ba:	6823      	ldr	r3, [r4, #0]
 80010bc:	f013 0f08 	tst.w	r3, #8
 80010c0:	d004      	beq.n	80010cc <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010c2:	4a43      	ldr	r2, [pc, #268]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 80010c4:	6853      	ldr	r3, [r2, #4]
 80010c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010ca:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010cc:	4a40      	ldr	r2, [pc, #256]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 80010ce:	6853      	ldr	r3, [r2, #4]
 80010d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80010d4:	68a1      	ldr	r1, [r4, #8]
 80010d6:	430b      	orrs	r3, r1
 80010d8:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	f013 0f01 	tst.w	r3, #1
 80010e0:	d031      	beq.n	8001146 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010e2:	6862      	ldr	r2, [r4, #4]
 80010e4:	2a01      	cmp	r2, #1
 80010e6:	d020      	beq.n	800112a <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010e8:	2a02      	cmp	r2, #2
 80010ea:	d025      	beq.n	8001138 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ec:	4b38      	ldr	r3, [pc, #224]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f013 0f02 	tst.w	r3, #2
 80010f4:	d065      	beq.n	80011c2 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010f6:	4936      	ldr	r1, [pc, #216]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 80010f8:	684b      	ldr	r3, [r1, #4]
 80010fa:	f023 0303 	bic.w	r3, r3, #3
 80010fe:	4313      	orrs	r3, r2
 8001100:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001102:	f7ff fb4f 	bl	80007a4 <HAL_GetTick>
 8001106:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001108:	4f31      	ldr	r7, [pc, #196]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800110a:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f003 030c 	and.w	r3, r3, #12
 8001114:	6862      	ldr	r2, [r4, #4]
 8001116:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800111a:	d014      	beq.n	8001146 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800111c:	f7ff fb42 	bl	80007a4 <HAL_GetTick>
 8001120:	1b80      	subs	r0, r0, r6
 8001122:	4540      	cmp	r0, r8
 8001124:	d9f3      	bls.n	800110e <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 8001126:	2003      	movs	r0, #3
 8001128:	e045      	b.n	80011b6 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112a:	4b29      	ldr	r3, [pc, #164]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001132:	d1e0      	bne.n	80010f6 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001134:	2001      	movs	r0, #1
 8001136:	e03e      	b.n	80011b6 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001138:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001140:	d1d9      	bne.n	80010f6 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001142:	2001      	movs	r0, #1
 8001144:	e037      	b.n	80011b6 <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001146:	4b21      	ldr	r3, [pc, #132]	; (80011cc <HAL_RCC_ClockConfig+0x15c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	42ab      	cmp	r3, r5
 8001150:	d90a      	bls.n	8001168 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001152:	4a1e      	ldr	r2, [pc, #120]	; (80011cc <HAL_RCC_ClockConfig+0x15c>)
 8001154:	6813      	ldr	r3, [r2, #0]
 8001156:	f023 0307 	bic.w	r3, r3, #7
 800115a:	432b      	orrs	r3, r5
 800115c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800115e:	6813      	ldr	r3, [r2, #0]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	42ab      	cmp	r3, r5
 8001166:	d12e      	bne.n	80011c6 <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001168:	6823      	ldr	r3, [r4, #0]
 800116a:	f013 0f04 	tst.w	r3, #4
 800116e:	d006      	beq.n	800117e <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001170:	4a17      	ldr	r2, [pc, #92]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 8001172:	6853      	ldr	r3, [r2, #4]
 8001174:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001178:	68e1      	ldr	r1, [r4, #12]
 800117a:	430b      	orrs	r3, r1
 800117c:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800117e:	6823      	ldr	r3, [r4, #0]
 8001180:	f013 0f08 	tst.w	r3, #8
 8001184:	d007      	beq.n	8001196 <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001186:	4a12      	ldr	r2, [pc, #72]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 8001188:	6853      	ldr	r3, [r2, #4]
 800118a:	6921      	ldr	r1, [r4, #16]
 800118c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001190:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001194:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001196:	f7ff ff35 	bl	8001004 <HAL_RCC_GetSysClockFreq>
 800119a:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <HAL_RCC_ClockConfig+0x160>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80011a2:	4a0c      	ldr	r2, [pc, #48]	; (80011d4 <HAL_RCC_ClockConfig+0x164>)
 80011a4:	5cd3      	ldrb	r3, [r2, r3]
 80011a6:	40d8      	lsrs	r0, r3
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <HAL_RCC_ClockConfig+0x168>)
 80011aa:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80011ac:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <HAL_RCC_ClockConfig+0x16c>)
 80011ae:	6818      	ldr	r0, [r3, #0]
 80011b0:	f7ff fab4 	bl	800071c <HAL_InitTick>
  return HAL_OK;
 80011b4:	2000      	movs	r0, #0
}
 80011b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80011ba:	2001      	movs	r0, #1
}
 80011bc:	4770      	bx	lr
    return HAL_ERROR;
 80011be:	2001      	movs	r0, #1
 80011c0:	e7f9      	b.n	80011b6 <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 80011c2:	2001      	movs	r0, #1
 80011c4:	e7f7      	b.n	80011b6 <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 80011c6:	2001      	movs	r0, #1
 80011c8:	e7f5      	b.n	80011b6 <HAL_RCC_ClockConfig+0x146>
 80011ca:	bf00      	nop
 80011cc:	40022000 	.word	0x40022000
 80011d0:	40021000 	.word	0x40021000
 80011d4:	080014e0 	.word	0x080014e0
 80011d8:	20000000 	.word	0x20000000
 80011dc:	20000008 	.word	0x20000008

080011e0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80011e0:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80011e8:	4a03      	ldr	r2, [pc, #12]	; (80011f8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80011ea:	5cd3      	ldrb	r3, [r2, r3]
 80011ec:	4a03      	ldr	r2, [pc, #12]	; (80011fc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80011ee:	6810      	ldr	r0, [r2, #0]
}
 80011f0:	40d8      	lsrs	r0, r3
 80011f2:	4770      	bx	lr
 80011f4:	40021000 	.word	0x40021000
 80011f8:	080014f0 	.word	0x080014f0
 80011fc:	20000000 	.word	0x20000000

08001200 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001208:	4a03      	ldr	r2, [pc, #12]	; (8001218 <HAL_RCC_GetPCLK2Freq+0x18>)
 800120a:	5cd3      	ldrb	r3, [r2, r3]
 800120c:	4a03      	ldr	r2, [pc, #12]	; (800121c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800120e:	6810      	ldr	r0, [r2, #0]
}
 8001210:	40d8      	lsrs	r0, r3
 8001212:	4770      	bx	lr
 8001214:	40021000 	.word	0x40021000
 8001218:	080014f0 	.word	0x080014f0
 800121c:	20000000 	.word	0x20000000

08001220 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001228:	6803      	ldr	r3, [r0, #0]
 800122a:	f013 0f01 	tst.w	r3, #1
 800122e:	d034      	beq.n	800129a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001230:	4b3e      	ldr	r3, [pc, #248]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001238:	d147      	bne.n	80012ca <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	4b3c      	ldr	r3, [pc, #240]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800123c:	69da      	ldr	r2, [r3, #28]
 800123e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001242:	61da      	str	r2, [r3, #28]
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124a:	9301      	str	r3, [sp, #4]
 800124c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800124e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001250:	4b37      	ldr	r3, [pc, #220]	; (8001330 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001258:	d039      	beq.n	80012ce <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800125a:	4b34      	ldr	r3, [pc, #208]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800125c:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800125e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001262:	d011      	beq.n	8001288 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8001264:	6862      	ldr	r2, [r4, #4]
 8001266:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800126a:	429a      	cmp	r2, r3
 800126c:	d00c      	beq.n	8001288 <HAL_RCCEx_PeriphCLKConfig+0x68>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800126e:	4a2f      	ldr	r2, [pc, #188]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001270:	6a13      	ldr	r3, [r2, #32]
 8001272:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001276:	492f      	ldr	r1, [pc, #188]	; (8001334 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8001278:	2601      	movs	r6, #1
 800127a:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800127c:	2600      	movs	r6, #0
 800127e:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001280:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001282:	f013 0f01 	tst.w	r3, #1
 8001286:	d136      	bne.n	80012f6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001288:	4a28      	ldr	r2, [pc, #160]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800128a:	6a13      	ldr	r3, [r2, #32]
 800128c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001290:	6861      	ldr	r1, [r4, #4]
 8001292:	430b      	orrs	r3, r1
 8001294:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001296:	2d00      	cmp	r5, #0
 8001298:	d13e      	bne.n	8001318 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800129a:	6823      	ldr	r3, [r4, #0]
 800129c:	f013 0f02 	tst.w	r3, #2
 80012a0:	d006      	beq.n	80012b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80012a2:	4a22      	ldr	r2, [pc, #136]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80012a4:	6853      	ldr	r3, [r2, #4]
 80012a6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012aa:	68a1      	ldr	r1, [r4, #8]
 80012ac:	430b      	orrs	r3, r1
 80012ae:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80012b0:	6823      	ldr	r3, [r4, #0]
 80012b2:	f013 0f10 	tst.w	r3, #16
 80012b6:	d034      	beq.n	8001322 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80012b8:	4a1c      	ldr	r2, [pc, #112]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80012ba:	6853      	ldr	r3, [r2, #4]
 80012bc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80012c0:	68e1      	ldr	r1, [r4, #12]
 80012c2:	430b      	orrs	r3, r1
 80012c4:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80012c6:	2000      	movs	r0, #0
 80012c8:	e02c      	b.n	8001324 <HAL_RCCEx_PeriphCLKConfig+0x104>
    FlagStatus       pwrclkchanged = RESET;
 80012ca:	2500      	movs	r5, #0
 80012cc:	e7c0      	b.n	8001250 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ce:	4a18      	ldr	r2, [pc, #96]	; (8001330 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80012d0:	6813      	ldr	r3, [r2, #0]
 80012d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012d6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80012d8:	f7ff fa64 	bl	80007a4 <HAL_GetTick>
 80012dc:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012de:	4f14      	ldr	r7, [pc, #80]	; (8001330 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80012e6:	d1b8      	bne.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012e8:	f7ff fa5c 	bl	80007a4 <HAL_GetTick>
 80012ec:	1b80      	subs	r0, r0, r6
 80012ee:	2864      	cmp	r0, #100	; 0x64
 80012f0:	d9f6      	bls.n	80012e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 80012f2:	2003      	movs	r0, #3
 80012f4:	e016      	b.n	8001324 <HAL_RCCEx_PeriphCLKConfig+0x104>
        tickstart = HAL_GetTick();
 80012f6:	f7ff fa55 	bl	80007a4 <HAL_GetTick>
 80012fa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012fc:	4f0b      	ldr	r7, [pc, #44]	; (800132c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012fe:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	f013 0f02 	tst.w	r3, #2
 8001308:	d1be      	bne.n	8001288 <HAL_RCCEx_PeriphCLKConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800130a:	f7ff fa4b 	bl	80007a4 <HAL_GetTick>
 800130e:	1b80      	subs	r0, r0, r6
 8001310:	4540      	cmp	r0, r8
 8001312:	d9f6      	bls.n	8001302 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
 8001314:	2003      	movs	r0, #3
 8001316:	e005      	b.n	8001324 <HAL_RCCEx_PeriphCLKConfig+0x104>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001318:	69d3      	ldr	r3, [r2, #28]
 800131a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800131e:	61d3      	str	r3, [r2, #28]
 8001320:	e7bb      	b.n	800129a <HAL_RCCEx_PeriphCLKConfig+0x7a>
  return HAL_OK;
 8001322:	2000      	movs	r0, #0
}
 8001324:	b002      	add	sp, #8
 8001326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800132a:	bf00      	nop
 800132c:	40021000 	.word	0x40021000
 8001330:	40007000 	.word	0x40007000
 8001334:	42420440 	.word	0x42420440

08001338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001338:	b510      	push	{r4, lr}
 800133a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800133c:	6802      	ldr	r2, [r0, #0]
 800133e:	6913      	ldr	r3, [r2, #16]
 8001340:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001344:	68c1      	ldr	r1, [r0, #12]
 8001346:	430b      	orrs	r3, r1
 8001348:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 800134a:	6801      	ldr	r1, [r0, #0]
 800134c:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800134e:	6883      	ldr	r3, [r0, #8]
 8001350:	6900      	ldr	r0, [r0, #16]
 8001352:	4303      	orrs	r3, r0
 8001354:	6960      	ldr	r0, [r4, #20]
 8001356:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8001358:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 800135c:	f022 020c 	bic.w	r2, r2, #12
 8001360:	4313      	orrs	r3, r2
 8001362:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001364:	6822      	ldr	r2, [r4, #0]
 8001366:	6953      	ldr	r3, [r2, #20]
 8001368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800136c:	69a1      	ldr	r1, [r4, #24]
 800136e:	430b      	orrs	r3, r1
 8001370:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8001372:	6822      	ldr	r2, [r4, #0]
 8001374:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <UART_SetConfig+0x80>)
 8001376:	429a      	cmp	r2, r3
 8001378:	d01a      	beq.n	80013b0 <UART_SetConfig+0x78>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800137a:	f7ff ff31 	bl	80011e0 <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800137e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001382:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001386:	6863      	ldr	r3, [r4, #4]
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	fbb0 f3f3 	udiv	r3, r0, r3
 800138e:	6824      	ldr	r4, [r4, #0]
 8001390:	480a      	ldr	r0, [pc, #40]	; (80013bc <UART_SetConfig+0x84>)
 8001392:	fba0 2103 	umull	r2, r1, r0, r3
 8001396:	0949      	lsrs	r1, r1, #5
 8001398:	2264      	movs	r2, #100	; 0x64
 800139a:	fb02 3311 	mls	r3, r2, r1, r3
 800139e:	011b      	lsls	r3, r3, #4
 80013a0:	3332      	adds	r3, #50	; 0x32
 80013a2:	fba0 2303 	umull	r2, r3, r0, r3
 80013a6:	0109      	lsls	r1, r1, #4
 80013a8:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 80013ac:	60a3      	str	r3, [r4, #8]
#endif /* USART_CR1_OVER8 */
}
 80013ae:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 80013b0:	f7ff ff26 	bl	8001200 <HAL_RCC_GetPCLK2Freq>
 80013b4:	e7e3      	b.n	800137e <UART_SetConfig+0x46>
 80013b6:	bf00      	nop
 80013b8:	40013800 	.word	0x40013800
 80013bc:	51eb851f 	.word	0x51eb851f

080013c0 <HAL_UART_Init>:
  if (huart == NULL)
 80013c0:	b358      	cbz	r0, 800141a <HAL_UART_Init+0x5a>
{
 80013c2:	b510      	push	{r4, lr}
 80013c4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80013c6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80013ca:	b30b      	cbz	r3, 8001410 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80013cc:	2324      	movs	r3, #36	; 0x24
 80013ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80013d2:	6822      	ldr	r2, [r4, #0]
 80013d4:	68d3      	ldr	r3, [r2, #12]
 80013d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80013da:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80013dc:	4620      	mov	r0, r4
 80013de:	f7ff ffab 	bl	8001338 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013e2:	6822      	ldr	r2, [r4, #0]
 80013e4:	6913      	ldr	r3, [r2, #16]
 80013e6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80013ea:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013ec:	6822      	ldr	r2, [r4, #0]
 80013ee:	6953      	ldr	r3, [r2, #20]
 80013f0:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80013f4:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80013f6:	6822      	ldr	r2, [r4, #0]
 80013f8:	68d3      	ldr	r3, [r2, #12]
 80013fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013fe:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001400:	2000      	movs	r0, #0
 8001402:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001404:	2320      	movs	r3, #32
 8001406:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800140a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 800140e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001410:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001414:	f7ff f8c2 	bl	800059c <HAL_UART_MspInit>
 8001418:	e7d8      	b.n	80013cc <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800141a:	2001      	movs	r0, #1
}
 800141c:	4770      	bx	lr

0800141e <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800141e:	b084      	sub	sp, #16
 8001420:	a801      	add	r0, sp, #4
 8001422:	e880 000e 	stmia.w	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8001426:	2000      	movs	r0, #0
 8001428:	b004      	add	sp, #16
 800142a:	4770      	bx	lr

0800142c <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800142c:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001430:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001434:	045b      	lsls	r3, r3, #17
 8001436:	0c5b      	lsrs	r3, r3, #17
 8001438:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 800143c:	2000      	movs	r0, #0
 800143e:	4770      	bx	lr

08001440 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001440:	2000      	movs	r0, #0
 8001442:	4770      	bx	lr

08001444 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001444:	b084      	sub	sp, #16
 8001446:	b410      	push	{r4}
 8001448:	4604      	mov	r4, r0
 800144a:	a802      	add	r0, sp, #8
 800144c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8001450:	2301      	movs	r3, #1
 8001452:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8001456:	2000      	movs	r0, #0
 8001458:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800145c:	f8a4 0044 	strh.w	r0, [r4, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8001460:	f8a4 0050 	strh.w	r0, [r4, #80]	; 0x50

  return HAL_OK;
}
 8001464:	bc10      	pop	{r4}
 8001466:	b004      	add	sp, #16
 8001468:	4770      	bx	lr

0800146a <USB_DevDisconnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 800146a:	2000      	movs	r0, #0
 800146c:	4770      	bx	lr
	...

08001470 <__libc_init_array>:
 8001470:	b570      	push	{r4, r5, r6, lr}
 8001472:	2600      	movs	r6, #0
 8001474:	4d0c      	ldr	r5, [pc, #48]	; (80014a8 <__libc_init_array+0x38>)
 8001476:	4c0d      	ldr	r4, [pc, #52]	; (80014ac <__libc_init_array+0x3c>)
 8001478:	1b64      	subs	r4, r4, r5
 800147a:	10a4      	asrs	r4, r4, #2
 800147c:	42a6      	cmp	r6, r4
 800147e:	d109      	bne.n	8001494 <__libc_init_array+0x24>
 8001480:	f000 f822 	bl	80014c8 <_init>
 8001484:	2600      	movs	r6, #0
 8001486:	4d0a      	ldr	r5, [pc, #40]	; (80014b0 <__libc_init_array+0x40>)
 8001488:	4c0a      	ldr	r4, [pc, #40]	; (80014b4 <__libc_init_array+0x44>)
 800148a:	1b64      	subs	r4, r4, r5
 800148c:	10a4      	asrs	r4, r4, #2
 800148e:	42a6      	cmp	r6, r4
 8001490:	d105      	bne.n	800149e <__libc_init_array+0x2e>
 8001492:	bd70      	pop	{r4, r5, r6, pc}
 8001494:	f855 3b04 	ldr.w	r3, [r5], #4
 8001498:	4798      	blx	r3
 800149a:	3601      	adds	r6, #1
 800149c:	e7ee      	b.n	800147c <__libc_init_array+0xc>
 800149e:	f855 3b04 	ldr.w	r3, [r5], #4
 80014a2:	4798      	blx	r3
 80014a4:	3601      	adds	r6, #1
 80014a6:	e7f2      	b.n	800148e <__libc_init_array+0x1e>
 80014a8:	0800150c 	.word	0x0800150c
 80014ac:	0800150c 	.word	0x0800150c
 80014b0:	0800150c 	.word	0x0800150c
 80014b4:	08001510 	.word	0x08001510

080014b8 <memset>:
 80014b8:	4603      	mov	r3, r0
 80014ba:	4402      	add	r2, r0
 80014bc:	4293      	cmp	r3, r2
 80014be:	d100      	bne.n	80014c2 <memset+0xa>
 80014c0:	4770      	bx	lr
 80014c2:	f803 1b01 	strb.w	r1, [r3], #1
 80014c6:	e7f9      	b.n	80014bc <memset+0x4>

080014c8 <_init>:
 80014c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ca:	bf00      	nop
 80014cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014ce:	bc08      	pop	{r3}
 80014d0:	469e      	mov	lr, r3
 80014d2:	4770      	bx	lr

080014d4 <_fini>:
 80014d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014d6:	bf00      	nop
 80014d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014da:	bc08      	pop	{r3}
 80014dc:	469e      	mov	lr, r3
 80014de:	4770      	bx	lr
