{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486072477974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486072477985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 02 16:54:37 2017 " "Processing started: Thu Feb 02 16:54:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486072477985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486072477985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW2 -c HW2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW2 -c HW2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486072477986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486072479107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486072479107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "known_symbol_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file known_symbol_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 known_symbol_logic " "Found entity 1: known_symbol_logic" {  } { { "known_symbol_logic.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/known_symbol_logic.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486072503192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486072503192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2_tb_16qam.v 1 1 " "Found 1 design units, including 1 entities, in source file hw2_tb_16qam.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW2_tb_16QAM " "Found entity 1: HW2_tb_16QAM" {  } { { "HW2_tb_16QAM.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW2_tb_16QAM.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486072503196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486072503196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw1_part_d.v 1 1 " "Found 1 design units, including 1 entities, in source file hw1_part_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW1_part_D " "Found entity 1: HW1_part_D" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486072503200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486072503200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW1_part_D " "Elaborating entity \"HW1_part_D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486072503270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 HW1_part_D.v(63) " "Verilog HDL assignment warning at HW1_part_D.v(63): truncated value with size 16 to match size of target (3)" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1486072503272 "|HW1_part_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HW1_part_D.v(64) " "Verilog HDL assignment warning at HW1_part_D.v(64): truncated value with size 32 to match size of target (1)" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1486072503272 "|HW1_part_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 HW1_part_D.v(68) " "Verilog HDL assignment warning at HW1_part_D.v(68): truncated value with size 16 to match size of target (3)" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1486072503272 "|HW1_part_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HW1_part_D.v(69) " "Verilog HDL assignment warning at HW1_part_D.v(69): truncated value with size 32 to match size of target (1)" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1486072503272 "|HW1_part_D"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "symbol\[0\] VCC " "Pin \"symbol\[0\]\" is stuck at VCC" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486072504405 "|HW1_part_D|symbol[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "symbol\[1\] VCC " "Pin \"symbol\[1\]\" is stuck at VCC" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486072504405 "|HW1_part_D|symbol[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "symbol\[2\] VCC " "Pin \"symbol\[2\]\" is stuck at VCC" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486072504405 "|HW1_part_D|symbol[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "symbol\[3\] VCC " "Pin \"symbol\[3\]\" is stuck at VCC" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486072504405 "|HW1_part_D|symbol[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1486072504405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1486072504804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486072504804 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inphase_inp\[0\] " "No output dependent on input pin \"inphase_inp\[0\]\"" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486072504915 "|HW1_part_D|inphase_inp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inphase_inp\[1\] " "No output dependent on input pin \"inphase_inp\[1\]\"" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486072504915 "|HW1_part_D|inphase_inp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inphase_inp\[2\] " "No output dependent on input pin \"inphase_inp\[2\]\"" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486072504915 "|HW1_part_D|inphase_inp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "quad_inp\[0\] " "No output dependent on input pin \"quad_inp\[0\]\"" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486072504915 "|HW1_part_D|quad_inp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "quad_inp\[1\] " "No output dependent on input pin \"quad_inp\[1\]\"" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486072504915 "|HW1_part_D|quad_inp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "quad_inp\[2\] " "No output dependent on input pin \"quad_inp\[2\]\"" {  } { { "HW1_part_D.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW2/HW1_part_D.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486072504915 "|HW1_part_D|quad_inp[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1486072504915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1486072504916 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1486072504916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1486072504916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486072504991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 02 16:55:04 2017 " "Processing ended: Thu Feb 02 16:55:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486072504991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486072504991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486072504991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486072504991 ""}
