INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Jayden.Randolph/ece383_wksp/lab1/Lab1-demo/Lab1-demo.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
